-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "02/26/2024 16:50:51"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_115 IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	UART_CTS : OUT std_logic;
	UART_RTS : IN std_logic;
	UART_TXD : OUT std_logic;
	UART_RXD : IN std_logic;
	IRDA_TXD : OUT std_logic;
	IRDA_RXD : IN std_logic;
	DRAM_DQ : INOUT std_logic_vector(31 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_DQM : OUT std_logic_vector(3 DOWNTO 0);
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	FL_DQ : INOUT std_logic_vector(7 DOWNTO 0);
	FL_ADDR : OUT std_logic_vector(22 DOWNTO 0);
	FL_WE_N : OUT std_logic;
	FL_RST_N : OUT std_logic;
	FL_OE_N : OUT std_logic;
	FL_CE_N : OUT std_logic;
	FL_FY : IN std_logic;
	FL_WP_N : OUT std_logic;
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(19 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	OTG_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	OTG_ADDR : OUT std_logic_vector(1 DOWNTO 0);
	OTG_CS_N : OUT std_logic;
	OTG_RD_N : OUT std_logic;
	OTG_WR_N : OUT std_logic;
	OTG_RST_N : OUT std_logic;
	OTG_FSPEED : INOUT std_logic;
	OTG_LSPEED : INOUT std_logic;
	OTG_INT : IN std_logic_vector(1 DOWNTO 0);
	OTG_DREQ : IN std_logic_vector(1 DOWNTO 0);
	OTG_DACK_N : OUT std_logic_vector(1 DOWNTO 0);
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	SD_DAT : INOUT std_logic_vector(3 DOWNTO 0);
	SD_WP_N : IN std_logic;
	SD_CMD : INOUT std_logic;
	SD_CLK : INOUT std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	PS2_DAT2 : INOUT std_logic;
	PS2_CLK2 : INOUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	ENET_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	ENET_CMD : OUT std_logic;
	ENET_CS_N : OUT std_logic;
	ENET_WR_N : OUT std_logic;
	ENET_RD_N : OUT std_logic;
	ENET_RST_N : OUT std_logic;
	ENET_INT : IN std_logic;
	ENET_CLK : OUT std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : INOUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	TD_CLK27 : IN std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_VS : IN std_logic;
	TD_RESET_N : OUT std_logic;
	GPIO : INOUT std_logic_vector(35 DOWNTO 0)
	);
END DE2_115;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_TXD	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_FY	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_WR_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_INT[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_INT[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DACK_N[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DACK_N[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ENET_CMD	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_CS_N	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_WR_N	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_RD_N	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_RST_N	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_INT	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_CLK	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_FSPEED	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- OTG_LSPEED	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ENET_DATA[0]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[2]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[3]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[4]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[5]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[6]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[8]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[9]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[10]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[11]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[13]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[14]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET_DATA[15]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DE2_115 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_UART_CTS : std_logic;
SIGNAL ww_UART_RTS : std_logic;
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_IRDA_TXD : std_logic;
SIGNAL ww_IRDA_RXD : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_DQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_FL_ADDR : std_logic_vector(22 DOWNTO 0);
SIGNAL ww_FL_WE_N : std_logic;
SIGNAL ww_FL_RST_N : std_logic;
SIGNAL ww_FL_OE_N : std_logic;
SIGNAL ww_FL_CE_N : std_logic;
SIGNAL ww_FL_FY : std_logic;
SIGNAL ww_FL_WP_N : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_OTG_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_CS_N : std_logic;
SIGNAL ww_OTG_RD_N : std_logic;
SIGNAL ww_OTG_WR_N : std_logic;
SIGNAL ww_OTG_RST_N : std_logic;
SIGNAL ww_OTG_INT : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_DREQ : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_DACK_N : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_SD_WP_N : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_ENET_CMD : std_logic;
SIGNAL ww_ENET_CS_N : std_logic;
SIGNAL ww_ENET_WR_N : std_logic;
SIGNAL ww_ENET_RD_N : std_logic;
SIGNAL ww_ENET_RST_N : std_logic;
SIGNAL ww_ENET_INT : std_logic;
SIGNAL ww_ENET_CLK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_TD_RESET_N : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~33\ : std_logic;
SIGNAL \Inst_top_level|Add0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[2]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[3]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[4]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[4]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[5]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[5]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[6]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[6]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[7]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[23]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[22]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[21]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[20]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[18]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[17]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[16]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[14]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[13]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[11]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[10]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[8]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[7]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[1]~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[0]~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[12]~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[24]~74_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\ : std_logic;
SIGNAL \Inst_top_level|Equal2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~0_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector30~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector27~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector26~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~49_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~55_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~5_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~6_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[67]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[54]~9_combout\ : std_logic;
SIGNAL \Inst_top_level|FirstLine[89]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[82]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[85]~11_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[74]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine[86]~13_combout\ : std_logic;
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \UART_RTS~input_o\ : std_logic;
SIGNAL \UART_RXD~input_o\ : std_logic;
SIGNAL \IRDA_RXD~input_o\ : std_logic;
SIGNAL \FL_FY~input_o\ : std_logic;
SIGNAL \OTG_INT[0]~input_o\ : std_logic;
SIGNAL \OTG_INT[1]~input_o\ : std_logic;
SIGNAL \OTG_DREQ[0]~input_o\ : std_logic;
SIGNAL \OTG_DREQ[1]~input_o\ : std_logic;
SIGNAL \SD_WP_N~input_o\ : std_logic;
SIGNAL \ENET_INT~input_o\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \TD_DATA[0]~input_o\ : std_logic;
SIGNAL \TD_DATA[1]~input_o\ : std_logic;
SIGNAL \TD_DATA[2]~input_o\ : std_logic;
SIGNAL \TD_DATA[3]~input_o\ : std_logic;
SIGNAL \TD_DATA[4]~input_o\ : std_logic;
SIGNAL \TD_DATA[5]~input_o\ : std_logic;
SIGNAL \TD_DATA[6]~input_o\ : std_logic;
SIGNAL \TD_DATA[7]~input_o\ : std_logic;
SIGNAL \TD_HS~input_o\ : std_logic;
SIGNAL \TD_VS~input_o\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~input_o\ : std_logic;
SIGNAL \FL_DQ[0]~input_o\ : std_logic;
SIGNAL \FL_DQ[1]~input_o\ : std_logic;
SIGNAL \FL_DQ[2]~input_o\ : std_logic;
SIGNAL \FL_DQ[3]~input_o\ : std_logic;
SIGNAL \FL_DQ[4]~input_o\ : std_logic;
SIGNAL \FL_DQ[5]~input_o\ : std_logic;
SIGNAL \FL_DQ[6]~input_o\ : std_logic;
SIGNAL \FL_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \OTG_DATA[0]~input_o\ : std_logic;
SIGNAL \OTG_DATA[1]~input_o\ : std_logic;
SIGNAL \OTG_DATA[2]~input_o\ : std_logic;
SIGNAL \OTG_DATA[3]~input_o\ : std_logic;
SIGNAL \OTG_DATA[4]~input_o\ : std_logic;
SIGNAL \OTG_DATA[5]~input_o\ : std_logic;
SIGNAL \OTG_DATA[6]~input_o\ : std_logic;
SIGNAL \OTG_DATA[7]~input_o\ : std_logic;
SIGNAL \OTG_DATA[8]~input_o\ : std_logic;
SIGNAL \OTG_DATA[9]~input_o\ : std_logic;
SIGNAL \OTG_DATA[10]~input_o\ : std_logic;
SIGNAL \OTG_DATA[11]~input_o\ : std_logic;
SIGNAL \OTG_DATA[12]~input_o\ : std_logic;
SIGNAL \OTG_DATA[13]~input_o\ : std_logic;
SIGNAL \OTG_DATA[14]~input_o\ : std_logic;
SIGNAL \OTG_DATA[15]~input_o\ : std_logic;
SIGNAL \OTG_FSPEED~input_o\ : std_logic;
SIGNAL \OTG_LSPEED~input_o\ : std_logic;
SIGNAL \LCD_DATA[0]~input_o\ : std_logic;
SIGNAL \LCD_DATA[1]~input_o\ : std_logic;
SIGNAL \LCD_DATA[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[4]~input_o\ : std_logic;
SIGNAL \LCD_DATA[5]~input_o\ : std_logic;
SIGNAL \LCD_DATA[6]~input_o\ : std_logic;
SIGNAL \LCD_DATA[7]~input_o\ : std_logic;
SIGNAL \SD_DAT[0]~input_o\ : std_logic;
SIGNAL \SD_DAT[1]~input_o\ : std_logic;
SIGNAL \SD_DAT[2]~input_o\ : std_logic;
SIGNAL \SD_DAT[3]~input_o\ : std_logic;
SIGNAL \SD_CMD~input_o\ : std_logic;
SIGNAL \SD_CLK~input_o\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \PS2_DAT2~input_o\ : std_logic;
SIGNAL \PS2_CLK2~input_o\ : std_logic;
SIGNAL \ENET_DATA[0]~input_o\ : std_logic;
SIGNAL \ENET_DATA[1]~input_o\ : std_logic;
SIGNAL \ENET_DATA[2]~input_o\ : std_logic;
SIGNAL \ENET_DATA[3]~input_o\ : std_logic;
SIGNAL \ENET_DATA[4]~input_o\ : std_logic;
SIGNAL \ENET_DATA[5]~input_o\ : std_logic;
SIGNAL \ENET_DATA[6]~input_o\ : std_logic;
SIGNAL \ENET_DATA[7]~input_o\ : std_logic;
SIGNAL \ENET_DATA[8]~input_o\ : std_logic;
SIGNAL \ENET_DATA[9]~input_o\ : std_logic;
SIGNAL \ENET_DATA[10]~input_o\ : std_logic;
SIGNAL \ENET_DATA[11]~input_o\ : std_logic;
SIGNAL \ENET_DATA[12]~input_o\ : std_logic;
SIGNAL \ENET_DATA[13]~input_o\ : std_logic;
SIGNAL \ENET_DATA[14]~input_o\ : std_logic;
SIGNAL \ENET_DATA[15]~input_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \Inst_top_level|clock_en5ms~clkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|FirstLine[93]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[16]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[17]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[18]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[19]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[20]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[21]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[22]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[23]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[24]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[25]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[26]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[27]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[28]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[29]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[30]~output_o\ : std_logic;
SIGNAL \DRAM_DQ[31]~output_o\ : std_logic;
SIGNAL \FL_DQ[0]~output_o\ : std_logic;
SIGNAL \FL_DQ[1]~output_o\ : std_logic;
SIGNAL \FL_DQ[2]~output_o\ : std_logic;
SIGNAL \FL_DQ[3]~output_o\ : std_logic;
SIGNAL \FL_DQ[4]~output_o\ : std_logic;
SIGNAL \FL_DQ[5]~output_o\ : std_logic;
SIGNAL \FL_DQ[6]~output_o\ : std_logic;
SIGNAL \FL_DQ[7]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[0]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[1]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[2]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[3]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[4]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[5]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[6]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[7]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[8]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[9]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[10]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[11]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[12]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[13]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[14]~output_o\ : std_logic;
SIGNAL \SRAM_DQ[15]~output_o\ : std_logic;
SIGNAL \OTG_DATA[0]~output_o\ : std_logic;
SIGNAL \OTG_DATA[1]~output_o\ : std_logic;
SIGNAL \OTG_DATA[2]~output_o\ : std_logic;
SIGNAL \OTG_DATA[3]~output_o\ : std_logic;
SIGNAL \OTG_DATA[4]~output_o\ : std_logic;
SIGNAL \OTG_DATA[5]~output_o\ : std_logic;
SIGNAL \OTG_DATA[6]~output_o\ : std_logic;
SIGNAL \OTG_DATA[7]~output_o\ : std_logic;
SIGNAL \OTG_DATA[8]~output_o\ : std_logic;
SIGNAL \OTG_DATA[9]~output_o\ : std_logic;
SIGNAL \OTG_DATA[10]~output_o\ : std_logic;
SIGNAL \OTG_DATA[11]~output_o\ : std_logic;
SIGNAL \OTG_DATA[12]~output_o\ : std_logic;
SIGNAL \OTG_DATA[13]~output_o\ : std_logic;
SIGNAL \OTG_DATA[14]~output_o\ : std_logic;
SIGNAL \OTG_DATA[15]~output_o\ : std_logic;
SIGNAL \OTG_FSPEED~output_o\ : std_logic;
SIGNAL \OTG_LSPEED~output_o\ : std_logic;
SIGNAL \LCD_DATA[0]~output_o\ : std_logic;
SIGNAL \LCD_DATA[1]~output_o\ : std_logic;
SIGNAL \LCD_DATA[2]~output_o\ : std_logic;
SIGNAL \LCD_DATA[3]~output_o\ : std_logic;
SIGNAL \LCD_DATA[4]~output_o\ : std_logic;
SIGNAL \LCD_DATA[5]~output_o\ : std_logic;
SIGNAL \LCD_DATA[6]~output_o\ : std_logic;
SIGNAL \LCD_DATA[7]~output_o\ : std_logic;
SIGNAL \SD_DAT[0]~output_o\ : std_logic;
SIGNAL \SD_DAT[1]~output_o\ : std_logic;
SIGNAL \SD_DAT[2]~output_o\ : std_logic;
SIGNAL \SD_DAT[3]~output_o\ : std_logic;
SIGNAL \SD_CMD~output_o\ : std_logic;
SIGNAL \SD_CLK~output_o\ : std_logic;
SIGNAL \I2C_SDAT~output_o\ : std_logic;
SIGNAL \PS2_DAT~output_o\ : std_logic;
SIGNAL \PS2_CLK~output_o\ : std_logic;
SIGNAL \PS2_DAT2~output_o\ : std_logic;
SIGNAL \PS2_CLK2~output_o\ : std_logic;
SIGNAL \ENET_DATA[0]~output_o\ : std_logic;
SIGNAL \ENET_DATA[1]~output_o\ : std_logic;
SIGNAL \ENET_DATA[2]~output_o\ : std_logic;
SIGNAL \ENET_DATA[3]~output_o\ : std_logic;
SIGNAL \ENET_DATA[4]~output_o\ : std_logic;
SIGNAL \ENET_DATA[5]~output_o\ : std_logic;
SIGNAL \ENET_DATA[6]~output_o\ : std_logic;
SIGNAL \ENET_DATA[7]~output_o\ : std_logic;
SIGNAL \ENET_DATA[8]~output_o\ : std_logic;
SIGNAL \ENET_DATA[9]~output_o\ : std_logic;
SIGNAL \ENET_DATA[10]~output_o\ : std_logic;
SIGNAL \ENET_DATA[11]~output_o\ : std_logic;
SIGNAL \ENET_DATA[12]~output_o\ : std_logic;
SIGNAL \ENET_DATA[13]~output_o\ : std_logic;
SIGNAL \ENET_DATA[14]~output_o\ : std_logic;
SIGNAL \ENET_DATA[15]~output_o\ : std_logic;
SIGNAL \AUD_ADCLRCK~output_o\ : std_logic;
SIGNAL \AUD_DACLRCK~output_o\ : std_logic;
SIGNAL \AUD_BCLK~output_o\ : std_logic;
SIGNAL \GPIO[0]~output_o\ : std_logic;
SIGNAL \GPIO[1]~output_o\ : std_logic;
SIGNAL \GPIO[2]~output_o\ : std_logic;
SIGNAL \GPIO[3]~output_o\ : std_logic;
SIGNAL \GPIO[4]~output_o\ : std_logic;
SIGNAL \GPIO[5]~output_o\ : std_logic;
SIGNAL \GPIO[6]~output_o\ : std_logic;
SIGNAL \GPIO[7]~output_o\ : std_logic;
SIGNAL \GPIO[8]~output_o\ : std_logic;
SIGNAL \GPIO[9]~output_o\ : std_logic;
SIGNAL \GPIO[10]~output_o\ : std_logic;
SIGNAL \GPIO[11]~output_o\ : std_logic;
SIGNAL \GPIO[12]~output_o\ : std_logic;
SIGNAL \GPIO[13]~output_o\ : std_logic;
SIGNAL \GPIO[14]~output_o\ : std_logic;
SIGNAL \GPIO[15]~output_o\ : std_logic;
SIGNAL \GPIO[16]~output_o\ : std_logic;
SIGNAL \GPIO[17]~output_o\ : std_logic;
SIGNAL \GPIO[18]~output_o\ : std_logic;
SIGNAL \GPIO[19]~output_o\ : std_logic;
SIGNAL \GPIO[20]~output_o\ : std_logic;
SIGNAL \GPIO[21]~output_o\ : std_logic;
SIGNAL \GPIO[22]~output_o\ : std_logic;
SIGNAL \GPIO[23]~output_o\ : std_logic;
SIGNAL \GPIO[24]~output_o\ : std_logic;
SIGNAL \GPIO[25]~output_o\ : std_logic;
SIGNAL \GPIO[26]~output_o\ : std_logic;
SIGNAL \GPIO[28]~output_o\ : std_logic;
SIGNAL \GPIO[30]~output_o\ : std_logic;
SIGNAL \GPIO[31]~output_o\ : std_logic;
SIGNAL \GPIO[32]~output_o\ : std_logic;
SIGNAL \GPIO[34]~output_o\ : std_logic;
SIGNAL \GPIO[27]~output_o\ : std_logic;
SIGNAL \GPIO[29]~output_o\ : std_logic;
SIGNAL \GPIO[33]~output_o\ : std_logic;
SIGNAL \GPIO[35]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \LEDG[8]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDR[17]~output_o\ : std_logic;
SIGNAL \UART_CTS~output_o\ : std_logic;
SIGNAL \UART_TXD~output_o\ : std_logic;
SIGNAL \IRDA_TXD~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \DRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[0]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[1]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[2]~output_o\ : std_logic;
SIGNAL \DRAM_DQM[3]~output_o\ : std_logic;
SIGNAL \DRAM_WE_N~output_o\ : std_logic;
SIGNAL \DRAM_CAS_N~output_o\ : std_logic;
SIGNAL \DRAM_RAS_N~output_o\ : std_logic;
SIGNAL \DRAM_CS_N~output_o\ : std_logic;
SIGNAL \DRAM_BA[0]~output_o\ : std_logic;
SIGNAL \DRAM_BA[1]~output_o\ : std_logic;
SIGNAL \DRAM_CLK~output_o\ : std_logic;
SIGNAL \DRAM_CKE~output_o\ : std_logic;
SIGNAL \FL_ADDR[0]~output_o\ : std_logic;
SIGNAL \FL_ADDR[1]~output_o\ : std_logic;
SIGNAL \FL_ADDR[2]~output_o\ : std_logic;
SIGNAL \FL_ADDR[3]~output_o\ : std_logic;
SIGNAL \FL_ADDR[4]~output_o\ : std_logic;
SIGNAL \FL_ADDR[5]~output_o\ : std_logic;
SIGNAL \FL_ADDR[6]~output_o\ : std_logic;
SIGNAL \FL_ADDR[7]~output_o\ : std_logic;
SIGNAL \FL_ADDR[8]~output_o\ : std_logic;
SIGNAL \FL_ADDR[9]~output_o\ : std_logic;
SIGNAL \FL_ADDR[10]~output_o\ : std_logic;
SIGNAL \FL_ADDR[11]~output_o\ : std_logic;
SIGNAL \FL_ADDR[12]~output_o\ : std_logic;
SIGNAL \FL_ADDR[13]~output_o\ : std_logic;
SIGNAL \FL_ADDR[14]~output_o\ : std_logic;
SIGNAL \FL_ADDR[15]~output_o\ : std_logic;
SIGNAL \FL_ADDR[16]~output_o\ : std_logic;
SIGNAL \FL_ADDR[17]~output_o\ : std_logic;
SIGNAL \FL_ADDR[18]~output_o\ : std_logic;
SIGNAL \FL_ADDR[19]~output_o\ : std_logic;
SIGNAL \FL_ADDR[20]~output_o\ : std_logic;
SIGNAL \FL_ADDR[21]~output_o\ : std_logic;
SIGNAL \FL_ADDR[22]~output_o\ : std_logic;
SIGNAL \FL_WE_N~output_o\ : std_logic;
SIGNAL \FL_RST_N~output_o\ : std_logic;
SIGNAL \FL_OE_N~output_o\ : std_logic;
SIGNAL \FL_CE_N~output_o\ : std_logic;
SIGNAL \FL_WP_N~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[0]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[1]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[2]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[3]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[4]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[5]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[6]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[7]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[8]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[9]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[10]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[11]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[12]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[13]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[14]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[15]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[16]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[17]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[18]~output_o\ : std_logic;
SIGNAL \SRAM_ADDR[19]~output_o\ : std_logic;
SIGNAL \SRAM_UB_N~output_o\ : std_logic;
SIGNAL \SRAM_LB_N~output_o\ : std_logic;
SIGNAL \SRAM_WE_N~output_o\ : std_logic;
SIGNAL \SRAM_CE_N~output_o\ : std_logic;
SIGNAL \SRAM_OE_N~output_o\ : std_logic;
SIGNAL \OTG_ADDR[0]~output_o\ : std_logic;
SIGNAL \OTG_ADDR[1]~output_o\ : std_logic;
SIGNAL \OTG_CS_N~output_o\ : std_logic;
SIGNAL \OTG_RD_N~output_o\ : std_logic;
SIGNAL \OTG_WR_N~output_o\ : std_logic;
SIGNAL \OTG_RST_N~output_o\ : std_logic;
SIGNAL \OTG_DACK_N[0]~output_o\ : std_logic;
SIGNAL \OTG_DACK_N[1]~output_o\ : std_logic;
SIGNAL \LCD_ON~output_o\ : std_logic;
SIGNAL \LCD_BLON~output_o\ : std_logic;
SIGNAL \LCD_RW~output_o\ : std_logic;
SIGNAL \LCD_EN~output_o\ : std_logic;
SIGNAL \LCD_RS~output_o\ : std_logic;
SIGNAL \I2C_SCLK~output_o\ : std_logic;
SIGNAL \VGA_CLK~output_o\ : std_logic;
SIGNAL \VGA_HS~output_o\ : std_logic;
SIGNAL \VGA_VS~output_o\ : std_logic;
SIGNAL \VGA_BLANK_N~output_o\ : std_logic;
SIGNAL \VGA_SYNC_N~output_o\ : std_logic;
SIGNAL \VGA_R[0]~output_o\ : std_logic;
SIGNAL \VGA_R[1]~output_o\ : std_logic;
SIGNAL \VGA_R[2]~output_o\ : std_logic;
SIGNAL \VGA_R[3]~output_o\ : std_logic;
SIGNAL \VGA_R[4]~output_o\ : std_logic;
SIGNAL \VGA_R[5]~output_o\ : std_logic;
SIGNAL \VGA_R[6]~output_o\ : std_logic;
SIGNAL \VGA_R[7]~output_o\ : std_logic;
SIGNAL \VGA_G[0]~output_o\ : std_logic;
SIGNAL \VGA_G[1]~output_o\ : std_logic;
SIGNAL \VGA_G[2]~output_o\ : std_logic;
SIGNAL \VGA_G[3]~output_o\ : std_logic;
SIGNAL \VGA_G[4]~output_o\ : std_logic;
SIGNAL \VGA_G[5]~output_o\ : std_logic;
SIGNAL \VGA_G[6]~output_o\ : std_logic;
SIGNAL \VGA_G[7]~output_o\ : std_logic;
SIGNAL \VGA_B[0]~output_o\ : std_logic;
SIGNAL \VGA_B[1]~output_o\ : std_logic;
SIGNAL \VGA_B[2]~output_o\ : std_logic;
SIGNAL \VGA_B[3]~output_o\ : std_logic;
SIGNAL \VGA_B[4]~output_o\ : std_logic;
SIGNAL \VGA_B[5]~output_o\ : std_logic;
SIGNAL \VGA_B[6]~output_o\ : std_logic;
SIGNAL \VGA_B[7]~output_o\ : std_logic;
SIGNAL \ENET_CMD~output_o\ : std_logic;
SIGNAL \ENET_CS_N~output_o\ : std_logic;
SIGNAL \ENET_WR_N~output_o\ : std_logic;
SIGNAL \ENET_RD_N~output_o\ : std_logic;
SIGNAL \ENET_RST_N~output_o\ : std_logic;
SIGNAL \ENET_CLK~output_o\ : std_logic;
SIGNAL \AUD_DACDAT~output_o\ : std_logic;
SIGNAL \AUD_XCK~output_o\ : std_logic;
SIGNAL \TD_RESET_N~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|next_state.PWM_mode~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[0]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[1]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[2]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[3]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|counter[1]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|next_state.INIT~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|next_state.INIT~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_Key0|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\ : std_logic;
SIGNAL \Inst_top_level|BIGReset~combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~6_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~5_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|Add0~22_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~27\ : std_logic;
SIGNAL \Inst_top_level|Add0~29\ : std_logic;
SIGNAL \Inst_top_level|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|Add0~32_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~1_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|cnt_5MS~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~4_combout\ : std_logic;
SIGNAL \Inst_top_level|Equal2~5_combout\ : std_logic;
SIGNAL \Inst_top_level|clock_en5ms~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.INIT~q\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~39_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_sync[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_sync[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_pulse~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_pulse~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|next_state.PWM_mode~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|Selector1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|next_state.CLOCK_GEN_MODE~q\ : std_logic;
SIGNAL \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[0]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~16_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~21_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~23_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~25_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~29_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~27_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~31_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~33_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~46\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\ : std_logic;
SIGNAL \Inst_top_level|Selector3~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule2~q\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule2~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule3~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule3~q\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule3~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule4~q\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule4~q\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_pwmstate.PModule1~q\ : std_logic;
SIGNAL \Inst_top_level|current_PWMState.PModule1~q\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|Selector6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module2~q\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module2~q\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module4~q\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module4~q\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module1~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|next_clkgenstate.Module1~q\ : std_logic;
SIGNAL \Inst_top_level|current_ClkGenState.Module1~q\ : std_logic;
SIGNAL \Inst_top_level|PWN_module~3_combout\ : std_logic;
SIGNAL \Inst_top_level|PWN_module[0]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector38~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector35~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector36~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~4_combout\ : std_logic;
SIGNAL \Inst_top_level|PWN_module[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector37~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~45_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~51_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~37_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~43_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~41_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~47_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~53_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~36\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Add2~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~55\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~57\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~59\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~61\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[0]~1\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[1]~3\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[2]~5\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[3]~7\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[4]~9\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[5]~11\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[6]~13\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[7]~15\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[8]~17\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[9]~19\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[10]~21\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[11]~23\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[12]~25\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[13]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[14]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[15]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[16]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[17]~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[18]~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[19]~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[20]~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[21]~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[22]~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[23]~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[24]~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[24]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[21]~68_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[19]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[18]~62_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[17]~60_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[15]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[12]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[11]~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[10]~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[9]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[8]~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[6]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[5]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[4]~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[3]~42_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|two[2]~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~49_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|states~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|states~q\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[0]~27\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[1]~28_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[1]~29\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[2]~31\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[3]~33\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[4]~34_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[4]~35\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[5]~36_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[5]~37\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[6]~38_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[6]~39\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[7]~40_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[7]~41\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[8]~43\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[9]~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[9]~45\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[10]~47\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[11]~49\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[12]~51\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[13]~52_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[13]~53\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[14]~54_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[14]~55\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[15]~56_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[15]~57\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[16]~58_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[16]~59\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[17]~61\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[18]~63\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[19]~64_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[19]~65\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[20]~66_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[20]~67\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[21]~69\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[22]~70_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[22]~71\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[23]~72_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[23]~73\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[24]~75\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[25]~76_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[3]~32_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|counter[2]~30_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|total[0]~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|clock_out~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|clock_out~q\ : std_logic;
SIGNAL \Inst_top_level|FinaloClk_Gen~0_combout\ : std_logic;
SIGNAL \Inst_top_level|FinaloClk_Gen~1_combout\ : std_logic;
SIGNAL \Inst_top_level|FinaloClk_Gen~q\ : std_logic;
SIGNAL \Inst_top_level|FinaloPWM~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~1_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~feeder_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed3~q\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~2_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed2~q\ : std_logic;
SIGNAL \Inst_top_level|oLed1~0_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed1~q\ : std_logic;
SIGNAL \Inst_top_level|SecondLine~3_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed0~1_combout\ : std_logic;
SIGNAL \Inst_top_level|oLed0~q\ : std_logic;
SIGNAL \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\ : std_logic_vector(1055 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_sync\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_BTN2Pulse|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|cnt_5MS\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Inst_top_level|SecondLine\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|PWN_module\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|FirstLine\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \Inst_top_level|INST_StateMachine|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|address\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_clk_Reset_Delay|Cont\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \Inst_top_level|Inst_Key0|btn_cntr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Inst_top_level|INST_CLK_GEN|counter\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Inst_top_level|ALT_INV_BIGReset~combout\ : std_logic;
SIGNAL \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
UART_CTS <= ww_UART_CTS;
ww_UART_RTS <= UART_RTS;
UART_TXD <= ww_UART_TXD;
ww_UART_RXD <= UART_RXD;
IRDA_TXD <= ww_IRDA_TXD;
ww_IRDA_RXD <= IRDA_RXD;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_DQM <= ww_DRAM_DQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA <= ww_DRAM_BA;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
FL_ADDR <= ww_FL_ADDR;
FL_WE_N <= ww_FL_WE_N;
FL_RST_N <= ww_FL_RST_N;
FL_OE_N <= ww_FL_OE_N;
FL_CE_N <= ww_FL_CE_N;
ww_FL_FY <= FL_FY;
FL_WP_N <= ww_FL_WP_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
OTG_ADDR <= ww_OTG_ADDR;
OTG_CS_N <= ww_OTG_CS_N;
OTG_RD_N <= ww_OTG_RD_N;
OTG_WR_N <= ww_OTG_WR_N;
OTG_RST_N <= ww_OTG_RST_N;
ww_OTG_INT <= OTG_INT;
ww_OTG_DREQ <= OTG_DREQ;
OTG_DACK_N <= ww_OTG_DACK_N;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
ww_SD_WP_N <= SD_WP_N;
I2C_SCLK <= ww_I2C_SCLK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ENET_CMD <= ww_ENET_CMD;
ENET_CS_N <= ww_ENET_CS_N;
ENET_WR_N <= ww_ENET_WR_N;
ENET_RD_N <= ww_ENET_RD_N;
ENET_RST_N <= ww_ENET_RST_N;
ww_ENET_INT <= ENET_INT;
ENET_CLK <= ww_ENET_CLK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_TD_CLK27 <= TD_CLK27;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
ww_TD_VS <= TD_VS;
TD_RESET_N <= ww_TD_RESET_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Inst_top_level|clock_en5ms~q\);
\Inst_top_level|ALT_INV_BIGReset~combout\ <= NOT \Inst_top_level|BIGReset~combout\;
\Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\ <= NOT \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\;

-- Location: FF_X92_Y37_N13
\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16));

-- Location: FF_X92_Y38_N27
\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7));

-- Location: FF_X92_Y38_N31
\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9));

-- Location: FF_X92_Y37_N11
\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15));

-- Location: FF_X91_Y40_N13
\Inst_top_level|Inst_Key0|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(6));

-- Location: FF_X91_Y40_N23
\Inst_top_level|Inst_Key0|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(11));

-- Location: FF_X94_Y37_N13
\Inst_top_level|INST_StateMachine|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[2]~10_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(2));

-- Location: FF_X94_Y37_N17
\Inst_top_level|INST_StateMachine|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[4]~14_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(4));

-- Location: FF_X94_Y37_N19
\Inst_top_level|INST_StateMachine|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[5]~16_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(5));

-- Location: FF_X94_Y37_N21
\Inst_top_level|INST_StateMachine|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[6]~18_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(6));

-- Location: FF_X94_Y37_N23
\Inst_top_level|INST_StateMachine|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[7]~20_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(7));

-- Location: LCCOMB_X92_Y38_N26
\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~31_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\);

-- Location: LCCOMB_X92_Y38_N30
\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~35_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\);

-- Location: LCCOMB_X92_Y37_N10
\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~47_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\);

-- Location: LCCOMB_X92_Y37_N12
\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[15]~48\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~49_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\);

-- Location: LCCOMB_X91_Y40_N12
\Inst_top_level|Inst_Key0|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(6) & (\Inst_top_level|Inst_Key0|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(6) & (!\Inst_top_level|Inst_Key0|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[6]~30\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(6) & !\Inst_top_level|Inst_Key0|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[5]~28\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[6]~30\);

-- Location: LCCOMB_X91_Y40_N22
\Inst_top_level|Inst_Key0|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(11) & (!\Inst_top_level|Inst_Key0|btn_cntr[10]~38\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(11) & ((\Inst_top_level|Inst_Key0|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[10]~38\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[10]~38\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[11]~40\);

-- Location: LCCOMB_X65_Y42_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\);

-- Location: LCCOMB_X92_Y40_N26
\Inst_top_level|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~12_combout\ = (\Inst_top_level|cnt_5MS\(6) & (\Inst_top_level|Add0~11\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(6) & (!\Inst_top_level|Add0~11\ & VCC))
-- \Inst_top_level|Add0~13\ = CARRY((\Inst_top_level|cnt_5MS\(6) & !\Inst_top_level|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(6),
	datad => VCC,
	cin => \Inst_top_level|Add0~11\,
	combout => \Inst_top_level|Add0~12_combout\,
	cout => \Inst_top_level|Add0~13\);

-- Location: LCCOMB_X92_Y39_N6
\Inst_top_level|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~24_combout\ = (\Inst_top_level|cnt_5MS\(12) & (\Inst_top_level|Add0~23\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(12) & (!\Inst_top_level|Add0~23\ & VCC))
-- \Inst_top_level|Add0~25\ = CARRY((\Inst_top_level|cnt_5MS\(12) & !\Inst_top_level|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(12),
	datad => VCC,
	cin => \Inst_top_level|Add0~23\,
	combout => \Inst_top_level|Add0~24_combout\,
	cout => \Inst_top_level|Add0~25\);

-- Location: LCCOMB_X92_Y39_N10
\Inst_top_level|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~28_combout\ = (\Inst_top_level|cnt_5MS\(14) & (\Inst_top_level|Add0~27\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(14) & (!\Inst_top_level|Add0~27\ & VCC))
-- \Inst_top_level|Add0~29\ = CARRY((\Inst_top_level|cnt_5MS\(14) & !\Inst_top_level|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(14),
	datad => VCC,
	cin => \Inst_top_level|Add0~27\,
	combout => \Inst_top_level|Add0~28_combout\,
	cout => \Inst_top_level|Add0~29\);

-- Location: LCCOMB_X92_Y39_N14
\Inst_top_level|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~32_combout\ = (\Inst_top_level|cnt_5MS\(16) & (\Inst_top_level|Add0~31\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(16) & (!\Inst_top_level|Add0~31\ & VCC))
-- \Inst_top_level|Add0~33\ = CARRY((\Inst_top_level|cnt_5MS\(16) & !\Inst_top_level|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(16),
	datad => VCC,
	cin => \Inst_top_level|Add0~31\,
	combout => \Inst_top_level|Add0~32_combout\,
	cout => \Inst_top_level|Add0~33\);

-- Location: LCCOMB_X92_Y39_N16
\Inst_top_level|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~34_combout\ = \Inst_top_level|Add0~33\ $ (\Inst_top_level|cnt_5MS\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|cnt_5MS\(17),
	cin => \Inst_top_level|Add0~33\,
	combout => \Inst_top_level|Add0~34_combout\);

-- Location: LCCOMB_X94_Y37_N12
\Inst_top_level|INST_StateMachine|counter[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[2]~10_combout\ = (\Inst_top_level|INST_StateMachine|counter\(2) & (!\Inst_top_level|INST_StateMachine|counter[1]~9\)) # (!\Inst_top_level|INST_StateMachine|counter\(2) & 
-- ((\Inst_top_level|INST_StateMachine|counter[1]~9\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[2]~11\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[1]~9\) # (!\Inst_top_level|INST_StateMachine|counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[1]~9\,
	combout => \Inst_top_level|INST_StateMachine|counter[2]~10_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[2]~11\);

-- Location: LCCOMB_X94_Y37_N14
\Inst_top_level|INST_StateMachine|counter[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[3]~12_combout\ = (\Inst_top_level|INST_StateMachine|counter\(3) & (\Inst_top_level|INST_StateMachine|counter[2]~11\ $ (GND))) # (!\Inst_top_level|INST_StateMachine|counter\(3) & 
-- (!\Inst_top_level|INST_StateMachine|counter[2]~11\ & VCC))
-- \Inst_top_level|INST_StateMachine|counter[3]~13\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(3) & !\Inst_top_level|INST_StateMachine|counter[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[2]~11\,
	combout => \Inst_top_level|INST_StateMachine|counter[3]~12_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[3]~13\);

-- Location: LCCOMB_X94_Y37_N16
\Inst_top_level|INST_StateMachine|counter[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[4]~14_combout\ = (\Inst_top_level|INST_StateMachine|counter\(4) & (!\Inst_top_level|INST_StateMachine|counter[3]~13\)) # (!\Inst_top_level|INST_StateMachine|counter\(4) & 
-- ((\Inst_top_level|INST_StateMachine|counter[3]~13\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[4]~15\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[3]~13\) # (!\Inst_top_level|INST_StateMachine|counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[3]~13\,
	combout => \Inst_top_level|INST_StateMachine|counter[4]~14_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[4]~15\);

-- Location: LCCOMB_X94_Y37_N18
\Inst_top_level|INST_StateMachine|counter[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[5]~16_combout\ = (\Inst_top_level|INST_StateMachine|counter\(5) & (\Inst_top_level|INST_StateMachine|counter[4]~15\ $ (GND))) # (!\Inst_top_level|INST_StateMachine|counter\(5) & 
-- (!\Inst_top_level|INST_StateMachine|counter[4]~15\ & VCC))
-- \Inst_top_level|INST_StateMachine|counter[5]~17\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(5) & !\Inst_top_level|INST_StateMachine|counter[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[4]~15\,
	combout => \Inst_top_level|INST_StateMachine|counter[5]~16_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[5]~17\);

-- Location: LCCOMB_X94_Y37_N20
\Inst_top_level|INST_StateMachine|counter[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[6]~18_combout\ = (\Inst_top_level|INST_StateMachine|counter\(6) & (!\Inst_top_level|INST_StateMachine|counter[5]~17\)) # (!\Inst_top_level|INST_StateMachine|counter\(6) & 
-- ((\Inst_top_level|INST_StateMachine|counter[5]~17\) # (GND)))
-- \Inst_top_level|INST_StateMachine|counter[6]~19\ = CARRY((!\Inst_top_level|INST_StateMachine|counter[5]~17\) # (!\Inst_top_level|INST_StateMachine|counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_StateMachine|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_StateMachine|counter[5]~17\,
	combout => \Inst_top_level|INST_StateMachine|counter[6]~18_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[6]~19\);

-- Location: LCCOMB_X94_Y37_N22
\Inst_top_level|INST_StateMachine|counter[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[7]~20_combout\ = \Inst_top_level|INST_StateMachine|counter\(7) $ (!\Inst_top_level|INST_StateMachine|counter[6]~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(7),
	cin => \Inst_top_level|INST_StateMachine|counter[6]~19\,
	combout => \Inst_top_level|INST_StateMachine|counter[7]~20_combout\);

-- Location: LCCOMB_X74_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\ = CARRY((!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\);

-- Location: LCCOMB_X74_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\);

-- Location: LCCOMB_X74_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~15\);

-- Location: LCCOMB_X72_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X72_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X70_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X70_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X70_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X70_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X69_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X69_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X69_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X69_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X69_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X68_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X68_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\) 
-- # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X68_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X69_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X69_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X69_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X69_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X69_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X69_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X69_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\);

-- Location: LCCOMB_X69_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\);

-- Location: LCCOMB_X69_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\);

-- Location: LCCOMB_X69_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~27\);

-- Location: LCCOMB_X69_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X69_Y37_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

-- Location: LCCOMB_X69_Y37_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

-- Location: LCCOMB_X69_Y37_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

-- Location: LCCOMB_X69_Y37_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

-- Location: LCCOMB_X70_Y38_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\)) # (!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & !\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X70_Y38_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X70_Y37_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\);

-- Location: LCCOMB_X72_Y38_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X72_Y38_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\);

-- Location: LCCOMB_X72_Y38_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\);

-- Location: LCCOMB_X72_Y38_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\);

-- Location: LCCOMB_X72_Y37_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\);

-- Location: LCCOMB_X72_Y37_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\);

-- Location: LCCOMB_X73_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X73_Y38_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\);

-- Location: LCCOMB_X73_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\);

-- Location: LCCOMB_X73_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\);

-- Location: LCCOMB_X73_Y37_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\);

-- Location: LCCOMB_X73_Y37_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\);

-- Location: LCCOMB_X73_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\);

-- Location: LCCOMB_X73_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\);

-- Location: LCCOMB_X73_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\);

-- Location: LCCOMB_X73_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\);

-- Location: LCCOMB_X73_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\);

-- Location: LCCOMB_X73_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\);

-- Location: LCCOMB_X73_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\);

-- Location: LCCOMB_X74_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X74_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X74_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\);

-- Location: LCCOMB_X74_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\);

-- Location: LCCOMB_X74_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\);

-- Location: LCCOMB_X74_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\);

-- Location: LCCOMB_X74_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\);

-- Location: LCCOMB_X74_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\);

-- Location: LCCOMB_X74_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\);

-- Location: LCCOMB_X75_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\);

-- Location: LCCOMB_X75_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\);

-- Location: LCCOMB_X75_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\);

-- Location: LCCOMB_X75_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\);

-- Location: LCCOMB_X75_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\);

-- Location: LCCOMB_X76_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\ = CARRY(((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\);

-- Location: LCCOMB_X76_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\);

-- Location: LCCOMB_X76_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\);

-- Location: LCCOMB_X76_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\);

-- Location: LCCOMB_X76_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\);

-- Location: LCCOMB_X76_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\);

-- Location: LCCOMB_X76_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~43\);

-- Location: LCCOMB_X77_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\);

-- Location: LCCOMB_X77_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\);

-- Location: LCCOMB_X77_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\);

-- Location: LCCOMB_X77_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\);

-- Location: LCCOMB_X77_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\);

-- Location: LCCOMB_X77_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\);

-- Location: LCCOMB_X77_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\);

-- Location: LCCOMB_X80_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\);

-- Location: LCCOMB_X80_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\);

-- Location: LCCOMB_X80_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\);

-- Location: LCCOMB_X80_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~47\);

-- Location: LCCOMB_X81_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X81_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\);

-- Location: LCCOMB_X81_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\);

-- Location: LCCOMB_X81_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\);

-- Location: LCCOMB_X81_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\);

-- Location: LCCOMB_X81_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\);

-- Location: LCCOMB_X81_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\);

-- Location: LCCOMB_X81_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\);

-- Location: LCCOMB_X81_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\);

-- Location: LCCOMB_X81_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\);

-- Location: LCCOMB_X81_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\);

-- Location: LCCOMB_X81_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\);

-- Location: LCCOMB_X81_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\);

-- Location: LCCOMB_X81_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\);

-- Location: LCCOMB_X81_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\);

-- Location: LCCOMB_X81_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\);

-- Location: LCCOMB_X81_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\);

-- Location: LCCOMB_X81_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\);

-- Location: LCCOMB_X81_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\);

-- Location: LCCOMB_X83_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\);

-- Location: LCCOMB_X83_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\);

-- Location: LCCOMB_X83_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\);

-- Location: LCCOMB_X83_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\);

-- Location: LCCOMB_X83_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\);

-- Location: LCCOMB_X83_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\);

-- Location: LCCOMB_X83_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\);

-- Location: LCCOMB_X83_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\);

-- Location: LCCOMB_X83_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\);

-- Location: LCCOMB_X83_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~55\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~55\);

-- Location: LCCOMB_X85_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\ = CARRY(((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\);

-- Location: LCCOMB_X85_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\);

-- Location: LCCOMB_X85_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\);

-- Location: LCCOMB_X85_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\);

-- Location: LCCOMB_X85_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\);

-- Location: LCCOMB_X85_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\);

-- Location: LCCOMB_X85_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\);

-- Location: LCCOMB_X83_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\);

-- Location: LCCOMB_X83_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\);

-- Location: LCCOMB_X83_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\);

-- Location: LCCOMB_X83_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\);

-- Location: LCCOMB_X83_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\);

-- Location: LCCOMB_X83_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\);

-- Location: LCCOMB_X83_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\);

-- Location: LCCOMB_X83_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\);

-- Location: LCCOMB_X83_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\);

-- Location: LCCOMB_X83_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\);

-- Location: LCCOMB_X83_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\);

-- Location: LCCOMB_X83_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\);

-- Location: LCCOMB_X83_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\);

-- Location: LCCOMB_X83_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\);

-- Location: LCCOMB_X85_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\);

-- Location: LCCOMB_X85_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\);

-- Location: LCCOMB_X85_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\);

-- Location: LCCOMB_X85_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\);

-- Location: LCCOMB_X85_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\);

-- Location: LCCOMB_X85_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\);

-- Location: LCCOMB_X85_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\);

-- Location: LCCOMB_X85_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\);

-- Location: LCCOMB_X85_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\);

-- Location: LCCOMB_X85_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\);

-- Location: LCCOMB_X85_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\);

-- Location: LCCOMB_X85_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\);

-- Location: LCCOMB_X85_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\);

-- Location: LCCOMB_X85_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\);

-- Location: LCCOMB_X85_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~61\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~59\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~61\);

-- Location: LCCOMB_X88_Y43_N8
\Inst_top_level|INST_CLK_GEN|total[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[0]~1\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & (\Inst_top_level|INST_CLK_GEN|total[0]~1\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|total[1]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & !\Inst_top_level|INST_CLK_GEN|total[0]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[0]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[1]~3\);

-- Location: LCCOMB_X88_Y43_N10
\Inst_top_level|INST_CLK_GEN|total[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ $ (\Inst_top_level|INST_CLK_GEN|total[1]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|total[2]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|total[1]~3\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & !\Inst_top_level|INST_CLK_GEN|total[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[1]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[2]~5\);

-- Location: LCCOMB_X88_Y42_N2
\Inst_top_level|INST_CLK_GEN|total[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[13]~27\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & (\Inst_top_level|INST_CLK_GEN|total[13]~27\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[14]~29\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & !\Inst_top_level|INST_CLK_GEN|total[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[13]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[14]~29\);

-- Location: LCCOMB_X88_Y42_N8
\Inst_top_level|INST_CLK_GEN|total[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[16]~33\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[16]~33\))
-- \Inst_top_level|INST_CLK_GEN|total[17]~35\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[16]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[16]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[17]~35\);

-- Location: LCCOMB_X88_Y42_N10
\Inst_top_level|INST_CLK_GEN|total[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[17]~35\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & (\Inst_top_level|INST_CLK_GEN|total[17]~35\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[18]~37\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & !\Inst_top_level|INST_CLK_GEN|total[17]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[17]~35\,
	combout => \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[18]~37\);

-- Location: LCCOMB_X88_Y42_N12
\Inst_top_level|INST_CLK_GEN|total[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[18]~37\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[18]~37\))
-- \Inst_top_level|INST_CLK_GEN|total[19]~39\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[18]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[18]~37\,
	combout => \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[19]~39\);

-- Location: LCCOMB_X88_Y42_N16
\Inst_top_level|INST_CLK_GEN|total[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[20]~41\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[20]~41\))
-- \Inst_top_level|INST_CLK_GEN|total[21]~43\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[20]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[20]~41\,
	combout => \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[21]~43\);

-- Location: FF_X90_Y40_N23
\Inst_top_level|INST_CLK_GEN|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[24]~74_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(24));

-- Location: FF_X90_Y41_N31
\Inst_top_level|INST_CLK_GEN|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[12]~50_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(12));

-- Location: LCCOMB_X88_Y42_N28
\Inst_top_level|INST_CLK_GEN|two[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[23]~2_combout\ = \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[23]~2_combout\);

-- Location: LCCOMB_X90_Y42_N30
\Inst_top_level|INST_CLK_GEN|two[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[22]~4_combout\ = \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[22]~4_combout\);

-- Location: LCCOMB_X91_Y42_N4
\Inst_top_level|INST_CLK_GEN|two[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[21]~6_combout\ = \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[21]~6_combout\);

-- Location: LCCOMB_X91_Y42_N2
\Inst_top_level|INST_CLK_GEN|two[20]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[20]~8_combout\ = \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[20]~8_combout\);

-- Location: LCCOMB_X90_Y42_N26
\Inst_top_level|INST_CLK_GEN|two[18]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[18]~12_combout\ = \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[18]~12_combout\);

-- Location: LCCOMB_X91_Y42_N20
\Inst_top_level|INST_CLK_GEN|two[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[17]~14_combout\ = \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[17]~14_combout\);

-- Location: LCCOMB_X91_Y42_N6
\Inst_top_level|INST_CLK_GEN|two[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[16]~16_combout\ = \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[16]~16_combout\);

-- Location: LCCOMB_X91_Y42_N30
\Inst_top_level|INST_CLK_GEN|two[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[14]~20_combout\ = \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[14]~20_combout\);

-- Location: LCCOMB_X88_Y42_N26
\Inst_top_level|INST_CLK_GEN|two[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[13]~22_combout\ = \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[13]~22_combout\);

-- Location: LCCOMB_X88_Y43_N4
\Inst_top_level|INST_CLK_GEN|two[11]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[11]~26_combout\ = \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[11]~26_combout\);

-- Location: LCCOMB_X91_Y43_N20
\Inst_top_level|INST_CLK_GEN|two[10]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[10]~28_combout\ = \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[10]~28_combout\);

-- Location: LCCOMB_X91_Y43_N30
\Inst_top_level|INST_CLK_GEN|two[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[8]~32_combout\ = \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[8]~32_combout\);

-- Location: LCCOMB_X91_Y43_N4
\Inst_top_level|INST_CLK_GEN|two[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[7]~34_combout\ = \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[7]~34_combout\);

-- Location: LCCOMB_X89_Y43_N2
\Inst_top_level|INST_CLK_GEN|two[1]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[1]~46_combout\ = \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[1]~46_combout\);

-- Location: LCCOMB_X89_Y43_N0
\Inst_top_level|INST_CLK_GEN|two[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[0]~48_combout\ = \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[0]~48_combout\);

-- Location: LCCOMB_X90_Y41_N30
\Inst_top_level|INST_CLK_GEN|counter[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[12]~50_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(12) & (\Inst_top_level|INST_CLK_GEN|counter[11]~49\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(12) & (!\Inst_top_level|INST_CLK_GEN|counter[11]~49\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[12]~51\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(12) & !\Inst_top_level|INST_CLK_GEN|counter[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[11]~49\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[12]~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[12]~51\);

-- Location: LCCOMB_X90_Y40_N22
\Inst_top_level|INST_CLK_GEN|counter[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[24]~74_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(24) & (\Inst_top_level|INST_CLK_GEN|counter[23]~73\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(24) & (!\Inst_top_level|INST_CLK_GEN|counter[23]~73\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[24]~75\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(24) & !\Inst_top_level|INST_CLK_GEN|counter[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(24),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[23]~73\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[24]~74_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[24]~75\);

-- Location: LCCOMB_X84_Y38_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\);

-- Location: LCCOMB_X84_Y38_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\);

-- Location: LCCOMB_X84_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\);

-- Location: LCCOMB_X84_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~23\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\);

-- Location: LCCOMB_X84_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16) & ((GND) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\);

-- Location: LCCOMB_X89_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\);

-- Location: LCCOMB_X89_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\);

-- Location: FF_X90_Y34_N23
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11));

-- Location: FF_X96_Y29_N11
\Inst_top_level|INST_BTN2Pulse|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(5));

-- Location: FF_X96_Y29_N13
\Inst_top_level|INST_BTN2Pulse|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(6));

-- Location: LCCOMB_X90_Y34_N22
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~39_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\);

-- Location: LCCOMB_X96_Y29_N10
\Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~27_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(5) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(5) & ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\);

-- Location: LCCOMB_X96_Y29_N12
\Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~29_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(6) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(6) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(6) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[5]~28\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\);

-- Location: FF_X92_Y38_N13
\Inst_top_level|Inst_clk_Reset_Delay|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0));

-- Location: LCCOMB_X92_Y38_N10
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\);

-- Location: LCCOMB_X92_Y37_N22
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(9) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(9),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\);

-- Location: LCCOMB_X92_Y40_N10
\Inst_top_level|Inst_Key0|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~2_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(11)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(8))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(10))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(9),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(10),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(8),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(11),
	combout => \Inst_top_level|Inst_Key0|Equal0~2_combout\);

-- Location: FF_X66_Y41_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\);

-- Location: FF_X91_Y39_N31
\Inst_top_level|cnt_5MS[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(17));

-- Location: FF_X92_Y39_N27
\Inst_top_level|cnt_5MS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~3_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(14));

-- Location: FF_X92_Y40_N27
\Inst_top_level|cnt_5MS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~12_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(6));

-- Location: LCCOMB_X92_Y40_N6
\Inst_top_level|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~3_combout\ = (\Inst_top_level|cnt_5MS\(3) & (!\Inst_top_level|cnt_5MS\(4) & (!\Inst_top_level|cnt_5MS\(6) & !\Inst_top_level|cnt_5MS\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(3),
	datab => \Inst_top_level|cnt_5MS\(4),
	datac => \Inst_top_level|cnt_5MS\(6),
	datad => \Inst_top_level|cnt_5MS\(5),
	combout => \Inst_top_level|Equal2~3_combout\);

-- Location: LCCOMB_X94_Y37_N4
\Inst_top_level|INST_StateMachine|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~1_combout\ = (\Inst_top_level|INST_StateMachine|counter\(6) & (\Inst_top_level|INST_StateMachine|counter\(5) & (\Inst_top_level|INST_StateMachine|counter\(7) & \Inst_top_level|INST_StateMachine|counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(6),
	datab => \Inst_top_level|INST_StateMachine|counter\(5),
	datac => \Inst_top_level|INST_StateMachine|counter\(7),
	datad => \Inst_top_level|INST_StateMachine|counter\(4),
	combout => \Inst_top_level|INST_StateMachine|Equal0~1_combout\);

-- Location: LCCOMB_X92_Y38_N12
\Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\ = (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[0]~57_combout\);

-- Location: FF_X66_Y42_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\);

-- Location: FF_X65_Y42_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6));

-- Location: FF_X65_Y42_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3));

-- Location: LCCOMB_X63_Y42_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\);

-- Location: LCCOMB_X63_Y42_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\);

-- Location: FF_X77_Y37_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2));

-- Location: FF_X81_Y37_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1));

-- Location: FF_X81_Y37_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0));

-- Location: LCCOMB_X74_Y41_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) 
-- & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\);

-- Location: FF_X77_Y37_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3));

-- Location: LCCOMB_X74_Y41_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\);

-- Location: FF_X77_Y37_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6));

-- Location: FF_X77_Y37_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5));

-- Location: FF_X77_Y37_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4));

-- Location: LCCOMB_X77_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\);

-- Location: FF_X77_Y37_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7));

-- Location: LCCOMB_X77_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1)) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3_combout\);

-- Location: LCCOMB_X74_Y41_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux4~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0_combout\);

-- Location: LCCOMB_X66_Y41_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1_combout\);

-- Location: LCCOMB_X67_Y42_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\ = ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\);

-- Location: LCCOMB_X66_Y41_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\);

-- Location: LCCOMB_X66_Y41_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~3_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\);

-- Location: FF_X74_Y41_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(1));

-- Location: FF_X74_Y41_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(3));

-- Location: FF_X74_Y41_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2));

-- Location: LCCOMB_X74_Y41_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(3)) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\);

-- Location: FF_X74_Y41_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0));

-- Location: LCCOMB_X74_Y41_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\);

-- Location: FF_X77_Y37_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5));

-- Location: FF_X77_Y37_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7));

-- Location: FF_X77_Y37_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6));

-- Location: LCCOMB_X77_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1)) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\);

-- Location: FF_X77_Y37_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4));

-- Location: LCCOMB_X77_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5)))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3_combout\);

-- Location: LCCOMB_X73_Y41_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~3_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux3~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\);

-- Location: LCCOMB_X74_Y41_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) $ (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\);

-- Location: LCCOMB_X74_Y41_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\);

-- Location: LCCOMB_X73_Y41_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ & 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1_combout\);

-- Location: LCCOMB_X67_Y41_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux1~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\);

-- Location: LCCOMB_X74_Y41_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\);

-- Location: LCCOMB_X74_Y41_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(3))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\);

-- Location: LCCOMB_X77_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\);

-- Location: LCCOMB_X77_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1)) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3_combout\);

-- Location: LCCOMB_X74_Y41_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux2~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\);

-- Location: LCCOMB_X66_Y41_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~6_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~7_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~5_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\);

-- Location: LCCOMB_X66_Y41_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\);

-- Location: LCCOMB_X66_Y41_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\ & 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~9_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector23~10_combout\);

-- Location: LCCOMB_X67_Y42_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\);

-- Location: LCCOMB_X91_Y39_N30
\Inst_top_level|cnt_5MS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~0_combout\ = (\Inst_top_level|Add0~34_combout\ & (((!\Inst_top_level|Equal2~4_combout\) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Equal2~4_combout\,
	datad => \Inst_top_level|Add0~34_combout\,
	combout => \Inst_top_level|cnt_5MS~0_combout\);

-- Location: LCCOMB_X92_Y39_N26
\Inst_top_level|cnt_5MS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~3_combout\ = (\Inst_top_level|Add0~28_combout\ & (((!\Inst_top_level|Equal2~4_combout\) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Equal2~4_combout\,
	datad => \Inst_top_level|Add0~28_combout\,
	combout => \Inst_top_level|cnt_5MS~3_combout\);

-- Location: FF_X73_Y42_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(2),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2));

-- Location: LCCOMB_X72_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\);

-- Location: LCCOMB_X74_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\);

-- Location: LCCOMB_X74_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\ = (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~8_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\);

-- Location: LCCOMB_X72_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\);

-- Location: LCCOMB_X70_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[229]~470_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\);

-- Location: LCCOMB_X70_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[263]~476_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\);

-- Location: LCCOMB_X70_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[262]~477_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\);

-- Location: LCCOMB_X68_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\);

-- Location: LCCOMB_X68_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[295]~486_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\);

-- Location: LCCOMB_X70_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\);

-- Location: LCCOMB_X69_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\);

-- Location: LCCOMB_X69_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\);

-- Location: LCCOMB_X69_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~504_combout\);

-- Location: LCCOMB_X68_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\);

-- Location: LCCOMB_X70_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[324]~500_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\);

-- Location: LCCOMB_X69_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~515_combout\);

-- Location: LCCOMB_X68_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\);

-- Location: LCCOMB_X69_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\);

-- Location: LCCOMB_X70_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\);

-- Location: LCCOMB_X69_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~527_combout\);

-- Location: LCCOMB_X68_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~529_combout\);

-- Location: LCCOMB_X72_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\);

-- Location: LCCOMB_X70_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[385]~526_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\);

-- Location: LCCOMB_X70_Y37_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\);

-- Location: LCCOMB_X70_Y37_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~542_combout\);

-- Location: LCCOMB_X69_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\);

-- Location: LCCOMB_X72_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[422]~534_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\);

-- Location: LCCOMB_X72_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\);

-- Location: LCCOMB_X72_Y37_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~554_combout\);

-- Location: LCCOMB_X72_Y37_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\);

-- Location: LCCOMB_X70_Y37_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\);

-- Location: LCCOMB_X72_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\);

-- Location: LCCOMB_X74_Y38_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\);

-- Location: LCCOMB_X73_Y37_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~569_combout\);

-- Location: LCCOMB_X74_Y37_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~572_combout\);

-- Location: LCCOMB_X72_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\);

-- Location: LCCOMB_X73_Y38_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\);

-- Location: LCCOMB_X73_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[485]~564_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\);

-- Location: LCCOMB_X72_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\);

-- Location: LCCOMB_X74_Y38_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[481]~568_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\);

-- Location: LCCOMB_X73_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\);

-- Location: LCCOMB_X73_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\);

-- Location: LCCOMB_X74_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~588_combout\);

-- Location: LCCOMB_X72_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~591_combout\);

-- Location: LCCOMB_X73_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\);

-- Location: LCCOMB_X72_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~604_combout\);

-- Location: LCCOMB_X73_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\);

-- Location: LCCOMB_X72_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\);

-- Location: LCCOMB_X74_Y38_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\);

-- Location: LCCOMB_X72_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~610_combout\);

-- Location: LCCOMB_X73_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\);

-- Location: LCCOMB_X73_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\);

-- Location: LCCOMB_X75_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\);

-- Location: LCCOMB_X74_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\);

-- Location: LCCOMB_X72_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\);

-- Location: LCCOMB_X74_Y38_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\);

-- Location: LCCOMB_X70_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~624_combout\);

-- Location: LCCOMB_X74_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[583]~613_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\);

-- Location: LCCOMB_X74_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[581]~615_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\);

-- Location: LCCOMB_X74_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\);

-- Location: LCCOMB_X75_Y38_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\);

-- Location: LCCOMB_X75_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\);

-- Location: LCCOMB_X72_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\);

-- Location: LCCOMB_X76_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\);

-- Location: LCCOMB_X72_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\);

-- Location: LCCOMB_X76_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[613]~634_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\);

-- Location: LCCOMB_X75_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[609]~638_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\);

-- Location: LCCOMB_X76_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\);

-- Location: LCCOMB_X79_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\);

-- Location: LCCOMB_X77_Y38_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\);

-- Location: LCCOMB_X72_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\);

-- Location: LCCOMB_X77_Y38_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\);

-- Location: LCCOMB_X76_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\);

-- Location: LCCOMB_X76_Y38_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[642]~657_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\);

-- Location: LCCOMB_X79_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\);

-- Location: LCCOMB_X77_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\);

-- Location: LCCOMB_X79_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\);

-- Location: LCCOMB_X82_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\);

-- Location: LCCOMB_X79_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~687_combout\);

-- Location: LCCOMB_X79_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\);

-- Location: LCCOMB_X79_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\);

-- Location: LCCOMB_X79_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\);

-- Location: LCCOMB_X79_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\);

-- Location: LCCOMB_X84_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\);

-- Location: LCCOMB_X77_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[675]~677_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\);

-- Location: LCCOMB_X79_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[673]~679_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\);

-- Location: LCCOMB_X81_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\);

-- Location: LCCOMB_X79_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\);

-- Location: LCCOMB_X82_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~708_combout\);

-- Location: LCCOMB_X82_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\);

-- Location: LCCOMB_X81_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\);

-- Location: LCCOMB_X80_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\);

-- Location: LCCOMB_X80_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\);

-- Location: LCCOMB_X80_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\);

-- Location: LCCOMB_X82_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\);

-- Location: LCCOMB_X80_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\);

-- Location: LCCOMB_X86_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\);

-- Location: LCCOMB_X80_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\);

-- Location: LCCOMB_X80_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\);

-- Location: LCCOMB_X82_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\);

-- Location: LCCOMB_X81_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~753_combout\);

-- Location: LCCOMB_X80_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~756_combout\);

-- Location: LCCOMB_X82_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~757_combout\);

-- Location: LCCOMB_X80_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~758_combout\);

-- Location: LCCOMB_X80_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\);

-- Location: LCCOMB_X82_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\);

-- Location: LCCOMB_X80_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\);

-- Location: LCCOMB_X83_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~774_combout\);

-- Location: LCCOMB_X82_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~778_combout\);

-- Location: LCCOMB_X82_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~780_combout\);

-- Location: LCCOMB_X82_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\);

-- Location: LCCOMB_X82_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\);

-- Location: LCCOMB_X82_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~783_combout\);

-- Location: LCCOMB_X79_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\);

-- Location: LCCOMB_X79_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\);

-- Location: LCCOMB_X84_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~787_combout\);

-- Location: LCCOMB_X84_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~789_combout\);

-- Location: LCCOMB_X83_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\);

-- Location: LCCOMB_X80_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[804]~770_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\);

-- Location: LCCOMB_X85_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\);

-- Location: LCCOMB_X84_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\);

-- Location: LCCOMB_X84_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~802_combout\);

-- Location: LCCOMB_X84_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\);

-- Location: LCCOMB_X86_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\);

-- Location: LCCOMB_X86_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\);

-- Location: LCCOMB_X87_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\);

-- Location: LCCOMB_X86_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\);

-- Location: LCCOMB_X86_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\);

-- Location: LCCOMB_X86_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\);

-- Location: LCCOMB_X86_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\);

-- Location: LCCOMB_X82_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\);

-- Location: LCCOMB_X84_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\);

-- Location: LCCOMB_X86_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\);

-- Location: LCCOMB_X84_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~834_combout\);

-- Location: LCCOMB_X86_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~836_combout\);

-- Location: LCCOMB_X84_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\);

-- Location: LCCOMB_X84_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~839_combout\);

-- Location: LCCOMB_X84_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\);

-- Location: LCCOMB_X84_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~843_combout\);

-- Location: LCCOMB_X82_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[905]~846_combout\);

-- Location: LCCOMB_X80_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\);

-- Location: LCCOMB_X82_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~12_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\);

-- Location: LCCOMB_X86_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~8_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\);

-- Location: LCCOMB_X86_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\);

-- Location: LCCOMB_X84_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~855_combout\);

-- Location: LCCOMB_X82_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\);

-- Location: LCCOMB_X84_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~862_combout\);

-- Location: LCCOMB_X84_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\);

-- Location: LCCOMB_X84_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\);

-- Location: LCCOMB_X84_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\);

-- Location: LCCOMB_X84_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~868_combout\);

-- Location: LCCOMB_X84_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\);

-- Location: LCCOMB_X84_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\);

-- Location: LCCOMB_X84_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\);

-- Location: LCCOMB_X84_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[903]~848_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\);

-- Location: LCCOMB_X82_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[902]~849_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\);

-- Location: LCCOMB_X86_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\);

-- Location: LCCOMB_X86_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[900]~851_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\);

-- Location: LCCOMB_X86_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884_combout\);

-- Location: LCCOMB_X86_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885_combout\);

-- Location: LCCOMB_X86_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887_combout\);

-- Location: LCCOMB_X86_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890_combout\);

-- Location: LCCOMB_X86_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891_combout\);

-- Location: LCCOMB_X86_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892_combout\);

-- Location: LCCOMB_X86_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894_combout\);

-- Location: LCCOMB_X88_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899_combout\);

-- Location: LCCOMB_X88_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901_combout\);

-- Location: LCCOMB_X84_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[936]~876_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\);

-- Location: LCCOMB_X82_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[935]~877_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\);

-- Location: LCCOMB_X86_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[934]~878_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\);

-- Location: LCCOMB_X86_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[933]~879_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\);

-- Location: LCCOMB_X88_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\);

-- Location: LCCOMB_X66_Y42_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ & (!\GPIO[35]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[35]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~0_combout\);

-- Location: LCCOMB_X65_Y42_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~6_combout\);

-- Location: FF_X83_Y37_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~34_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16));

-- Location: FF_X84_Y38_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~46_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4));

-- Location: FF_X84_Y38_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~49_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8));

-- Location: FF_X83_Y37_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~52_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11));

-- Location: LCCOMB_X83_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(11),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(8),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\);

-- Location: FF_X84_Y37_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~55_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12));

-- Location: LCCOMB_X81_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\);

-- Location: LCCOMB_X81_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\);

-- Location: FF_X89_Y37_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~4_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2));

-- Location: FF_X89_Y37_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3));

-- Location: LCCOMB_X88_Y36_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\);

-- Location: LCCOMB_X87_Y36_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux4~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0_combout\);

-- Location: LCCOMB_X82_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1_combout\);

-- Location: LCCOMB_X89_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ = ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\);

-- Location: LCCOMB_X82_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\);

-- Location: LCCOMB_X77_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector31~1_combout\);

-- Location: LCCOMB_X81_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1_combout\);

-- Location: LCCOMB_X81_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2_combout\);

-- Location: LCCOMB_X81_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1_combout\) # ((\Inst_top_level|PWN_module\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~1_combout\,
	datad => \Inst_top_level|PWN_module\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~3_combout\);

-- Location: LCCOMB_X81_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0_combout\ = (\Inst_top_level|PWN_module\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datac => \Inst_top_level|PWN_module\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0_combout\);

-- Location: LCCOMB_X87_Y38_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11_combout\);

-- Location: LCCOMB_X88_Y36_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4_combout\);

-- Location: LCCOMB_X88_Y36_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5_combout\);

-- Location: LCCOMB_X81_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1_combout\);

-- Location: LCCOMB_X81_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\ & 
-- \Inst_top_level|PWN_module\(0))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\ & (\Inst_top_level|PWN_module\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datac => \Inst_top_level|PWN_module\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2_combout\);

-- Location: LCCOMB_X81_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector33~3_combout\);

-- Location: LCCOMB_X77_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector30~0_combout\ = ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector30~0_combout\);

-- Location: LCCOMB_X88_Y38_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\);

-- Location: LCCOMB_X88_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ & ((\Inst_top_level|PWN_module\(1)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\,
	datad => \Inst_top_level|PWN_module\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\);

-- Location: FF_X88_Y39_N25
\Inst_top_level|FirstLine[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine[93]~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|FirstLine\(93));

-- Location: LCCOMB_X91_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|FirstLine\(93)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(93),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14_combout\);

-- Location: FF_X89_Y39_N1
\Inst_top_level|SecondLine[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine~3_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(75));

-- Location: LCCOMB_X91_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|SecondLine\(75))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|oLed3~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|SecondLine\(75),
	datad => \Inst_top_level|oLed3~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15_combout\);

-- Location: LCCOMB_X91_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~15_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\);

-- Location: FF_X88_Y39_N7
\Inst_top_level|SecondLine[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[67]~8_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(67));

-- Location: LCCOMB_X88_Y36_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & !\Inst_top_level|SecondLine\(67)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|SecondLine\(67),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17_combout\);

-- Location: LCCOMB_X91_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|oLed0~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- (((\Inst_top_level|FirstLine\(93) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed0~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18_combout\);

-- Location: LCCOMB_X88_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\ = (\Inst_top_level|PWN_module\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|PWN_module\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\);

-- Location: LCCOMB_X88_Y36_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~18_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\);

-- Location: LCCOMB_X88_Y36_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\ = (\Inst_top_level|oLed2~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\);

-- Location: LCCOMB_X88_Y36_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~17_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~20_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\);

-- Location: LCCOMB_X87_Y36_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\);

-- Location: LCCOMB_X88_Y36_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\);

-- Location: LCCOMB_X88_Y35_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|oLed2~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (\Inst_top_level|PWN_module\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\,
	datab => \Inst_top_level|PWN_module\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|oLed2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\);

-- Location: LCCOMB_X91_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|oLed3~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- (((\Inst_top_level|FirstLine\(93) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|oLed3~q\,
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\);

-- Location: LCCOMB_X90_Y36_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)) # (!\Inst_top_level|FirstLine\(93))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\);

-- Location: LCCOMB_X90_Y36_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6_combout\);

-- Location: LCCOMB_X87_Y36_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7_combout\);

-- Location: LCCOMB_X90_Y36_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|oLed2~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|oLed2~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|oLed2~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\);

-- Location: FF_X89_Y39_N15
\Inst_top_level|SecondLine[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[54]~9_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(54));

-- Location: LCCOMB_X89_Y36_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|SecondLine\(54) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|SecondLine\(54),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\);

-- Location: LCCOMB_X89_Y36_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\);

-- Location: FF_X90_Y37_N1
\Inst_top_level|FirstLine[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FirstLine[89]~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|FirstLine\(89));

-- Location: FF_X89_Y39_N13
\Inst_top_level|SecondLine[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[82]~10_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(82));

-- Location: LCCOMB_X90_Y36_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|SecondLine\(82))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((!\Inst_top_level|FirstLine\(89))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|SecondLine\(82),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31_combout\);

-- Location: LCCOMB_X90_Y36_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~31_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32_combout\);

-- Location: LCCOMB_X90_Y36_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~32_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\);

-- Location: FF_X88_Y39_N29
\Inst_top_level|SecondLine[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[85]~11_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(85));

-- Location: LCCOMB_X89_Y36_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|SecondLine\(85)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|SecondLine\(85),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\);

-- Location: FF_X88_Y39_N31
\Inst_top_level|SecondLine[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[74]~12_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(74));

-- Location: LCCOMB_X88_Y38_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|SecondLine\(74)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|FirstLine\(89)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(74),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\);

-- Location: LCCOMB_X88_Y36_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\);

-- Location: LCCOMB_X88_Y36_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~36_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\);

-- Location: LCCOMB_X87_Y36_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~37_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\);

-- Location: LCCOMB_X87_Y36_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~8_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9_combout\);

-- Location: FF_X89_Y39_N11
\Inst_top_level|SecondLine[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine[86]~13_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(86));

-- Location: LCCOMB_X90_Y36_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|SecondLine\(86)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|SecondLine\(86),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\);

-- Location: LCCOMB_X90_Y36_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~29_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\);

-- Location: LCCOMB_X87_Y38_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|PWN_module\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|PWN_module\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\);

-- Location: LCCOMB_X90_Y36_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~39_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\);

-- Location: LCCOMB_X90_Y36_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~38_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~26_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\);

-- Location: LCCOMB_X90_Y36_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|oLed2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|oLed2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\);

-- Location: LCCOMB_X90_Y36_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~42_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~43_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\);

-- Location: LCCOMB_X89_Y36_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~44_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~41_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\);

-- Location: LCCOMB_X87_Y36_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\);

-- Location: LCCOMB_X88_Y35_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|PWN_module\(1))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|oLed2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\,
	datab => \Inst_top_level|PWN_module\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|oLed2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\);

-- Location: LCCOMB_X89_Y38_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\ = (!\Inst_top_level|oLed2~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|oLed2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\);

-- Location: LCCOMB_X89_Y38_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)) # (!\Inst_top_level|FirstLine\(93))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\);

-- Location: LCCOMB_X89_Y38_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|FirstLine\(89))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\);

-- Location: LCCOMB_X89_Y38_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~47_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\);

-- Location: LCCOMB_X89_Y36_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\ = (!\Inst_top_level|SecondLine\(85) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|SecondLine\(85),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\);

-- Location: LCCOMB_X89_Y38_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~46_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\);

-- Location: LCCOMB_X88_Y36_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~34_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~35_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12_combout\);

-- Location: LCCOMB_X88_Y36_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~45_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~51_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\);

-- Location: LCCOMB_X87_Y36_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~11_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~7_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14_combout\);

-- Location: LCCOMB_X77_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector27~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~14_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector27~0_combout\);

-- Location: LCCOMB_X88_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|oLed3~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|oLed3~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\);

-- Location: LCCOMB_X88_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((!\Inst_top_level|FinaloPWM~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\);

-- Location: LCCOMB_X88_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~53_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~13_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\);

-- Location: LCCOMB_X90_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\ = (\Inst_top_level|oLed2~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\);

-- Location: LCCOMB_X89_Y36_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & !\Inst_top_level|SecondLine\(85))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|SecondLine\(85),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\);

-- Location: LCCOMB_X89_Y36_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\ = (\Inst_top_level|FinaloPWM~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FinaloPWM~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\);

-- Location: LCCOMB_X89_Y36_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~57_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~56_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\);

-- Location: LCCOMB_X90_Y36_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|oLed2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|oLed2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\);

-- Location: LCCOMB_X89_Y36_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((!\Inst_top_level|SecondLine\(85)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|SecondLine\(85),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\);

-- Location: LCCOMB_X90_Y36_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~60_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~27_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\);

-- Location: FF_X89_Y39_N5
\Inst_top_level|SecondLine[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine~6_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(117));

-- Location: LCCOMB_X90_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((!\Inst_top_level|SecondLine\(117)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|SecondLine\(117),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\);

-- Location: LCCOMB_X90_Y36_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~61_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~62_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\);

-- Location: LCCOMB_X91_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|oLed0~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|oLed0~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\);

-- Location: LCCOMB_X90_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|FinaloPWM~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((\Inst_top_level|FirstLine\(89))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|FinaloPWM~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\);

-- Location: LCCOMB_X90_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~65_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~64_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\);

-- Location: LCCOMB_X89_Y38_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|oLed2~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((!\Inst_top_level|SecondLine\(86))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|oLed2~q\,
	datad => \Inst_top_level|SecondLine\(86),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\);

-- Location: LCCOMB_X88_Y38_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\ = ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|SecondLine\(86))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(86),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\);

-- Location: LCCOMB_X88_Y38_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\ = ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|FirstLine\(93))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|FirstLine\(93),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\);

-- Location: LCCOMB_X88_Y38_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\);

-- Location: LCCOMB_X90_Y36_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((!\Inst_top_level|oLed2~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|oLed2~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\);

-- Location: LCCOMB_X89_Y36_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~59_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~70_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\);

-- Location: LCCOMB_X91_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((!\Inst_top_level|FirstLine\(93) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (\Inst_top_level|FirstLine\(89) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(89),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\);

-- Location: LCCOMB_X87_Y38_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\);

-- Location: LCCOMB_X90_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & !\Inst_top_level|FinaloPWM~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (!\Inst_top_level|SecondLine\(86) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|SecondLine\(86),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\);

-- Location: LCCOMB_X90_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|oLed3~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|oLed3~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\);

-- Location: LCCOMB_X90_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13_combout\);

-- Location: LCCOMB_X89_Y35_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~13_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\);

-- Location: LCCOMB_X88_Y35_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\);

-- Location: LCCOMB_X89_Y36_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~69_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\);

-- Location: LCCOMB_X88_Y35_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~77_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~15_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\);

-- Location: LCCOMB_X88_Y35_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~16_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\);

-- Location: LCCOMB_X91_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~75_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\);

-- Location: LCCOMB_X88_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ = (\Inst_top_level|oLed3~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\);

-- Location: LCCOMB_X88_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~18_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\);

-- Location: LCCOMB_X91_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # (!\Inst_top_level|FirstLine\(89))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|FirstLine\(89),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\);

-- Location: LCCOMB_X91_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\) # ((\Inst_top_level|FirstLine\(93) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(93),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~20_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\);

-- Location: LCCOMB_X89_Y36_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~71_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~30_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\);

-- Location: LCCOMB_X88_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~21_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~22_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\);

-- Location: LCCOMB_X87_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~17_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\);

-- Location: LCCOMB_X77_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~24_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~1_combout\);

-- Location: LCCOMB_X88_Y36_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\ = (\Inst_top_level|oLed2~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed2~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\);

-- Location: LCCOMB_X89_Y36_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|FinaloPWM~q\ 
-- & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FinaloPWM~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\);

-- Location: LCCOMB_X89_Y39_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81_combout\ = (\Inst_top_level|oLed1~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed1~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81_combout\);

-- Location: LCCOMB_X89_Y36_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~81_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~80_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82_combout\);

-- Location: LCCOMB_X89_Y36_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~82_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~55_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8_combout\);

-- Location: LCCOMB_X88_Y38_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)) # (!\Inst_top_level|SecondLine\(86))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|SecondLine\(86),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\);

-- Location: LCCOMB_X89_Y38_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|SecondLine\(86))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|SecondLine\(86),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84_combout\);

-- Location: LCCOMB_X89_Y38_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~84_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~49_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\);

-- Location: LCCOMB_X88_Y38_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~85_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~83_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\);

-- Location: LCCOMB_X88_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # (\Inst_top_level|FinaloPWM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87_combout\);

-- Location: LCCOMB_X88_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87_combout\) # ((\Inst_top_level|oLed3~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed3~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~87_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\);

-- Location: LCCOMB_X88_Y35_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9_combout\);

-- Location: LCCOMB_X89_Y38_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|FirstLine\(93))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\);

-- Location: FF_X89_Y39_N23
\Inst_top_level|SecondLine[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|SecondLine~7_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(52));

-- Location: LCCOMB_X89_Y39_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90_combout\ = (\Inst_top_level|SecondLine\(52) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|SecondLine\(52),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90_combout\);

-- Location: LCCOMB_X89_Y38_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~90_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~89_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91_combout\);

-- Location: LCCOMB_X88_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ & (\Inst_top_level|oLed3~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\ & \Inst_top_level|oLed3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~24_combout\,
	datac => \Inst_top_level|oLed3~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~91_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\);

-- Location: LCCOMB_X91_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|oLed0~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (((\Inst_top_level|oLed2~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|oLed0~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|oLed2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\);

-- Location: LCCOMB_X91_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)) # 
-- (!\Inst_top_level|FirstLine\(93)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|FirstLine\(93),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\);

-- Location: LCCOMB_X91_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~93_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~92_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\);

-- Location: LCCOMB_X88_Y35_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~88_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~25_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\);

-- Location: LCCOMB_X88_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|FinaloPWM~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|FinaloPWM~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12_combout\);

-- Location: LCCOMB_X88_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~52_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13_combout\);

-- Location: LCCOMB_X90_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((!\Inst_top_level|FirstLine\(89))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) 
-- & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|oLed2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|oLed2~q\,
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\);

-- Location: LCCOMB_X90_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & \Inst_top_level|FirstLine\(89))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) 
-- & (!\Inst_top_level|SecondLine\(117) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|SecondLine\(117),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\);

-- Location: LCCOMB_X90_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~76_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\);

-- Location: LCCOMB_X90_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~97_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98_combout\);

-- Location: LCCOMB_X88_Y35_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~13_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14_combout\);

-- Location: LCCOMB_X88_Y35_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~14_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\);

-- Location: LCCOMB_X89_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~96_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~95_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\);

-- Location: LCCOMB_X88_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~78_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~99_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100_combout\);

-- Location: LCCOMB_X89_Y38_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\ = (\Inst_top_level|FirstLine\(89)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => \Inst_top_level|FirstLine\(89),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\);

-- Location: LCCOMB_X89_Y38_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~50_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16_combout\);

-- Location: LCCOMB_X89_Y35_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~16_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17_combout\);

-- Location: LCCOMB_X88_Y35_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~17_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18_combout\);

-- Location: LCCOMB_X88_Y35_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~15_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~18_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19_combout\);

-- Location: LCCOMB_X77_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~19_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~2_combout\);

-- Location: LCCOMB_X88_Y38_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|SecondLine\(67)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((!\Inst_top_level|FinaloPWM~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(67),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102_combout\);

-- Location: LCCOMB_X88_Y38_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~68_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~102_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\);

-- Location: LCCOMB_X89_Y38_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~101_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~79_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\);

-- Location: FF_X89_Y39_N21
\Inst_top_level|SecondLine[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine~5_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|SecondLine\(59));

-- Location: LCCOMB_X89_Y39_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105_combout\ = (\Inst_top_level|SecondLine\(59) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|SecondLine\(59),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105_combout\);

-- Location: LCCOMB_X89_Y38_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~104_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~48_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~105_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106_combout\);

-- Location: LCCOMB_X89_Y38_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~106_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~28_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\);

-- Location: LCCOMB_X87_Y38_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|FirstLine\(93) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\);

-- Location: LCCOMB_X88_Y38_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|SecondLine\(67)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (((\Inst_top_level|FinaloPWM~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(67),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109_combout\);

-- Location: LCCOMB_X88_Y38_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & ((\Inst_top_level|oLed2~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|oLed2~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110_combout\);

-- Location: LCCOMB_X88_Y38_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~109_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~110_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\);

-- Location: LCCOMB_X88_Y38_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~21_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~111_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\);

-- Location: LCCOMB_X87_Y38_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~108_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113_combout\);

-- Location: LCCOMB_X88_Y38_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|SecondLine\(86)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (((!\Inst_top_level|FinaloPWM~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(86),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\);

-- Location: LCCOMB_X88_Y38_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~19_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115_combout\);

-- Location: LCCOMB_X88_Y38_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|SecondLine\(75)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) 
-- & (((!\Inst_top_level|FinaloPWM~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|SecondLine\(75),
	datad => \Inst_top_level|FinaloPWM~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\);

-- Location: LCCOMB_X87_Y38_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~115_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~74_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\);

-- Location: LCCOMB_X87_Y38_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|FirstLine\(93) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|FirstLine\(93),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118_combout\);

-- Location: LCCOMB_X87_Y38_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~118_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~11_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119_combout\);

-- Location: LCCOMB_X87_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~113_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~119_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\);

-- Location: LCCOMB_X87_Y38_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~114_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~116_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121_combout\);

-- Location: LCCOMB_X87_Y38_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~40_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~121_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\);

-- Location: LCCOMB_X87_Y38_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~23_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123_combout\);

-- Location: LCCOMB_X87_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~120_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~123_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124_combout\);

-- Location: LCCOMB_X77_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector26~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~124_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector32~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector26~0_combout\);

-- Location: LCCOMB_X82_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\);

-- Location: LCCOMB_X90_Y41_N4
\Inst_top_level|INST_CLK_GEN|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~0_combout\ = ((\Inst_top_level|INST_CLK_GEN|counter\(0)) # ((\Inst_top_level|INST_CLK_GEN|counter\(1)) # (\Inst_top_level|INST_CLK_GEN|counter\(2)))) # (!\Inst_top_level|INST_CLK_GEN|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(25),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(2),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~0_combout\);

-- Location: LCCOMB_X90_Y41_N2
\Inst_top_level|INST_CLK_GEN|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~1_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(3)) # ((\Inst_top_level|INST_CLK_GEN|counter\(6)) # ((\Inst_top_level|INST_CLK_GEN|counter\(4)) # (\Inst_top_level|INST_CLK_GEN|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(5),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~1_combout\);

-- Location: LCCOMB_X90_Y41_N0
\Inst_top_level|INST_CLK_GEN|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~2_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(8)) # (((\Inst_top_level|INST_CLK_GEN|counter\(10)) # (\Inst_top_level|INST_CLK_GEN|counter\(9))) # (!\Inst_top_level|INST_CLK_GEN|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(7),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(9),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~2_combout\);

-- Location: LCCOMB_X89_Y41_N0
\Inst_top_level|INST_CLK_GEN|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~3_combout\ = ((\Inst_top_level|INST_CLK_GEN|counter\(11)) # ((!\Inst_top_level|INST_CLK_GEN|counter\(13)) # (!\Inst_top_level|INST_CLK_GEN|counter\(12)))) # (!\Inst_top_level|INST_CLK_GEN|counter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(13),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~3_combout\);

-- Location: LCCOMB_X89_Y41_N30
\Inst_top_level|INST_CLK_GEN|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~4_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal1~1_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal1~3_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal1~2_combout\) # (\Inst_top_level|INST_CLK_GEN|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal1~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal1~3_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal1~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal1~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~4_combout\);

-- Location: LCCOMB_X90_Y40_N28
\Inst_top_level|INST_CLK_GEN|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~5_combout\ = ((\Inst_top_level|INST_CLK_GEN|counter\(16)) # ((\Inst_top_level|INST_CLK_GEN|counter\(18)) # (!\Inst_top_level|INST_CLK_GEN|counter\(15)))) # (!\Inst_top_level|INST_CLK_GEN|counter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(17),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(16),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(18),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~5_combout\);

-- Location: LCCOMB_X90_Y40_N26
\Inst_top_level|INST_CLK_GEN|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~6_combout\ = (((!\Inst_top_level|INST_CLK_GEN|counter\(19)) # (!\Inst_top_level|INST_CLK_GEN|counter\(21))) # (!\Inst_top_level|INST_CLK_GEN|counter\(20))) # (!\Inst_top_level|INST_CLK_GEN|counter\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(22),
	datab => \Inst_top_level|INST_CLK_GEN|counter\(20),
	datac => \Inst_top_level|INST_CLK_GEN|counter\(21),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(19),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~6_combout\);

-- Location: LCCOMB_X89_Y40_N12
\Inst_top_level|INST_CLK_GEN|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~7_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(24)) # (!\Inst_top_level|INST_CLK_GEN|counter\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|counter\(23),
	datad => \Inst_top_level|INST_CLK_GEN|counter\(24),
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~7_combout\);

-- Location: LCCOMB_X89_Y40_N14
\Inst_top_level|INST_CLK_GEN|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal1~8_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal1~7_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal1~6_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal1~4_combout\) # (\Inst_top_level|INST_CLK_GEN|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal1~7_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal1~6_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal1~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal1~5_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal1~8_combout\);

-- Location: FF_X68_Y41_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(2));

-- Location: LCCOMB_X83_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~34_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~32_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~34_combout\);

-- Location: LCCOMB_X84_Y38_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~46_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~8_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~46_combout\);

-- Location: LCCOMB_X84_Y38_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~49_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~16_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~49_combout\);

-- Location: LCCOMB_X83_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~52_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~22_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~52_combout\);

-- Location: LCCOMB_X84_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~55_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~24_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~55_combout\);

-- Location: LCCOMB_X66_Y41_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\);

-- Location: LCCOMB_X89_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\ $ (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~6_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~2_combout\);

-- Location: LCCOMB_X89_Y39_N30
\Inst_top_level|SecondLine~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~5_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & ((\Inst_top_level|current_PWMState.PModule4~q\) # ((!\Inst_top_level|current_PWMState.PModule1~q\)))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((!\Inst_top_level|current_ClkGenState.Module2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule4~q\,
	datac => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|current_PWMState.PModule1~q\,
	combout => \Inst_top_level|SecondLine~5_combout\);

-- Location: LCCOMB_X89_Y39_N4
\Inst_top_level|SecondLine~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~6_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|current_PWMState.PModule1~q\ & (!\Inst_top_level|current_PWMState.PModule2~q\))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((\Inst_top_level|current_ClkGenState.Module4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|current_PWMState.PModule2~q\,
	datad => \Inst_top_level|current_ClkGenState.Module4~q\,
	combout => \Inst_top_level|SecondLine~6_combout\);

-- Location: LCCOMB_X89_Y39_N22
\Inst_top_level|SecondLine~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~7_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((\Inst_top_level|current_PWMState.PModule3~q\)) # (!\Inst_top_level|current_PWMState.PModule1~q\))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((!\Inst_top_level|current_ClkGenState.Module1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|current_ClkGenState.Module1~q\,
	datad => \Inst_top_level|current_PWMState.PModule3~q\,
	combout => \Inst_top_level|SecondLine~7_combout\);

-- Location: LCCOMB_X91_Y34_N26
\Inst_top_level|INST_BTN1_DB_pulse|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|Equal0~2_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9)) # 
-- (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8),
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10),
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9),
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(11),
	combout => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~2_combout\);

-- Location: LCCOMB_X95_Y29_N22
\Inst_top_level|INST_BTN2Pulse|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|Equal0~1_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(7)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(4)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(6)) # (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(7),
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(4),
	datac => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(6),
	datad => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(5),
	combout => \Inst_top_level|INST_BTN2Pulse|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y41_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\);

-- Location: LCCOMB_X68_Y41_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[2]~3_combout\);

-- Location: LCCOMB_X68_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\);

-- Location: LCCOMB_X68_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\);

-- Location: LCCOMB_X70_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[328]~496_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\);

-- Location: LCCOMB_X74_Y37_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\);

-- Location: LCCOMB_X69_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\);

-- Location: LCCOMB_X73_Y37_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\);

-- Location: LCCOMB_X72_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\);

-- Location: LCCOMB_X72_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\);

-- Location: LCCOMB_X83_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\);

-- Location: LCCOMB_X74_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\);

-- Location: LCCOMB_X75_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\);

-- Location: LCCOMB_X72_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\);

-- Location: LCCOMB_X72_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\);

-- Location: LCCOMB_X72_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~966_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\);

-- Location: LCCOMB_X83_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\);

-- Location: LCCOMB_X70_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\);

-- Location: LCCOMB_X84_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~975_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\);

-- Location: LCCOMB_X79_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\);

-- Location: LCCOMB_X83_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\);

-- Location: LCCOMB_X76_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\);

-- Location: LCCOMB_X80_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\);

-- Location: LCCOMB_X79_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\);

-- Location: LCCOMB_X84_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\);

-- Location: LCCOMB_X83_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\);

-- Location: LCCOMB_X81_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\);

-- Location: LCCOMB_X82_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\);

-- Location: LCCOMB_X79_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\);

-- Location: LCCOMB_X83_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\);

-- Location: LCCOMB_X83_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\);

-- Location: LCCOMB_X81_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\);

-- Location: LCCOMB_X84_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\);

-- Location: LCCOMB_X83_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\);

-- Location: LCCOMB_X83_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\);

-- Location: LCCOMB_X84_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\);

-- Location: LCCOMB_X83_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\);

-- Location: LCCOMB_X82_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\);

-- Location: LCCOMB_X82_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~38_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\);

-- Location: LCCOMB_X84_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\);

-- Location: LCCOMB_X86_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\);

-- Location: LCCOMB_X82_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\);

-- Location: LCCOMB_X84_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\);

-- Location: LCCOMB_X84_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\);

-- Location: LCCOMB_X82_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\);

-- Location: LCCOMB_X82_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\);

-- Location: LCCOMB_X80_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\);

-- Location: LCCOMB_X84_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\);

-- Location: LCCOMB_X82_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126_combout\);

-- Location: LCCOMB_X86_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128_combout\);

-- Location: LCCOMB_X84_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129_combout\);

-- Location: LCCOMB_X84_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133_combout\);

-- Location: LCCOMB_X86_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135_combout\);

-- Location: LCCOMB_X82_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136_combout\);

-- Location: LCCOMB_X86_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137_combout\);

-- Location: LCCOMB_X82_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138_combout\);

-- Location: LCCOMB_X88_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140_combout\);

-- Location: LCCOMB_X84_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142_combout\);

-- Location: LCCOMB_X82_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143_combout\);

-- Location: LCCOMB_X84_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144_combout\);

-- Location: LCCOMB_X81_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector28~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector29~3_combout\);

-- Location: LCCOMB_X87_Y36_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~16_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~22_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~15_combout\);

-- Location: LCCOMB_X88_Y36_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~16_combout\);

-- Location: LCCOMB_X87_Y36_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~13_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~33_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux1~17_combout\);

-- Location: LCCOMB_X88_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\);

-- Location: LCCOMB_X87_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~25_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~63_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~26_combout\);

-- Location: LCCOMB_X89_Y38_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~66_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~67_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\);

-- Location: LCCOMB_X89_Y35_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~125_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~58_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\);

-- Location: LCCOMB_X89_Y35_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~72_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~27_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~28_combout\);

-- Location: LCCOMB_X89_Y35_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~73_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~29_combout\);

-- Location: LCCOMB_X88_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~54_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~19_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~30_combout\);

-- Location: LCCOMB_X88_Y35_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~9_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~8_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~20_combout\);

-- Location: LCCOMB_X88_Y35_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~10_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~11_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~21_combout\);

-- Location: LCCOMB_X88_Y35_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~86_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~98_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~22_combout\);

-- Location: LCCOMB_X88_Y35_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~94_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~100_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux3~23_combout\);

-- Location: LCCOMB_X87_Y38_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~126_combout\);

-- Location: LCCOMB_X87_Y38_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~107_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~127_combout\);

-- Location: LCCOMB_X87_Y38_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~112_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~117_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~128_combout\);

-- Location: LCCOMB_X87_Y38_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1))))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~103_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~122_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~129_combout\);

-- Location: LCCOMB_X81_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8_combout\);

-- Location: LCCOMB_X88_Y36_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\);

-- Location: LCCOMB_X88_Y36_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\ $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~6_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux5~7_combout\);

-- Location: LCCOMB_X74_Y41_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) $ 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\);

-- Location: LCCOMB_X74_Y41_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0)))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Mux0~2_combout\);

-- Location: LCCOMB_X88_Y39_N6
\Inst_top_level|SecondLine[67]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[67]~8_combout\ = !\Inst_top_level|SecondLine~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine~1_combout\,
	combout => \Inst_top_level|SecondLine[67]~8_combout\);

-- Location: LCCOMB_X89_Y39_N14
\Inst_top_level|SecondLine[54]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[54]~9_combout\ = !\Inst_top_level|oLed1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|oLed1~0_combout\,
	combout => \Inst_top_level|SecondLine[54]~9_combout\);

-- Location: LCCOMB_X90_Y37_N0
\Inst_top_level|FirstLine[89]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine[89]~0_combout\ = !\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|FirstLine[89]~0_combout\);

-- Location: LCCOMB_X89_Y39_N12
\Inst_top_level|SecondLine[82]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[82]~10_combout\ = !\Inst_top_level|SecondLine~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|SecondLine~5_combout\,
	combout => \Inst_top_level|SecondLine[82]~10_combout\);

-- Location: LCCOMB_X88_Y39_N28
\Inst_top_level|SecondLine[85]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[85]~11_combout\ = !\Inst_top_level|SecondLine~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine~4_combout\,
	combout => \Inst_top_level|SecondLine[85]~11_combout\);

-- Location: LCCOMB_X88_Y39_N30
\Inst_top_level|SecondLine[74]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[74]~12_combout\ = !\Inst_top_level|PWN_module~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|PWN_module~3_combout\,
	combout => \Inst_top_level|SecondLine[74]~12_combout\);

-- Location: LCCOMB_X89_Y39_N10
\Inst_top_level|SecondLine[86]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine[86]~13_combout\ = !\Inst_top_level|SecondLine~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|SecondLine~2_combout\,
	combout => \Inst_top_level|SecondLine[86]~13_combout\);

-- Location: IOIBUF_X113_Y0_N1
\GPIO[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X113_Y0_N8
\GPIO[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: CLKCTRL_G5
\Inst_top_level|clock_en5ms~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Inst_top_level|clock_en5ms~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Inst_top_level|clock_en5ms~clkctrl_outclk\);

-- Location: LCCOMB_X77_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(5),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[5]~feeder_combout\);

-- Location: LCCOMB_X77_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[4]~feeder_combout\);

-- Location: LCCOMB_X77_Y37_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|wData_mux\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_tx[7]~feeder_combout\);

-- Location: LCCOMB_X88_Y39_N24
\Inst_top_level|FirstLine[93]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FirstLine[93]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Inst_top_level|FirstLine[93]~feeder_combout\);

-- Location: IOOBUF_X0_Y13_N2
\DRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\DRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\DRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\DRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\DRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\DRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\DRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\DRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\DRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\DRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\DRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\DRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\DRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\DRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\DRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\DRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\DRAM_DQ[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[16]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\DRAM_DQ[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[17]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\DRAM_DQ[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[18]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\DRAM_DQ[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[19]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\DRAM_DQ[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[20]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\DRAM_DQ[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[21]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\DRAM_DQ[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[22]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\DRAM_DQ[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[23]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\DRAM_DQ[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[24]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\DRAM_DQ[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[25]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\DRAM_DQ[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[26]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\DRAM_DQ[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[27]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\DRAM_DQ[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[28]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\DRAM_DQ[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[29]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\DRAM_DQ[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[30]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\DRAM_DQ[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \DRAM_DQ[31]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\FL_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[0]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\FL_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[1]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\FL_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[2]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\FL_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[3]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\FL_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[4]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\FL_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[5]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\FL_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[6]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\FL_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \FL_DQ[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\SRAM_DQ[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\SRAM_DQ[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\SRAM_DQ[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\SRAM_DQ[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[3]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\SRAM_DQ[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[4]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\SRAM_DQ[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[5]~output_o\);

-- Location: IOOBUF_X11_Y0_N16
\SRAM_DQ[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\SRAM_DQ[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[7]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\SRAM_DQ[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[8]~output_o\);

-- Location: IOOBUF_X0_Y22_N23
\SRAM_DQ[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[9]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\SRAM_DQ[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[10]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\SRAM_DQ[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[11]~output_o\);

-- Location: IOOBUF_X0_Y7_N9
\SRAM_DQ[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[12]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\SRAM_DQ[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[13]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\SRAM_DQ[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[14]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\SRAM_DQ[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SRAM_DQ[15]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\OTG_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\OTG_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\OTG_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\OTG_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\OTG_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y57_N23
\OTG_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\OTG_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\OTG_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[7]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\OTG_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[8]~output_o\);

-- Location: IOOBUF_X0_Y62_N16
\OTG_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[9]~output_o\);

-- Location: IOOBUF_X0_Y55_N16
\OTG_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[10]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\OTG_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[11]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\OTG_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[12]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\OTG_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[13]~output_o\);

-- Location: IOOBUF_X0_Y66_N23
\OTG_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[14]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\OTG_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_DATA[15]~output_o\);

-- Location: IOOBUF_X5_Y73_N23
\OTG_FSPEED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_FSPEED~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\OTG_LSPEED~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \OTG_LSPEED~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[0]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[2]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[3]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[4]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[5]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[6]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \LCD_DATA[7]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\SD_DAT[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[0]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\SD_DAT[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[1]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\SD_DAT[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\SD_DAT[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_DAT[3]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\SD_CMD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_CMD~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\SD_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \SD_CLK~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \I2C_SDAT~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\PS2_DAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_DAT~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\PS2_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_CLK~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\PS2_DAT2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_DAT2~output_o\);

-- Location: IOOBUF_X0_Y67_N23
\PS2_CLK2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \PS2_CLK2~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\ENET_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[0]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\ENET_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[1]~output_o\);

-- Location: IOOBUF_X115_Y62_N9
\ENET_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[2]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\ENET_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[3]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\ENET_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[4]~output_o\);

-- Location: IOOBUF_X115_Y64_N2
\ENET_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[5]~output_o\);

-- Location: IOOBUF_X113_Y73_N9
\ENET_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[6]~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\ENET_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[7]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\ENET_DATA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[8]~output_o\);

-- Location: IOOBUF_X115_Y26_N23
\ENET_DATA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[9]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\ENET_DATA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[10]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\ENET_DATA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[11]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\ENET_DATA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[12]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\ENET_DATA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[13]~output_o\);

-- Location: IOOBUF_X115_Y60_N16
\ENET_DATA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[14]~output_o\);

-- Location: IOOBUF_X115_Y12_N2
\ENET_DATA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \ENET_DATA[15]~output_o\);

-- Location: IOOBUF_X0_Y69_N9
\AUD_ADCLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_ADCLRCK~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\AUD_DACLRCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_DACLRCK~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\AUD_BCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \AUD_BCLK~output_o\);

-- Location: IOOBUF_X107_Y0_N2
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[1]~output_o\);

-- Location: IOOBUF_X109_Y0_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[2]~output_o\);

-- Location: IOOBUF_X96_Y0_N23
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[3]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[4]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[5]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[7]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[8]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[9]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[10]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[11]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[12]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[13]~output_o\);

-- Location: IOOBUF_X83_Y0_N9
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[14]~output_o\);

-- Location: IOOBUF_X85_Y0_N2
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[15]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[16]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[17]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[18]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[19]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[20]~output_o\);

-- Location: IOOBUF_X111_Y0_N9
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[21]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[22]~output_o\);

-- Location: IOOBUF_X100_Y0_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[23]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[24]~output_o\);

-- Location: IOOBUF_X89_Y0_N9
\GPIO[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[25]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\GPIO[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[26]~output_o\);

-- Location: IOOBUF_X79_Y0_N2
\GPIO[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[28]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\GPIO[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[30]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\GPIO[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[31]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\GPIO[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[32]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\GPIO[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO[34]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\GPIO[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|FinaloClk_Gen~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[27]~output_o\);

-- Location: IOOBUF_X89_Y0_N2
\GPIO[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|FinaloPWM~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[29]~output_o\);

-- Location: IOOBUF_X113_Y0_N2
\GPIO[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[33]~output_o\);

-- Location: IOOBUF_X113_Y0_N9
\GPIO[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO[35]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\LEDG[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[8]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed3~q\,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed2~q\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed1~q\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Inst_top_level|oLed0~q\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\LEDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[17]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\UART_CTS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \UART_CTS~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\UART_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \UART_TXD~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\IRDA_TXD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \IRDA_TXD~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\DRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\DRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\DRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\DRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\DRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\DRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y12_N23
\DRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\DRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\DRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\DRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\DRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\DRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\DRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\DRAM_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[0]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\DRAM_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[1]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\DRAM_DQM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[2]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\DRAM_DQM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_DQM[3]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\DRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_WE_N~output_o\);

-- Location: IOOBUF_X0_Y14_N2
\DRAM_CAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CAS_N~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\DRAM_RAS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_RAS_N~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\DRAM_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CS_N~output_o\);

-- Location: IOOBUF_X0_Y18_N16
\DRAM_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[0]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\DRAM_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_BA[1]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\DRAM_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CLK~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\DRAM_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \DRAM_CKE~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\FL_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[0]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\FL_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N9
\FL_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\FL_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[3]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\FL_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[4]~output_o\);

-- Location: IOOBUF_X52_Y0_N2
\FL_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[5]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\FL_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[6]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\FL_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[7]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\FL_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[8]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\FL_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[9]~output_o\);

-- Location: IOOBUF_X27_Y0_N23
\FL_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[10]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\FL_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[11]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\FL_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[12]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\FL_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[13]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\FL_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[14]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\FL_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[15]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\FL_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[16]~output_o\);

-- Location: IOOBUF_X54_Y0_N2
\FL_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[17]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\FL_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[18]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\FL_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[19]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\FL_ADDR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[20]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\FL_ADDR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\FL_ADDR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_ADDR[22]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\FL_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_WE_N~output_o\);

-- Location: IOOBUF_X35_Y0_N23
\FL_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_RST_N~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\FL_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_OE_N~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\FL_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_CE_N~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\FL_WP_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \FL_WP_N~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\SRAM_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[0]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\SRAM_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[1]~output_o\);

-- Location: IOOBUF_X20_Y0_N16
\SRAM_ADDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[2]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\SRAM_ADDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[3]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\SRAM_ADDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[4]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\SRAM_ADDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[5]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\SRAM_ADDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[6]~output_o\);

-- Location: IOOBUF_X0_Y5_N16
\SRAM_ADDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[7]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\SRAM_ADDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[8]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\SRAM_ADDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[9]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\SRAM_ADDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[10]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\SRAM_ADDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[11]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\SRAM_ADDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[12]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\SRAM_ADDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[13]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\SRAM_ADDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[14]~output_o\);

-- Location: IOOBUF_X27_Y0_N9
\SRAM_ADDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[15]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\SRAM_ADDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[16]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\SRAM_ADDR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[17]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\SRAM_ADDR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[18]~output_o\);

-- Location: IOOBUF_X0_Y20_N16
\SRAM_ADDR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_ADDR[19]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\SRAM_UB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_UB_N~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\SRAM_LB_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_LB_N~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\SRAM_WE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_WE_N~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\SRAM_CE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_CE_N~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\SRAM_OE_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SRAM_OE_N~output_o\);

-- Location: IOOBUF_X0_Y68_N16
\OTG_ADDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_ADDR[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N23
\OTG_ADDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_ADDR[1]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\OTG_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_CS_N~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\OTG_RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_RD_N~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\OTG_WR_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_WR_N~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\OTG_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_RST_N~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\OTG_DACK_N[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_DACK_N[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\OTG_DACK_N[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \OTG_DACK_N[1]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_ON~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\LCD_BLON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_BLON~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RW~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_EN~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LCD_RS~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \I2C_SCLK~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\VGA_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_CLK~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\VGA_HS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_HS~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\VGA_VS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_VS~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\VGA_BLANK_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_BLANK_N~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\VGA_SYNC_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_SYNC_N~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\VGA_R[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\VGA_R[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\VGA_R[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\VGA_R[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\VGA_R[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\VGA_R[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\VGA_R[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\VGA_R[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_R[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\VGA_G[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\VGA_G[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\VGA_G[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\VGA_G[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\VGA_G[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\VGA_G[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\VGA_G[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\VGA_G[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_G[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\VGA_B[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\VGA_B[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\VGA_B[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\VGA_B[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\VGA_B[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\VGA_B[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\VGA_B[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\VGA_B[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \VGA_B[7]~output_o\);

-- Location: IOOBUF_X115_Y11_N2
\ENET_CMD~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CMD~output_o\);

-- Location: IOOBUF_X115_Y12_N9
\ENET_CS_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CS_N~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\ENET_WR_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_WR_N~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\ENET_RD_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_RD_N~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\ENET_RST_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_RST_N~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\ENET_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ENET_CLK~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\AUD_DACDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \AUD_DACDAT~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\AUD_XCK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \AUD_XCK~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\TD_RESET_N~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \TD_RESET_N~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X95_Y29_N4
\Inst_top_level|INST_StateMachine|next_state.PWM_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|next_state.PWM_mode~0_combout\ = !\Inst_top_level|INST_StateMachine|Selector1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|Selector1~0_combout\,
	combout => \Inst_top_level|INST_StateMachine|next_state.PWM_mode~0_combout\);

-- Location: LCCOMB_X94_Y37_N24
\Inst_top_level|INST_StateMachine|counter[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[0]~7_combout\ = ((\Inst_top_level|INST_StateMachine|Equal0~1_combout\ & \Inst_top_level|INST_StateMachine|Equal0~0_combout\)) # (!\Inst_top_level|INST_StateMachine|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datac => \Inst_top_level|INST_StateMachine|counter\(0),
	datad => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	combout => \Inst_top_level|INST_StateMachine|counter[0]~7_combout\);

-- Location: FF_X94_Y37_N25
\Inst_top_level|INST_StateMachine|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(0));

-- Location: LCCOMB_X94_Y37_N10
\Inst_top_level|INST_StateMachine|counter[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|counter[1]~8_combout\ = (\Inst_top_level|INST_StateMachine|counter\(1) & (\Inst_top_level|INST_StateMachine|counter\(0) $ (VCC))) # (!\Inst_top_level|INST_StateMachine|counter\(1) & 
-- (\Inst_top_level|INST_StateMachine|counter\(0) & VCC))
-- \Inst_top_level|INST_StateMachine|counter[1]~9\ = CARRY((\Inst_top_level|INST_StateMachine|counter\(1) & \Inst_top_level|INST_StateMachine|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(1),
	datab => \Inst_top_level|INST_StateMachine|counter\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_StateMachine|counter[1]~8_combout\,
	cout => \Inst_top_level|INST_StateMachine|counter[1]~9\);

-- Location: LCCOMB_X94_Y37_N2
\Inst_top_level|INST_StateMachine|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~2_combout\ = (!\Inst_top_level|INST_StateMachine|Equal0~0_combout\) # (!\Inst_top_level|INST_StateMachine|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datad => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	combout => \Inst_top_level|INST_StateMachine|Equal0~2_combout\);

-- Location: FF_X94_Y37_N15
\Inst_top_level|INST_StateMachine|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[3]~12_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(3));

-- Location: FF_X94_Y37_N11
\Inst_top_level|INST_StateMachine|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|counter[1]~8_combout\,
	ena => \Inst_top_level|INST_StateMachine|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|counter\(1));

-- Location: LCCOMB_X94_Y37_N26
\Inst_top_level|INST_StateMachine|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Equal0~0_combout\ = (\Inst_top_level|INST_StateMachine|counter\(2) & (\Inst_top_level|INST_StateMachine|counter\(0) & (\Inst_top_level|INST_StateMachine|counter\(3) & \Inst_top_level|INST_StateMachine|counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|counter\(2),
	datab => \Inst_top_level|INST_StateMachine|counter\(0),
	datac => \Inst_top_level|INST_StateMachine|counter\(3),
	datad => \Inst_top_level|INST_StateMachine|counter\(1),
	combout => \Inst_top_level|INST_StateMachine|Equal0~0_combout\);

-- Location: LCCOMB_X95_Y29_N2
\Inst_top_level|INST_StateMachine|next_state.INIT~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|next_state.INIT~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \Inst_top_level|INST_StateMachine|next_state.INIT~feeder_combout\);

-- Location: FF_X95_Y29_N3
\Inst_top_level|INST_StateMachine|next_state.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|next_state.INIT~feeder_combout\,
	ena => \Inst_top_level|INST_StateMachine|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|next_state.INIT~q\);

-- Location: LCCOMB_X91_Y40_N0
\Inst_top_level|Inst_Key0|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\ = \Inst_top_level|Inst_Key0|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|Inst_Key0|btn_cntr[0]~17\ = CARRY(\Inst_top_level|Inst_Key0|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X91_Y39_N10
\Inst_top_level|Inst_Key0|btn_cntr[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\ = (\Inst_top_level|Inst_Key0|btn_reg~q\ $ (!\SW[0]~input_o\)) # (!\Inst_top_level|Inst_Key0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|Equal0~4_combout\,
	datab => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datad => \SW[0]~input_o\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\);

-- Location: FF_X91_Y40_N1
\Inst_top_level|Inst_Key0|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(0));

-- Location: LCCOMB_X91_Y40_N2
\Inst_top_level|Inst_Key0|btn_cntr[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(1) & (!\Inst_top_level|Inst_Key0|btn_cntr[0]~17\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(1) & ((\Inst_top_level|Inst_Key0|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[1]~20\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[0]~17\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[0]~17\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[1]~20\);

-- Location: FF_X91_Y40_N3
\Inst_top_level|Inst_Key0|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[1]~19_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(1));

-- Location: LCCOMB_X91_Y40_N4
\Inst_top_level|Inst_Key0|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(2) & (\Inst_top_level|Inst_Key0|btn_cntr[1]~20\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(2) & (!\Inst_top_level|Inst_Key0|btn_cntr[1]~20\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[2]~22\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(2) & !\Inst_top_level|Inst_Key0|btn_cntr[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[1]~20\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[2]~22\);

-- Location: FF_X91_Y40_N5
\Inst_top_level|Inst_Key0|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(2));

-- Location: LCCOMB_X91_Y40_N6
\Inst_top_level|Inst_Key0|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(3) & (!\Inst_top_level|Inst_Key0|btn_cntr[2]~22\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3) & ((\Inst_top_level|Inst_Key0|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[2]~22\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[2]~22\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[3]~24\);

-- Location: LCCOMB_X91_Y40_N8
\Inst_top_level|Inst_Key0|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(4) & (\Inst_top_level|Inst_Key0|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(4) & (!\Inst_top_level|Inst_Key0|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[4]~26\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(4) & !\Inst_top_level|Inst_Key0|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[3]~24\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[4]~26\);

-- Location: FF_X91_Y40_N9
\Inst_top_level|Inst_Key0|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(4));

-- Location: LCCOMB_X91_Y40_N10
\Inst_top_level|Inst_Key0|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(5) & (!\Inst_top_level|Inst_Key0|btn_cntr[4]~26\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5) & ((\Inst_top_level|Inst_Key0|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[4]~26\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[4]~26\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[5]~28\);

-- Location: LCCOMB_X91_Y40_N14
\Inst_top_level|Inst_Key0|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(7) & (!\Inst_top_level|Inst_Key0|btn_cntr[6]~30\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7) & ((\Inst_top_level|Inst_Key0|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[6]~30\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[6]~30\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[7]~32\);

-- Location: FF_X91_Y40_N15
\Inst_top_level|Inst_Key0|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(7));

-- Location: LCCOMB_X91_Y40_N16
\Inst_top_level|Inst_Key0|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(8) & (\Inst_top_level|Inst_Key0|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(8) & (!\Inst_top_level|Inst_Key0|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[8]~34\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(8) & !\Inst_top_level|Inst_Key0|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[7]~32\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[8]~34\);

-- Location: FF_X91_Y40_N17
\Inst_top_level|Inst_Key0|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(8));

-- Location: LCCOMB_X91_Y40_N18
\Inst_top_level|Inst_Key0|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(9) & (!\Inst_top_level|Inst_Key0|btn_cntr[8]~34\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9) & ((\Inst_top_level|Inst_Key0|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[8]~34\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[8]~34\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[9]~36\);

-- Location: FF_X91_Y40_N19
\Inst_top_level|Inst_Key0|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(9));

-- Location: LCCOMB_X91_Y40_N20
\Inst_top_level|Inst_Key0|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(10) & (\Inst_top_level|Inst_Key0|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(10) & (!\Inst_top_level|Inst_Key0|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[10]~38\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(10) & !\Inst_top_level|Inst_Key0|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[9]~36\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[10]~38\);

-- Location: FF_X91_Y40_N21
\Inst_top_level|Inst_Key0|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(10));

-- Location: LCCOMB_X91_Y40_N24
\Inst_top_level|Inst_Key0|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(12) & (\Inst_top_level|Inst_Key0|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(12) & (!\Inst_top_level|Inst_Key0|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[12]~42\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(12) & !\Inst_top_level|Inst_Key0|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[11]~40\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[12]~42\);

-- Location: FF_X91_Y40_N25
\Inst_top_level|Inst_Key0|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(12));

-- Location: LCCOMB_X91_Y40_N26
\Inst_top_level|Inst_Key0|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(13) & (!\Inst_top_level|Inst_Key0|btn_cntr[12]~42\)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13) & ((\Inst_top_level|Inst_Key0|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|Inst_Key0|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|Inst_Key0|btn_cntr[12]~42\) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[12]~42\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[13]~44\);

-- Location: FF_X91_Y40_N27
\Inst_top_level|Inst_Key0|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(13));

-- Location: LCCOMB_X91_Y40_N28
\Inst_top_level|Inst_Key0|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\ = (\Inst_top_level|Inst_Key0|btn_cntr\(14) & (\Inst_top_level|Inst_Key0|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(14) & (!\Inst_top_level|Inst_Key0|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|Inst_Key0|btn_cntr[14]~46\ = CARRY((\Inst_top_level|Inst_Key0|btn_cntr\(14) & !\Inst_top_level|Inst_Key0|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_Key0|btn_cntr[13]~44\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|Inst_Key0|btn_cntr[14]~46\);

-- Location: FF_X91_Y40_N29
\Inst_top_level|Inst_Key0|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(14));

-- Location: LCCOMB_X91_Y40_N30
\Inst_top_level|Inst_Key0|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\ = \Inst_top_level|Inst_Key0|btn_cntr\(15) $ (\Inst_top_level|Inst_Key0|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(15),
	cin => \Inst_top_level|Inst_Key0|btn_cntr[14]~46\,
	combout => \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\);

-- Location: FF_X91_Y40_N31
\Inst_top_level|Inst_Key0|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(15));

-- Location: LCCOMB_X91_Y39_N28
\Inst_top_level|Inst_Key0|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~3_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(12)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(15))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(13))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(14),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(13),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(15),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(12),
	combout => \Inst_top_level|Inst_Key0|Equal0~3_combout\);

-- Location: FF_X91_Y40_N11
\Inst_top_level|Inst_Key0|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(5));

-- Location: LCCOMB_X92_Y40_N8
\Inst_top_level|Inst_Key0|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~1_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(4)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(7))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(5))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(6),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(5),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(7),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(4),
	combout => \Inst_top_level|Inst_Key0|Equal0~1_combout\);

-- Location: FF_X91_Y40_N7
\Inst_top_level|Inst_Key0|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|Inst_Key0|btn_cntr[10]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_cntr\(3));

-- Location: LCCOMB_X90_Y40_N30
\Inst_top_level|Inst_Key0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~0_combout\ = (((!\Inst_top_level|Inst_Key0|btn_cntr\(1)) # (!\Inst_top_level|Inst_Key0|btn_cntr\(0))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(3))) # (!\Inst_top_level|Inst_Key0|btn_cntr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|btn_cntr\(2),
	datab => \Inst_top_level|Inst_Key0|btn_cntr\(3),
	datac => \Inst_top_level|Inst_Key0|btn_cntr\(0),
	datad => \Inst_top_level|Inst_Key0|btn_cntr\(1),
	combout => \Inst_top_level|Inst_Key0|Equal0~0_combout\);

-- Location: LCCOMB_X91_Y39_N18
\Inst_top_level|Inst_Key0|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|Equal0~4_combout\ = (\Inst_top_level|Inst_Key0|Equal0~2_combout\) # ((\Inst_top_level|Inst_Key0|Equal0~3_combout\) # ((\Inst_top_level|Inst_Key0|Equal0~1_combout\) # (\Inst_top_level|Inst_Key0|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_Key0|Equal0~2_combout\,
	datab => \Inst_top_level|Inst_Key0|Equal0~3_combout\,
	datac => \Inst_top_level|Inst_Key0|Equal0~1_combout\,
	datad => \Inst_top_level|Inst_Key0|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_Key0|Equal0~4_combout\);

-- Location: LCCOMB_X91_Y39_N22
\Inst_top_level|Inst_Key0|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_Key0|btn_reg~0_combout\ = \Inst_top_level|Inst_Key0|btn_reg~q\ $ (!\Inst_top_level|Inst_Key0|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datad => \Inst_top_level|Inst_Key0|Equal0~4_combout\,
	combout => \Inst_top_level|Inst_Key0|btn_reg~0_combout\);

-- Location: FF_X91_Y39_N23
\Inst_top_level|Inst_Key0|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_Key0|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_Key0|btn_reg~q\);

-- Location: LCCOMB_X92_Y38_N14
\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) $ (VCC))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & 
-- (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(1) & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(0) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(0),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1),
	datad => VCC,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\);

-- Location: FF_X92_Y38_N15
\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~19_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(1));

-- Location: LCCOMB_X92_Y38_N16
\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[1]~20\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\);

-- Location: FF_X92_Y38_N17
\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~21_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2));

-- Location: LCCOMB_X92_Y38_N18
\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(3) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[2]~22\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\);

-- Location: FF_X92_Y38_N19
\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~23_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3));

-- Location: LCCOMB_X92_Y38_N20
\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[3]~24\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\);

-- Location: FF_X92_Y38_N21
\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~25_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4));

-- Location: LCCOMB_X92_Y38_N22
\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[4]~26\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\);

-- Location: LCCOMB_X92_Y38_N24
\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~28\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~30\);

-- Location: FF_X92_Y38_N25
\Inst_top_level|Inst_clk_Reset_Delay|Cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[6]~29_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6));

-- Location: LCCOMB_X92_Y38_N28
\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[7]~32\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~34\);

-- Location: FF_X92_Y38_N29
\Inst_top_level|Inst_clk_Reset_Delay|Cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[8]~33_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(8));

-- Location: LCCOMB_X92_Y37_N0
\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[9]~36\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\);

-- Location: FF_X92_Y37_N1
\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~37_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(10));

-- Location: LCCOMB_X92_Y37_N2
\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(11) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[10]~38\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\);

-- Location: FF_X92_Y37_N3
\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~39_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(11));

-- Location: LCCOMB_X92_Y37_N4
\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[11]~40\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\);

-- Location: FF_X92_Y37_N5
\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~41_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12));

-- Location: LCCOMB_X92_Y37_N6
\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(13) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[12]~42\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\);

-- Location: LCCOMB_X92_Y37_N8
\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~44\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~46\);

-- Location: FF_X92_Y37_N9
\Inst_top_level|Inst_clk_Reset_Delay|Cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[14]~45_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14));

-- Location: FF_X92_Y37_N7
\Inst_top_level|Inst_clk_Reset_Delay|Cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[13]~43_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13));

-- Location: LCCOMB_X92_Y37_N28
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(15) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(14) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(12) & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(15),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(14),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(12),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(13),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\);

-- Location: FF_X92_Y38_N23
\Inst_top_level|Inst_clk_Reset_Delay|Cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[5]~27_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5));

-- Location: LCCOMB_X92_Y38_N4
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(7) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(6) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(5) & \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(7),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(6),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(5),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(4),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\);

-- Location: LCCOMB_X92_Y38_N2
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\ & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(2) & (\Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\ & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~1_combout\,
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(2),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~2_combout\,
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(3),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\);

-- Location: LCCOMB_X92_Y37_N14
\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ $ (GND))) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\ & VCC))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\ = CARRY((\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & !\Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[16]~50\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\);

-- Location: FF_X92_Y37_N15
\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~51_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17));

-- Location: LCCOMB_X92_Y37_N16
\Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18) & (!\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18) & 
-- ((\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\) # (GND)))
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ = CARRY((!\Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18),
	datad => VCC,
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[17]~52\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\,
	cout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\);

-- Location: FF_X92_Y37_N17
\Inst_top_level|Inst_clk_Reset_Delay|Cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~53_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18));

-- Location: LCCOMB_X92_Y37_N18
\Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\ = \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\ $ (!\Inst_top_level|Inst_clk_Reset_Delay|Cont\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19),
	cin => \Inst_top_level|Inst_clk_Reset_Delay|Cont[18]~54\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\);

-- Location: FF_X92_Y37_N19
\Inst_top_level|Inst_clk_Reset_Delay|Cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|Cont[19]~55_combout\,
	ena => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19));

-- Location: LCCOMB_X92_Y37_N24
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\ = (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(16) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(19) & (\Inst_top_level|Inst_clk_Reset_Delay|Cont\(17) & 
-- \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(16),
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(19),
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(17),
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Cont\(18),
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\);

-- Location: LCCOMB_X92_Y37_N26
\Inst_top_level|Inst_clk_Reset_Delay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\ = (((!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\) # (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\)) # (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\)) # 
-- (!\Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~4_combout\,
	datab => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~5_combout\,
	datac => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~3_combout\,
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~0_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\);

-- Location: LCCOMB_X91_Y39_N24
\Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\ = \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|Inst_clk_Reset_Delay|Equal0~6_combout\,
	combout => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\);

-- Location: FF_X91_Y39_N25
\Inst_top_level|Inst_clk_Reset_Delay|oRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\);

-- Location: LCCOMB_X91_Y39_N12
\Inst_top_level|BIGReset\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|BIGReset~combout\ = (\Inst_top_level|Inst_Key0|btn_reg~q\) # (\Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|Inst_Key0|btn_reg~q\,
	datad => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\,
	combout => \Inst_top_level|BIGReset~combout\);

-- Location: LCCOMB_X92_Y40_N14
\Inst_top_level|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~0_combout\ = \Inst_top_level|cnt_5MS\(0) $ (VCC)
-- \Inst_top_level|Add0~1\ = CARRY(\Inst_top_level|cnt_5MS\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(0),
	datad => VCC,
	combout => \Inst_top_level|Add0~0_combout\,
	cout => \Inst_top_level|Add0~1\);

-- Location: FF_X92_Y40_N15
\Inst_top_level|cnt_5MS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(0));

-- Location: LCCOMB_X92_Y40_N16
\Inst_top_level|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~2_combout\ = (\Inst_top_level|cnt_5MS\(1) & (!\Inst_top_level|Add0~1\)) # (!\Inst_top_level|cnt_5MS\(1) & ((\Inst_top_level|Add0~1\) # (GND)))
-- \Inst_top_level|Add0~3\ = CARRY((!\Inst_top_level|Add0~1\) # (!\Inst_top_level|cnt_5MS\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(1),
	datad => VCC,
	cin => \Inst_top_level|Add0~1\,
	combout => \Inst_top_level|Add0~2_combout\,
	cout => \Inst_top_level|Add0~3\);

-- Location: FF_X92_Y40_N17
\Inst_top_level|cnt_5MS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~2_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(1));

-- Location: LCCOMB_X92_Y40_N18
\Inst_top_level|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~4_combout\ = (\Inst_top_level|cnt_5MS\(2) & (\Inst_top_level|Add0~3\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(2) & (!\Inst_top_level|Add0~3\ & VCC))
-- \Inst_top_level|Add0~5\ = CARRY((\Inst_top_level|cnt_5MS\(2) & !\Inst_top_level|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(2),
	datad => VCC,
	cin => \Inst_top_level|Add0~3\,
	combout => \Inst_top_level|Add0~4_combout\,
	cout => \Inst_top_level|Add0~5\);

-- Location: FF_X92_Y40_N19
\Inst_top_level|cnt_5MS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~4_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(2));

-- Location: LCCOMB_X92_Y39_N24
\Inst_top_level|cnt_5MS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~4_combout\ = (\Inst_top_level|Add0~24_combout\ & (((!\Inst_top_level|cnt_5MS\(1)) # (!\Inst_top_level|Equal2~4_combout\)) # (!\Inst_top_level|cnt_5MS\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Add0~24_combout\,
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Equal2~4_combout\,
	datad => \Inst_top_level|cnt_5MS\(1),
	combout => \Inst_top_level|cnt_5MS~4_combout\);

-- Location: FF_X92_Y39_N25
\Inst_top_level|cnt_5MS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~4_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(12));

-- Location: LCCOMB_X92_Y40_N20
\Inst_top_level|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~6_combout\ = (\Inst_top_level|cnt_5MS\(3) & (!\Inst_top_level|Add0~5\)) # (!\Inst_top_level|cnt_5MS\(3) & ((\Inst_top_level|Add0~5\) # (GND)))
-- \Inst_top_level|Add0~7\ = CARRY((!\Inst_top_level|Add0~5\) # (!\Inst_top_level|cnt_5MS\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(3),
	datad => VCC,
	cin => \Inst_top_level|Add0~5\,
	combout => \Inst_top_level|Add0~6_combout\,
	cout => \Inst_top_level|Add0~7\);

-- Location: FF_X92_Y40_N21
\Inst_top_level|cnt_5MS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~6_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(3));

-- Location: LCCOMB_X92_Y40_N22
\Inst_top_level|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~8_combout\ = (\Inst_top_level|cnt_5MS\(4) & (\Inst_top_level|Add0~7\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(4) & (!\Inst_top_level|Add0~7\ & VCC))
-- \Inst_top_level|Add0~9\ = CARRY((\Inst_top_level|cnt_5MS\(4) & !\Inst_top_level|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(4),
	datad => VCC,
	cin => \Inst_top_level|Add0~7\,
	combout => \Inst_top_level|Add0~8_combout\,
	cout => \Inst_top_level|Add0~9\);

-- Location: LCCOMB_X92_Y40_N4
\Inst_top_level|cnt_5MS~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~6_combout\ = (\Inst_top_level|Add0~8_combout\ & (((!\Inst_top_level|Equal2~4_combout\) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Add0~8_combout\,
	datad => \Inst_top_level|Equal2~4_combout\,
	combout => \Inst_top_level|cnt_5MS~6_combout\);

-- Location: FF_X92_Y40_N5
\Inst_top_level|cnt_5MS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~6_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(4));

-- Location: LCCOMB_X92_Y40_N24
\Inst_top_level|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~10_combout\ = (\Inst_top_level|cnt_5MS\(5) & (!\Inst_top_level|Add0~9\)) # (!\Inst_top_level|cnt_5MS\(5) & ((\Inst_top_level|Add0~9\) # (GND)))
-- \Inst_top_level|Add0~11\ = CARRY((!\Inst_top_level|Add0~9\) # (!\Inst_top_level|cnt_5MS\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(5),
	datad => VCC,
	cin => \Inst_top_level|Add0~9\,
	combout => \Inst_top_level|Add0~10_combout\,
	cout => \Inst_top_level|Add0~11\);

-- Location: FF_X92_Y40_N25
\Inst_top_level|cnt_5MS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~10_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(5));

-- Location: LCCOMB_X92_Y40_N28
\Inst_top_level|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~14_combout\ = (\Inst_top_level|cnt_5MS\(7) & (!\Inst_top_level|Add0~13\)) # (!\Inst_top_level|cnt_5MS\(7) & ((\Inst_top_level|Add0~13\) # (GND)))
-- \Inst_top_level|Add0~15\ = CARRY((!\Inst_top_level|Add0~13\) # (!\Inst_top_level|cnt_5MS\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(7),
	datad => VCC,
	cin => \Inst_top_level|Add0~13\,
	combout => \Inst_top_level|Add0~14_combout\,
	cout => \Inst_top_level|Add0~15\);

-- Location: LCCOMB_X92_Y40_N0
\Inst_top_level|cnt_5MS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~5_combout\ = (\Inst_top_level|Add0~14_combout\ & (((!\Inst_top_level|Equal2~4_combout\) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|cnt_5MS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|Add0~14_combout\,
	datac => \Inst_top_level|cnt_5MS\(2),
	datad => \Inst_top_level|Equal2~4_combout\,
	combout => \Inst_top_level|cnt_5MS~5_combout\);

-- Location: FF_X92_Y40_N1
\Inst_top_level|cnt_5MS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~5_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(7));

-- Location: LCCOMB_X92_Y40_N30
\Inst_top_level|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~16_combout\ = (\Inst_top_level|cnt_5MS\(8) & (\Inst_top_level|Add0~15\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(8) & (!\Inst_top_level|Add0~15\ & VCC))
-- \Inst_top_level|Add0~17\ = CARRY((\Inst_top_level|cnt_5MS\(8) & !\Inst_top_level|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(8),
	datad => VCC,
	cin => \Inst_top_level|Add0~15\,
	combout => \Inst_top_level|Add0~16_combout\,
	cout => \Inst_top_level|Add0~17\);

-- Location: LCCOMB_X92_Y39_N0
\Inst_top_level|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~18_combout\ = (\Inst_top_level|cnt_5MS\(9) & (!\Inst_top_level|Add0~17\)) # (!\Inst_top_level|cnt_5MS\(9) & ((\Inst_top_level|Add0~17\) # (GND)))
-- \Inst_top_level|Add0~19\ = CARRY((!\Inst_top_level|Add0~17\) # (!\Inst_top_level|cnt_5MS\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(9),
	datad => VCC,
	cin => \Inst_top_level|Add0~17\,
	combout => \Inst_top_level|Add0~18_combout\,
	cout => \Inst_top_level|Add0~19\);

-- Location: FF_X92_Y39_N1
\Inst_top_level|cnt_5MS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~18_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(9));

-- Location: LCCOMB_X92_Y39_N2
\Inst_top_level|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~20_combout\ = (\Inst_top_level|cnt_5MS\(10) & (\Inst_top_level|Add0~19\ $ (GND))) # (!\Inst_top_level|cnt_5MS\(10) & (!\Inst_top_level|Add0~19\ & VCC))
-- \Inst_top_level|Add0~21\ = CARRY((\Inst_top_level|cnt_5MS\(10) & !\Inst_top_level|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(10),
	datad => VCC,
	cin => \Inst_top_level|Add0~19\,
	combout => \Inst_top_level|Add0~20_combout\,
	cout => \Inst_top_level|Add0~21\);

-- Location: FF_X92_Y39_N3
\Inst_top_level|cnt_5MS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~20_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(10));

-- Location: LCCOMB_X92_Y39_N4
\Inst_top_level|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~22_combout\ = (\Inst_top_level|cnt_5MS\(11) & (!\Inst_top_level|Add0~21\)) # (!\Inst_top_level|cnt_5MS\(11) & ((\Inst_top_level|Add0~21\) # (GND)))
-- \Inst_top_level|Add0~23\ = CARRY((!\Inst_top_level|Add0~21\) # (!\Inst_top_level|cnt_5MS\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(11),
	datad => VCC,
	cin => \Inst_top_level|Add0~21\,
	combout => \Inst_top_level|Add0~22_combout\,
	cout => \Inst_top_level|Add0~23\);

-- Location: FF_X92_Y39_N5
\Inst_top_level|cnt_5MS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~22_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(11));

-- Location: LCCOMB_X92_Y39_N8
\Inst_top_level|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~26_combout\ = (\Inst_top_level|cnt_5MS\(13) & (!\Inst_top_level|Add0~25\)) # (!\Inst_top_level|cnt_5MS\(13) & ((\Inst_top_level|Add0~25\) # (GND)))
-- \Inst_top_level|Add0~27\ = CARRY((!\Inst_top_level|Add0~25\) # (!\Inst_top_level|cnt_5MS\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|cnt_5MS\(13),
	datad => VCC,
	cin => \Inst_top_level|Add0~25\,
	combout => \Inst_top_level|Add0~26_combout\,
	cout => \Inst_top_level|Add0~27\);

-- Location: FF_X92_Y39_N9
\Inst_top_level|cnt_5MS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~26_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(13));

-- Location: LCCOMB_X92_Y39_N22
\Inst_top_level|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~1_combout\ = (\Inst_top_level|cnt_5MS\(14) & (!\Inst_top_level|cnt_5MS\(13) & (!\Inst_top_level|cnt_5MS\(11) & \Inst_top_level|cnt_5MS\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(14),
	datab => \Inst_top_level|cnt_5MS\(13),
	datac => \Inst_top_level|cnt_5MS\(11),
	datad => \Inst_top_level|cnt_5MS\(12),
	combout => \Inst_top_level|Equal2~1_combout\);

-- Location: LCCOMB_X92_Y39_N12
\Inst_top_level|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Add0~30_combout\ = (\Inst_top_level|cnt_5MS\(15) & (!\Inst_top_level|Add0~29\)) # (!\Inst_top_level|cnt_5MS\(15) & ((\Inst_top_level|Add0~29\) # (GND)))
-- \Inst_top_level|Add0~31\ = CARRY((!\Inst_top_level|Add0~29\) # (!\Inst_top_level|cnt_5MS\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(15),
	datad => VCC,
	cin => \Inst_top_level|Add0~29\,
	combout => \Inst_top_level|Add0~30_combout\,
	cout => \Inst_top_level|Add0~31\);

-- Location: LCCOMB_X91_Y39_N8
\Inst_top_level|cnt_5MS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~1_combout\ = (\Inst_top_level|Add0~32_combout\ & (((!\Inst_top_level|cnt_5MS\(1)) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~4_combout\,
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Add0~32_combout\,
	datad => \Inst_top_level|cnt_5MS\(1),
	combout => \Inst_top_level|cnt_5MS~1_combout\);

-- Location: FF_X91_Y39_N9
\Inst_top_level|cnt_5MS[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~1_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(16));

-- Location: LCCOMB_X91_Y39_N6
\Inst_top_level|cnt_5MS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|cnt_5MS~2_combout\ = (\Inst_top_level|Add0~30_combout\ & (((!\Inst_top_level|cnt_5MS\(1)) # (!\Inst_top_level|cnt_5MS\(2))) # (!\Inst_top_level|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~4_combout\,
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Add0~30_combout\,
	datad => \Inst_top_level|cnt_5MS\(1),
	combout => \Inst_top_level|cnt_5MS~2_combout\);

-- Location: FF_X91_Y39_N7
\Inst_top_level|cnt_5MS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|cnt_5MS~2_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(15));

-- Location: LCCOMB_X91_Y39_N0
\Inst_top_level|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~0_combout\ = (\Inst_top_level|cnt_5MS\(17) & (\Inst_top_level|cnt_5MS\(16) & (\Inst_top_level|cnt_5MS\(15) & \Inst_top_level|cnt_5MS\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(17),
	datab => \Inst_top_level|cnt_5MS\(16),
	datac => \Inst_top_level|cnt_5MS\(15),
	datad => \Inst_top_level|cnt_5MS\(0),
	combout => \Inst_top_level|Equal2~0_combout\);

-- Location: FF_X92_Y40_N31
\Inst_top_level|cnt_5MS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Add0~16_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|cnt_5MS\(8));

-- Location: LCCOMB_X92_Y40_N2
\Inst_top_level|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~2_combout\ = (!\Inst_top_level|cnt_5MS\(10) & (!\Inst_top_level|cnt_5MS\(9) & (!\Inst_top_level|cnt_5MS\(8) & \Inst_top_level|cnt_5MS\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(10),
	datab => \Inst_top_level|cnt_5MS\(9),
	datac => \Inst_top_level|cnt_5MS\(8),
	datad => \Inst_top_level|cnt_5MS\(7),
	combout => \Inst_top_level|Equal2~2_combout\);

-- Location: LCCOMB_X92_Y40_N12
\Inst_top_level|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~4_combout\ = (\Inst_top_level|Equal2~3_combout\ & (\Inst_top_level|Equal2~1_combout\ & (\Inst_top_level|Equal2~0_combout\ & \Inst_top_level|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Equal2~3_combout\,
	datab => \Inst_top_level|Equal2~1_combout\,
	datac => \Inst_top_level|Equal2~0_combout\,
	datad => \Inst_top_level|Equal2~2_combout\,
	combout => \Inst_top_level|Equal2~4_combout\);

-- Location: LCCOMB_X92_Y39_N30
\Inst_top_level|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Equal2~5_combout\ = (\Inst_top_level|cnt_5MS\(1) & (\Inst_top_level|cnt_5MS\(2) & \Inst_top_level|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|cnt_5MS\(1),
	datab => \Inst_top_level|cnt_5MS\(2),
	datac => \Inst_top_level|Equal2~4_combout\,
	combout => \Inst_top_level|Equal2~5_combout\);

-- Location: FF_X92_Y39_N31
\Inst_top_level|clock_en5ms\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|Equal2~5_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|clock_en5ms~q\);

-- Location: FF_X92_Y39_N19
\Inst_top_level|INST_StateMachine|current_state.INIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|next_state.INIT~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.INIT~q\);

-- Location: LCCOMB_X96_Y29_N0
\Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~16_combout\ = \Inst_top_level|INST_BTN2Pulse|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\ = CARRY(\Inst_top_level|INST_BTN2Pulse|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\);

-- Location: LCCOMB_X95_Y29_N6
\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\ = (\SW[2]~input_o\ $ (!\Inst_top_level|INST_BTN2Pulse|btn_reg~q\)) # (!\Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datac => \Inst_top_level|INST_BTN2Pulse|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\);

-- Location: FF_X96_Y29_N1
\Inst_top_level|INST_BTN2Pulse|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(0));

-- Location: LCCOMB_X96_Y29_N2
\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~18_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(1) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(1) & ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[0]~17\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~18_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\);

-- Location: FF_X96_Y29_N3
\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~18_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(1));

-- Location: LCCOMB_X96_Y29_N4
\Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~21_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(2) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(2) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(2) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~19\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\);

-- Location: FF_X96_Y29_N5
\Inst_top_level|INST_BTN2Pulse|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(2));

-- Location: LCCOMB_X96_Y29_N6
\Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~23_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(3) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(3) & ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[2]~22\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\);

-- Location: LCCOMB_X96_Y29_N8
\Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~25_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(4) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(4) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(4) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~24\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~26\);

-- Location: FF_X96_Y29_N9
\Inst_top_level|INST_BTN2Pulse|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(4));

-- Location: LCCOMB_X96_Y29_N14
\Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~31_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(7) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(7) & ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[6]~30\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\);

-- Location: FF_X96_Y29_N15
\Inst_top_level|INST_BTN2Pulse|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(7));

-- Location: LCCOMB_X96_Y29_N16
\Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~33_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(8) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(8) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(8) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[7]~32\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\);

-- Location: FF_X96_Y29_N17
\Inst_top_level|INST_BTN2Pulse|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(8));

-- Location: LCCOMB_X96_Y29_N18
\Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~35_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(9) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(9) & ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\) 
-- # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[8]~34\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\);

-- Location: FF_X96_Y29_N19
\Inst_top_level|INST_BTN2Pulse|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(9));

-- Location: LCCOMB_X96_Y29_N20
\Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~37_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(10) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(10) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(10) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[9]~36\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\);

-- Location: FF_X96_Y29_N21
\Inst_top_level|INST_BTN2Pulse|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(10));

-- Location: LCCOMB_X96_Y29_N22
\Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~39_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(11) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(11) & 
-- ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\) # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[10]~38\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~39_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\);

-- Location: LCCOMB_X96_Y29_N24
\Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~41_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(12) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(12) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(12) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~40\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\);

-- Location: FF_X96_Y29_N25
\Inst_top_level|INST_BTN2Pulse|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(12));

-- Location: LCCOMB_X96_Y29_N26
\Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~43_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(13) & (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(13) & 
-- ((\Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[12]~42\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\);

-- Location: FF_X96_Y29_N27
\Inst_top_level|INST_BTN2Pulse|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(13));

-- Location: LCCOMB_X96_Y29_N28
\Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~45_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(14) & (\Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(14) & 
-- (!\Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~46\ = CARRY((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(14) & !\Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[13]~44\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~46\);

-- Location: FF_X96_Y29_N29
\Inst_top_level|INST_BTN2Pulse|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(14));

-- Location: LCCOMB_X96_Y29_N30
\Inst_top_level|INST_BTN2Pulse|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_cntr[15]~47_combout\ = \Inst_top_level|INST_BTN2Pulse|btn_cntr\(15) $ (\Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(15),
	cin => \Inst_top_level|INST_BTN2Pulse|btn_cntr[14]~46\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_cntr[15]~47_combout\);

-- Location: FF_X96_Y29_N31
\Inst_top_level|INST_BTN2Pulse|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(15));

-- Location: LCCOMB_X95_Y29_N18
\Inst_top_level|INST_BTN2Pulse|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|Equal0~3_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(12)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(13)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(15)) # (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(12),
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(13),
	datac => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(15),
	datad => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(14),
	combout => \Inst_top_level|INST_BTN2Pulse|Equal0~3_combout\);

-- Location: FF_X96_Y29_N7
\Inst_top_level|INST_BTN2Pulse|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(3));

-- Location: LCCOMB_X95_Y29_N8
\Inst_top_level|INST_BTN2Pulse|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|Equal0~0_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(2)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(3)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(1)) # (!\Inst_top_level|INST_BTN2Pulse|btn_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(2),
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(3),
	datac => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(0),
	datad => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(1),
	combout => \Inst_top_level|INST_BTN2Pulse|Equal0~0_combout\);

-- Location: FF_X96_Y29_N23
\Inst_top_level|INST_BTN2Pulse|btn_cntr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_cntr[11]~39_combout\,
	sclr => \Inst_top_level|INST_BTN2Pulse|btn_cntr[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(11));

-- Location: LCCOMB_X95_Y29_N20
\Inst_top_level|INST_BTN2Pulse|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|Equal0~2_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(8)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(9)) # ((\Inst_top_level|INST_BTN2Pulse|btn_cntr\(10)) # (\Inst_top_level|INST_BTN2Pulse|btn_cntr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(8),
	datab => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(9),
	datac => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(10),
	datad => \Inst_top_level|INST_BTN2Pulse|btn_cntr\(11),
	combout => \Inst_top_level|INST_BTN2Pulse|Equal0~2_combout\);

-- Location: LCCOMB_X95_Y29_N12
\Inst_top_level|INST_BTN2Pulse|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\ = (\Inst_top_level|INST_BTN2Pulse|Equal0~1_combout\) # ((\Inst_top_level|INST_BTN2Pulse|Equal0~3_combout\) # ((\Inst_top_level|INST_BTN2Pulse|Equal0~0_combout\) # 
-- (\Inst_top_level|INST_BTN2Pulse|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN2Pulse|Equal0~1_combout\,
	datab => \Inst_top_level|INST_BTN2Pulse|Equal0~3_combout\,
	datac => \Inst_top_level|INST_BTN2Pulse|Equal0~0_combout\,
	datad => \Inst_top_level|INST_BTN2Pulse|Equal0~2_combout\,
	combout => \Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\);

-- Location: LCCOMB_X95_Y29_N26
\Inst_top_level|INST_BTN2Pulse|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_reg~0_combout\ = \Inst_top_level|INST_BTN2Pulse|btn_reg~q\ $ (!\Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN2Pulse|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN2Pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_reg~0_combout\);

-- Location: FF_X95_Y29_N27
\Inst_top_level|INST_BTN2Pulse|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_reg~q\);

-- Location: LCCOMB_X95_Y29_N30
\Inst_top_level|INST_BTN2Pulse|btn_sync[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_sync[0]~feeder_combout\ = \Inst_top_level|INST_BTN2Pulse|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN2Pulse|btn_reg~q\,
	combout => \Inst_top_level|INST_BTN2Pulse|btn_sync[0]~feeder_combout\);

-- Location: FF_X95_Y29_N31
\Inst_top_level|INST_BTN2Pulse|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_sync[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_sync\(0));

-- Location: LCCOMB_X95_Y29_N16
\Inst_top_level|INST_BTN2Pulse|btn_sync[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_sync[1]~feeder_combout\ = \Inst_top_level|INST_BTN2Pulse|btn_sync\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN2Pulse|btn_sync\(0),
	combout => \Inst_top_level|INST_BTN2Pulse|btn_sync[1]~feeder_combout\);

-- Location: FF_X95_Y29_N17
\Inst_top_level|INST_BTN2Pulse|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_sync[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_sync\(1));

-- Location: LCCOMB_X95_Y29_N24
\Inst_top_level|INST_BTN2Pulse|btn_pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN2Pulse|btn_pulse~0_combout\ = (\Inst_top_level|INST_BTN2Pulse|btn_sync\(0) & !\Inst_top_level|INST_BTN2Pulse|btn_sync\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN2Pulse|btn_sync\(0),
	datad => \Inst_top_level|INST_BTN2Pulse|btn_sync\(1),
	combout => \Inst_top_level|INST_BTN2Pulse|btn_pulse~0_combout\);

-- Location: FF_X95_Y29_N25
\Inst_top_level|INST_BTN2Pulse|btn_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN2Pulse|btn_pulse~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN2Pulse|btn_pulse~q\);

-- Location: LCCOMB_X95_Y29_N28
\Inst_top_level|INST_StateMachine|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Selector0~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & (((\Inst_top_level|INST_BTN2Pulse|btn_pulse~q\)))) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\ & 
-- (\Inst_top_level|INST_StateMachine|Equal0~1_combout\ & (\Inst_top_level|INST_StateMachine|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|Equal0~1_combout\,
	datab => \Inst_top_level|INST_StateMachine|Equal0~0_combout\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|INST_BTN2Pulse|btn_pulse~q\,
	combout => \Inst_top_level|INST_StateMachine|Selector0~0_combout\);

-- Location: FF_X95_Y29_N5
\Inst_top_level|INST_StateMachine|next_state.PWM_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|next_state.PWM_mode~0_combout\,
	ena => \Inst_top_level|INST_StateMachine|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|next_state.PWM_mode~q\);

-- Location: FF_X92_Y39_N17
\Inst_top_level|INST_StateMachine|current_state.PWM_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|next_state.PWM_mode~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\);

-- Location: LCCOMB_X95_Y29_N14
\Inst_top_level|INST_StateMachine|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_StateMachine|Selector1~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & \Inst_top_level|INST_BTN2Pulse|btn_pulse~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_BTN2Pulse|btn_pulse~q\,
	combout => \Inst_top_level|INST_StateMachine|Selector1~0_combout\);

-- Location: FF_X95_Y29_N15
\Inst_top_level|INST_StateMachine|next_state.CLOCK_GEN_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_StateMachine|Selector1~0_combout\,
	ena => \Inst_top_level|INST_StateMachine|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|next_state.CLOCK_GEN_MODE~q\);

-- Location: FF_X92_Y39_N29
\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|next_state.CLOCK_GEN_MODE~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\);

-- Location: LCCOMB_X90_Y41_N6
\Inst_top_level|INST_CLK_GEN|counter[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[0]~26_combout\ = \Inst_top_level|INST_CLK_GEN|counter\(0) $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|counter[0]~27\ = CARRY(\Inst_top_level|INST_CLK_GEN|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|counter[0]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[0]~27\);

-- Location: LCCOMB_X66_Y42_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\ = !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X91_Y39_N26
\Inst_top_level|next_pwmstate.PModule2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule2~0_combout\ = !\Inst_top_level|current_PWMState.PModule1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|current_PWMState.PModule1~q\,
	combout => \Inst_top_level|next_pwmstate.PModule2~0_combout\);

-- Location: LCCOMB_X90_Y34_N0
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~16_combout\ = \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0) $ (VCC)
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\ = CARRY(\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~16_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X91_Y34_N24
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\ = (\SW[1]~input_o\ $ (!\Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\);

-- Location: FF_X90_Y34_N1
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~16_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0));

-- Location: LCCOMB_X90_Y34_N2
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~18_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[0]~17\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~18_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\);

-- Location: FF_X90_Y34_N3
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~18_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1));

-- Location: LCCOMB_X90_Y34_N4
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~21_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[1]~19\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~21_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\);

-- Location: FF_X90_Y34_N5
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~21_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2));

-- Location: LCCOMB_X90_Y34_N6
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~23_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[2]~22\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~23_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\);

-- Location: FF_X90_Y34_N7
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~23_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3));

-- Location: LCCOMB_X91_Y34_N2
\Inst_top_level|INST_BTN1_DB_pulse|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|Equal0~0_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2)) # 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(1),
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(3),
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(0),
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(2),
	combout => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~0_combout\);

-- Location: LCCOMB_X90_Y34_N8
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~25_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[3]~24\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~25_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\);

-- Location: FF_X90_Y34_N9
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~25_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4));

-- Location: LCCOMB_X90_Y34_N10
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~27_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[4]~26\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~27_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\);

-- Location: LCCOMB_X90_Y34_N12
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~29_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~28\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~29_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\);

-- Location: FF_X90_Y34_N13
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~29_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6));

-- Location: FF_X90_Y34_N11
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~27_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5));

-- Location: LCCOMB_X91_Y34_N4
\Inst_top_level|INST_BTN1_DB_pulse|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|Equal0~1_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4)) # 
-- (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7),
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(6),
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(4),
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(5),
	combout => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~1_combout\);

-- Location: LCCOMB_X90_Y34_N14
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~31_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[6]~30\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~31_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\);

-- Location: FF_X90_Y34_N15
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~31_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(7));

-- Location: LCCOMB_X90_Y34_N16
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~33_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[7]~32\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~33_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\);

-- Location: FF_X90_Y34_N17
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~33_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(8));

-- Location: LCCOMB_X90_Y34_N18
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~35_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[8]~34\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~35_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\);

-- Location: FF_X90_Y34_N19
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~35_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(9));

-- Location: LCCOMB_X90_Y34_N20
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~37_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[9]~36\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~37_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~38\);

-- Location: FF_X90_Y34_N21
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[10]~37_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(10));

-- Location: LCCOMB_X90_Y34_N24
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~41_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[11]~40\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~41_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\);

-- Location: FF_X90_Y34_N25
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~41_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12));

-- Location: LCCOMB_X90_Y34_N26
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~43_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13) & (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\)) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13) & 
-- ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\) # (GND)))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\ = CARRY((!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[12]~42\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~43_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\);

-- Location: FF_X90_Y34_N27
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~43_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13));

-- Location: LCCOMB_X90_Y34_N28
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~45_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14) & (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\ $ (GND))) # (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14) & 
-- (!\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\ & VCC))
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~46\ = CARRY((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14) & !\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[13]~44\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~45_combout\,
	cout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~46\);

-- Location: FF_X90_Y34_N29
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~45_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14));

-- Location: LCCOMB_X90_Y34_N30
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]~47_combout\ = \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(15) $ (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(15),
	cin => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[14]~46\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]~47_combout\);

-- Location: FF_X90_Y34_N31
\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[15]~47_combout\,
	sclr => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(15));

-- Location: LCCOMB_X91_Y34_N16
\Inst_top_level|INST_BTN1_DB_pulse|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|Equal0~3_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12)) # ((\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13)) # 
-- (\Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(14),
	datab => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(12),
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(13),
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_cntr\(15),
	combout => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~3_combout\);

-- Location: LCCOMB_X91_Y34_N10
\Inst_top_level|INST_BTN1_DB_pulse|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\ = (\Inst_top_level|INST_BTN1_DB_pulse|Equal0~2_combout\) # ((\Inst_top_level|INST_BTN1_DB_pulse|Equal0~0_combout\) # ((\Inst_top_level|INST_BTN1_DB_pulse|Equal0~1_combout\) # 
-- (\Inst_top_level|INST_BTN1_DB_pulse|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~2_combout\,
	datab => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~0_combout\,
	datac => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~1_combout\,
	datad => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~3_combout\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\);

-- Location: LCCOMB_X91_Y34_N8
\Inst_top_level|INST_BTN1_DB_pulse|btn_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~0_combout\ = \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\ $ (!\Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\,
	datad => \Inst_top_level|INST_BTN1_DB_pulse|Equal0~4_combout\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~0_combout\);

-- Location: FF_X91_Y34_N9
\Inst_top_level|INST_BTN1_DB_pulse|btn_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\);

-- Location: LCCOMB_X91_Y34_N12
\Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]~feeder_combout\ = \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_reg~q\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]~feeder_combout\);

-- Location: FF_X91_Y34_N13
\Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(0));

-- Location: FF_X91_Y34_N15
\Inst_top_level|INST_BTN1_DB_pulse|btn_sync[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	asdata => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(1));

-- Location: LCCOMB_X91_Y34_N14
\Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0_combout\ = (!\Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(1) & \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(1),
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_sync\(0),
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0_combout\);

-- Location: LCCOMB_X90_Y39_N14
\Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~feeder_combout\ = \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~0_combout\,
	combout => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~feeder_combout\);

-- Location: FF_X90_Y39_N15
\Inst_top_level|INST_BTN1_DB_pulse|btn_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Inst_top_level|clock_en5ms~clkctrl_outclk\,
	d => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\);

-- Location: LCCOMB_X91_Y39_N14
\Inst_top_level|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Selector3~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\,
	combout => \Inst_top_level|Selector3~0_combout\);

-- Location: FF_X91_Y39_N27
\Inst_top_level|next_pwmstate.PModule2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_pwmstate.PModule2~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_pwmstate.PModule2~q\);

-- Location: FF_X89_Y39_N9
\Inst_top_level|current_PWMState.PModule2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule2~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule2~q\);

-- Location: LCCOMB_X91_Y39_N16
\Inst_top_level|next_pwmstate.PModule3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule3~feeder_combout\ = \Inst_top_level|current_PWMState.PModule2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|current_PWMState.PModule2~q\,
	combout => \Inst_top_level|next_pwmstate.PModule3~feeder_combout\);

-- Location: FF_X91_Y39_N17
\Inst_top_level|next_pwmstate.PModule3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_pwmstate.PModule3~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_pwmstate.PModule3~q\);

-- Location: FF_X92_Y39_N7
\Inst_top_level|current_PWMState.PModule3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule3~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule3~q\);

-- Location: FF_X91_Y39_N15
\Inst_top_level|next_pwmstate.PModule4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|current_PWMState.PModule3~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_pwmstate.PModule4~q\);

-- Location: FF_X92_Y39_N15
\Inst_top_level|current_PWMState.PModule4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule4~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule4~q\);

-- Location: LCCOMB_X91_Y39_N20
\Inst_top_level|next_pwmstate.PModule1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_pwmstate.PModule1~0_combout\ = !\Inst_top_level|current_PWMState.PModule4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|current_PWMState.PModule4~q\,
	combout => \Inst_top_level|next_pwmstate.PModule1~0_combout\);

-- Location: FF_X91_Y39_N21
\Inst_top_level|next_pwmstate.PModule1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_pwmstate.PModule1~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_pwmstate.PModule1~q\);

-- Location: FF_X89_Y39_N25
\Inst_top_level|current_PWMState.PModule1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_pwmstate.PModule1~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_PWMState.PModule1~q\);

-- Location: LCCOMB_X90_Y39_N30
\Inst_top_level|next_clkgenstate.Module2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module2~0_combout\ = !\Inst_top_level|current_ClkGenState.Module1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|current_ClkGenState.Module1~q\,
	combout => \Inst_top_level|next_clkgenstate.Module2~0_combout\);

-- Location: LCCOMB_X90_Y39_N24
\Inst_top_level|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|Selector6~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datad => \Inst_top_level|INST_BTN1_DB_pulse|btn_pulse~q\,
	combout => \Inst_top_level|Selector6~0_combout\);

-- Location: FF_X90_Y39_N31
\Inst_top_level|next_clkgenstate.Module2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_clkgenstate.Module2~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_clkgenstate.Module2~q\);

-- Location: FF_X89_Y39_N31
\Inst_top_level|current_ClkGenState.Module2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_clkgenstate.Module2~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module2~q\);

-- Location: FF_X90_Y39_N25
\Inst_top_level|next_clkgenstate.Module4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|current_ClkGenState.Module2~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_clkgenstate.Module4~q\);

-- Location: FF_X89_Y39_N17
\Inst_top_level|current_ClkGenState.Module4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_clkgenstate.Module4~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module4~q\);

-- Location: LCCOMB_X89_Y39_N28
\Inst_top_level|next_clkgenstate.Module1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module1~0_combout\ = !\Inst_top_level|current_ClkGenState.Module4~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|current_ClkGenState.Module4~q\,
	combout => \Inst_top_level|next_clkgenstate.Module1~0_combout\);

-- Location: LCCOMB_X90_Y39_N12
\Inst_top_level|next_clkgenstate.Module1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|next_clkgenstate.Module1~feeder_combout\ = \Inst_top_level|next_clkgenstate.Module1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|next_clkgenstate.Module1~0_combout\,
	combout => \Inst_top_level|next_clkgenstate.Module1~feeder_combout\);

-- Location: FF_X90_Y39_N13
\Inst_top_level|next_clkgenstate.Module1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|next_clkgenstate.Module1~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|next_clkgenstate.Module1~q\);

-- Location: FF_X89_Y39_N3
\Inst_top_level|current_ClkGenState.Module1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|next_clkgenstate.Module1~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|clock_en5ms~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|current_ClkGenState.Module1~q\);

-- Location: LCCOMB_X89_Y39_N18
\Inst_top_level|PWN_module~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|PWN_module~3_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|current_PWMState.PModule1~q\ & ((!\Inst_top_level|current_PWMState.PModule3~q\)))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((\Inst_top_level|current_ClkGenState.Module1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|current_ClkGenState.Module1~q\,
	datad => \Inst_top_level|current_PWMState.PModule3~q\,
	combout => \Inst_top_level|PWN_module~3_combout\);

-- Location: LCCOMB_X88_Y39_N4
\Inst_top_level|PWN_module[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|PWN_module[0]~feeder_combout\ = \Inst_top_level|PWN_module~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|PWN_module~3_combout\,
	combout => \Inst_top_level|PWN_module[0]~feeder_combout\);

-- Location: FF_X88_Y39_N5
\Inst_top_level|PWN_module[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|PWN_module[0]~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|PWN_module\(0));

-- Location: LCCOMB_X82_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector38~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector38~0_combout\);

-- Location: FF_X82_Y37_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector38~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\);

-- Location: LCCOMB_X67_Y42_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\);

-- Location: LCCOMB_X66_Y41_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\);

-- Location: LCCOMB_X90_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\);

-- Location: LCCOMB_X89_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0) $ (VCC)
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\ = CARRY(\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\);

-- Location: LCCOMB_X89_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\ $ (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~0_combout\);

-- Location: LCCOMB_X82_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector35~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~8_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector35~0_combout\);

-- Location: FF_X82_Y37_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector35~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\);

-- Location: LCCOMB_X81_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\);

-- Location: FF_X89_Y37_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(0));

-- Location: LCCOMB_X89_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~1\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~3\);

-- Location: LCCOMB_X89_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~5_combout\);

-- Location: FF_X89_Y37_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~5_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(1));

-- Location: LCCOMB_X89_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\);

-- Location: LCCOMB_X89_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\);

-- Location: FF_X89_Y37_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~10_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5));

-- Location: LCCOMB_X89_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\);

-- Location: FF_X89_Y37_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~3_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4));

-- Location: LCCOMB_X89_Y36_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(5),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\);

-- Location: LCCOMB_X89_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ $ (GND))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\);

-- Location: FF_X89_Y37_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~12_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6));

-- Location: LCCOMB_X89_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\);

-- Location: LCCOMB_X89_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add1~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~4_combout\);

-- Location: FF_X89_Y37_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel~4_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7));

-- Location: LCCOMB_X89_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\) # (((\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~4_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Mux2~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|byteSel\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\);

-- Location: LCCOMB_X82_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector36~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal1~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector36~0_combout\);

-- Location: FF_X82_Y37_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector36~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\);

-- Location: FF_X90_Y37_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(0));

-- Location: FF_X90_Y37_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(1));

-- Location: LCCOMB_X90_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\ = (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & ((\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ $ 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(1)))) # (!\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(1)) # (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datab => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\);

-- Location: LCCOMB_X82_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\);

-- Location: LCCOMB_X81_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7_combout\);

-- Location: LCCOMB_X82_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\)))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5_combout\);

-- Location: LCCOMB_X82_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~7_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~5_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~6_combout\);

-- Location: FF_X82_Y37_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector39~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\);

-- Location: LCCOMB_X82_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\);

-- Location: LCCOMB_X82_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDwrite~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~2_combout\);

-- Location: FF_X82_Y37_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3));

-- Location: FF_X74_Y41_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4));

-- Location: LCCOMB_X74_Y41_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3) $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4))))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3) $ 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|address\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\);

-- Location: LCCOMB_X67_Y41_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\);

-- Location: LCCOMB_X66_Y41_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\);

-- Location: LCCOMB_X67_Y42_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\);

-- Location: LCCOMB_X65_Y42_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) & VCC)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0) $ (VCC)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|stretch~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\);

-- Location: LCCOMB_X63_Y42_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\);

-- Location: FF_X65_Y42_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~5_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0));

-- Location: LCCOMB_X65_Y42_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~1\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\);

-- Location: LCCOMB_X65_Y42_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\);

-- Location: FF_X65_Y42_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1));

-- Location: LCCOMB_X65_Y42_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~5\);

-- Location: LCCOMB_X63_Y42_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\);

-- Location: FF_X65_Y42_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2));

-- Location: LCCOMB_X65_Y42_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~7\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\);

-- Location: LCCOMB_X65_Y42_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\);

-- Location: LCCOMB_X65_Y42_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\);

-- Location: FF_X65_Y42_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~7_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5));

-- Location: LCCOMB_X65_Y42_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ $ (GND))) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\);

-- Location: LCCOMB_X65_Y42_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\) # (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\);

-- Location: LCCOMB_X63_Y42_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\);

-- Location: FF_X65_Y42_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7));

-- Location: LCCOMB_X65_Y42_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\ $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~15\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\);

-- Location: LCCOMB_X63_Y42_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\);

-- Location: FF_X65_Y42_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8));

-- Location: LCCOMB_X65_Y42_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(8),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y42_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\);

-- Location: FF_X65_Y42_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~8_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4));

-- Location: LCCOMB_X65_Y42_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(2),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(4),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y42_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\);

-- Location: LCCOMB_X63_Y42_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~6_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\);

-- Location: LCCOMB_X63_Y42_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\ = (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\);

-- Location: LCCOMB_X63_Y42_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~16_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal0~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\);

-- Location: LCCOMB_X63_Y42_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\ = (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\);

-- Location: LCCOMB_X65_Y42_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~3_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\);

-- Location: LCCOMB_X63_Y42_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~12_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\);

-- Location: LCCOMB_X63_Y42_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~3_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|count~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\);

-- Location: LCCOMB_X66_Y42_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\);

-- Location: FF_X66_Y42_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\);

-- Location: LCCOMB_X66_Y42_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\);

-- Location: FF_X66_Y42_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\);

-- Location: LCCOMB_X66_Y42_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\);

-- Location: FF_X67_Y42_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\);

-- Location: LCCOMB_X67_Y42_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\);

-- Location: FF_X67_Y42_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector19~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\);

-- Location: LCCOMB_X67_Y42_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\);

-- Location: FF_X67_Y42_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~14_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\);

-- Location: LCCOMB_X66_Y41_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\);

-- Location: FF_X66_Y41_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector21~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\);

-- Location: LCCOMB_X66_Y41_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~2_combout\);

-- Location: FF_X66_Y41_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~2_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\);

-- Location: LCCOMB_X67_Y42_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2_combout\);

-- Location: LCCOMB_X67_Y42_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\);

-- Location: FF_X74_Y41_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|rw_sig~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0));

-- Location: LCCOMB_X66_Y41_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\ & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|addr_rw\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\);

-- Location: FF_X66_Y41_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector20~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\);

-- Location: LCCOMB_X66_Y41_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\);

-- Location: FF_X66_Y41_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state~13_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\);

-- Location: LCCOMB_X67_Y42_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.mstr_ack~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack2~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\);

-- Location: FF_X67_Y42_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\);

-- Location: LCCOMB_X67_Y42_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\);

-- Location: FF_X67_Y42_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector17~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\);

-- Location: LCCOMB_X67_Y41_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.ready~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1_combout\);

-- Location: LCCOMB_X67_Y42_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\ & ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector22~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|enable~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\);

-- Location: LCCOMB_X67_Y42_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.slv_ack1~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\);

-- Location: LCCOMB_X67_Y42_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1_combout\ & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~1_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector18~1_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\);

-- Location: FF_X67_Y42_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector0~3_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\);

-- Location: LCCOMB_X81_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\);

-- Location: FF_X88_Y39_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|PWN_module\(0),
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(0));

-- Location: LCCOMB_X89_Y39_N16
\Inst_top_level|SecondLine~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~4_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|current_PWMState.PModule1~q\ & ((!\Inst_top_level|current_PWMState.PModule2~q\)))) # 
-- (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (((\Inst_top_level|current_ClkGenState.Module4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|current_ClkGenState.Module4~q\,
	datad => \Inst_top_level|current_PWMState.PModule2~q\,
	combout => \Inst_top_level|SecondLine~4_combout\);

-- Location: LCCOMB_X88_Y39_N12
\Inst_top_level|PWN_module[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|PWN_module[1]~feeder_combout\ = \Inst_top_level|SecondLine~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine~4_combout\,
	combout => \Inst_top_level|PWN_module[1]~feeder_combout\);

-- Location: FF_X88_Y39_N13
\Inst_top_level|PWN_module[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|PWN_module[1]~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|PWN_module\(1));

-- Location: LCCOMB_X88_Y39_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]~feeder_combout\ = \Inst_top_level|PWN_module\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|PWN_module\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]~feeder_combout\);

-- Location: FF_X88_Y39_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev[1]~feeder_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|CurrentBigState_prev[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(1));

-- Location: LCCOMB_X88_Y39_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\ = (\Inst_top_level|PWN_module\(1) & ((\Inst_top_level|PWN_module\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(0))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(1)))) # 
-- (!\Inst_top_level|PWN_module\(1) & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(1)) # (\Inst_top_level|PWN_module\(0) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|PWN_module\(1),
	datab => \Inst_top_level|PWN_module\(0),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|ADCstate_prev\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\);

-- Location: LCCOMB_X82_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\) # 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~0_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~2_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|StateChange~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\);

-- Location: LCCOMB_X82_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector34~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\);

-- Location: LCCOMB_X82_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~feeder_combout\);

-- Location: FF_X82_Y37_N19
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\);

-- Location: LCCOMB_X81_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\);

-- Location: FF_X81_Y37_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\);

-- Location: LCCOMB_X81_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector37~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|busy~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|regBusy~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCWrite~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|address[0]~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector37~2_combout\);

-- Location: FF_X81_Y37_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Selector37~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\);

-- Location: LCCOMB_X84_Y38_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0) $ (VCC)
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\ = CARRY(\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\);

-- Location: LCCOMB_X84_Y38_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~1\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\);

-- Location: LCCOMB_X84_Y38_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~3\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\);

-- Location: LCCOMB_X84_Y38_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~5\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~7\);

-- Location: LCCOMB_X83_Y38_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~44_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~44_combout\);

-- Location: FF_X83_Y38_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~44_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3));

-- Location: LCCOMB_X84_Y38_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~9\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\);

-- Location: LCCOMB_X84_Y38_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~45_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~10_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~45_combout\);

-- Location: FF_X84_Y38_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~45_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5));

-- Location: LCCOMB_X84_Y38_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~11\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\);

-- Location: LCCOMB_X84_Y38_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~13\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~15\);

-- Location: LCCOMB_X84_Y38_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~48_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~14_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~48_combout\);

-- Location: FF_X84_Y38_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~48_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7));

-- Location: LCCOMB_X84_Y37_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~17\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\);

-- Location: LCCOMB_X83_Y37_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~50_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~18_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~50_combout\);

-- Location: FF_X83_Y37_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~50_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(9));

-- Location: LCCOMB_X84_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~19\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~21\);

-- Location: LCCOMB_X84_Y37_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~51_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~20_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~51_combout\);

-- Location: FF_X84_Y37_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~51_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(10));

-- Location: LCCOMB_X84_Y37_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~25\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\);

-- Location: LCCOMB_X84_Y37_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14) & ((GND) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\ $ (GND)))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~27\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\);

-- Location: LCCOMB_X84_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~56_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~28_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~56_combout\);

-- Location: FF_X84_Y37_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~56_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14));

-- Location: LCCOMB_X84_Y37_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~29\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~31\);

-- Location: LCCOMB_X84_Y37_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~54_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~30_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~54_combout\);

-- Location: FF_X84_Y37_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~54_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15));

-- Location: LCCOMB_X84_Y37_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\ & VCC))
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~36\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17) & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17),
	datad => VCC,
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~33\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35_combout\,
	cout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~36\);

-- Location: LCCOMB_X83_Y37_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~37_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~35_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~37_combout\);

-- Location: FF_X83_Y37_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~37_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17));

-- Location: LCCOMB_X83_Y38_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~43_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~43_combout\);

-- Location: FF_X83_Y38_N17
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~43_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2));

-- Location: LCCOMB_X84_Y38_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~41_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~41_combout\);

-- Location: FF_X84_Y38_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~41_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0));

-- Location: LCCOMB_X84_Y38_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~42_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~42_combout\);

-- Location: FF_X84_Y38_N7
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~42_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1));

-- Location: LCCOMB_X83_Y38_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(3),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(1),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\);

-- Location: LCCOMB_X83_Y38_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~47_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~12_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~47_combout\);

-- Location: FF_X84_Y38_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~47_combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6));

-- Location: LCCOMB_X84_Y38_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(4),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(6),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\);

-- Location: LCCOMB_X84_Y37_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~53_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~26_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~53_combout\);

-- Location: FF_X84_Y37_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~53_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13));

-- Location: LCCOMB_X84_Y37_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13) & 
-- !\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(12),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(15),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(13),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(14),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\);

-- Location: LCCOMB_X83_Y37_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~2_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~0_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~1_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\);

-- Location: LCCOMB_X84_Y37_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~36\ $ (!\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(18),
	cin => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~36\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38_combout\);

-- Location: LCCOMB_X83_Y37_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~40_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.ADCread~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~38_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~40_combout\);

-- Location: FF_X83_Y37_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|Add0~40_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|ALT_INV_Counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(18));

-- Location: LCCOMB_X83_Y37_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\ & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(16),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(17),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~4_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|Counter\(18),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\);

-- Location: LCCOMB_X66_Y42_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|Equal0~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|State.LCDstart~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\);

-- Location: FF_X66_Y42_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\);

-- Location: LCCOMB_X66_Y41_N30
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\) # 
-- ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\) # (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.command~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.wr~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\);

-- Location: FF_X67_Y42_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[0]~1_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0));

-- Location: LCCOMB_X66_Y41_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) $ (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\);

-- Location: LCCOMB_X66_Y41_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]~feeder_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector25~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]~feeder_combout\);

-- Location: FF_X66_Y41_N15
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[1]~feeder_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1));

-- Location: LCCOMB_X74_Y41_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) $ (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\);

-- Location: FF_X66_Y41_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add1~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2));

-- Location: LCCOMB_X66_Y42_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\);

-- Location: LCCOMB_X68_Y41_N0
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\);

-- Location: LCCOMB_X68_Y41_N4
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(7),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]~6_combout\);

-- Location: FF_X68_Y41_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(7));

-- Location: LCCOMB_X66_Y42_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.rd~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Equal1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\);

-- Location: FF_X73_Y42_N3
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(7),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7));

-- Location: LCCOMB_X68_Y41_N6
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\);

-- Location: LCCOMB_X68_Y41_N26
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(6),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~9_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]~7_combout\);

-- Location: FF_X68_Y41_N27
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(6));

-- Location: FF_X73_Y42_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(6),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6));

-- Location: LCCOMB_X68_Y41_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\);

-- Location: LCCOMB_X68_Y41_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(5),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~2_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]~0_combout\);

-- Location: FF_X68_Y41_N9
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(5));

-- Location: FF_X73_Y42_N1
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(5),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5));

-- Location: LCCOMB_X68_Y41_N2
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\);

-- Location: LCCOMB_X68_Y41_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~3_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]~1_combout\);

-- Location: FF_X68_Y41_N11
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(4));

-- Location: FF_X73_Y42_N31
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(4),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4));

-- Location: LCCOMB_X68_Y41_N24
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\ = (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\);

-- Location: LCCOMB_X68_Y41_N12
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(3),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]~2_combout\);

-- Location: FF_X68_Y41_N13
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(3));

-- Location: FF_X73_Y42_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(3),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3));

-- Location: LCCOMB_X68_Y41_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\);

-- Location: LCCOMB_X68_Y41_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(1),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~6_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]~4_combout\);

-- Location: FF_X68_Y41_N29
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(1));

-- Location: FF_X73_Y42_N25
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(1),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1));

-- Location: LCCOMB_X68_Y41_N18
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2) & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0) & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(1),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(2),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|bit_cnt\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~1_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\);

-- Location: LCCOMB_X68_Y41_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\ & (\GPIO[33]~input_o\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\ 
-- & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO[33]~input_o\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~7_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]~5_combout\);

-- Location: FF_X68_Y41_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(0));

-- Location: FF_X73_Y42_N5
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rx\(0),
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	sload => VCC,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd[7]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0));

-- Location: LCCOMB_X73_Y42_N6
\Inst_top_level|INST_CLK_GEN|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~0_combout\ = \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0) $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Add2~1\ = CARRY(\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0),
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~1\);

-- Location: LCCOMB_X73_Y42_N8
\Inst_top_level|INST_CLK_GEN|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~2_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1) & (!\Inst_top_level|INST_CLK_GEN|Add2~1\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1) & 
-- ((\Inst_top_level|INST_CLK_GEN|Add2~1\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Add2~3\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Add2~1\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~3\);

-- Location: LCCOMB_X73_Y42_N10
\Inst_top_level|INST_CLK_GEN|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~4_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2) & ((GND) # (!\Inst_top_level|INST_CLK_GEN|Add2~3\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2) & 
-- (\Inst_top_level|INST_CLK_GEN|Add2~3\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Add2~5\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2)) # (!\Inst_top_level|INST_CLK_GEN|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~5\);

-- Location: LCCOMB_X73_Y42_N12
\Inst_top_level|INST_CLK_GEN|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~6_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3) & (\Inst_top_level|INST_CLK_GEN|Add2~5\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3) & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~5\))
-- \Inst_top_level|INST_CLK_GEN|Add2~7\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3) & !\Inst_top_level|INST_CLK_GEN|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~7\);

-- Location: LCCOMB_X73_Y42_N14
\Inst_top_level|INST_CLK_GEN|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4) & ((GND) # (!\Inst_top_level|INST_CLK_GEN|Add2~7\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4) & 
-- (\Inst_top_level|INST_CLK_GEN|Add2~7\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Add2~9\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4)) # (!\Inst_top_level|INST_CLK_GEN|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~9\);

-- Location: LCCOMB_X73_Y42_N16
\Inst_top_level|INST_CLK_GEN|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~10_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5) & (\Inst_top_level|INST_CLK_GEN|Add2~9\ & VCC)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5) & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~9\))
-- \Inst_top_level|INST_CLK_GEN|Add2~11\ = CARRY((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5) & !\Inst_top_level|INST_CLK_GEN|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~11\);

-- Location: LCCOMB_X73_Y42_N18
\Inst_top_level|INST_CLK_GEN|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~12_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6) & ((GND) # (!\Inst_top_level|INST_CLK_GEN|Add2~11\))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6) & 
-- (\Inst_top_level|INST_CLK_GEN|Add2~11\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Add2~13\ = CARRY((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6)) # (!\Inst_top_level|INST_CLK_GEN|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~13\);

-- Location: LCCOMB_X73_Y42_N20
\Inst_top_level|INST_CLK_GEN|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~14_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7) & (!\Inst_top_level|INST_CLK_GEN|Add2~13\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7) & 
-- ((\Inst_top_level|INST_CLK_GEN|Add2~13\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Add2~15\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Add2~13\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Add2~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Add2~15\);

-- Location: LCCOMB_X73_Y42_N22
\Inst_top_level|INST_CLK_GEN|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Add2~16_combout\ = !\Inst_top_level|INST_CLK_GEN|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Add2~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\);

-- Location: LCCOMB_X73_Y42_N4
\Inst_top_level|INST_CLK_GEN|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(2),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(1),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(0),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(3),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\);

-- Location: LCCOMB_X73_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ = (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Add2~14_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Add2~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\);

-- Location: LCCOMB_X73_Y42_N0
\Inst_top_level|INST_CLK_GEN|freq_out[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~12_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\) # (!\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Add2~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\);

-- Location: LCCOMB_X73_Y42_N28
\Inst_top_level|INST_CLK_GEN|freq_out[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~8_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\) # (!\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\);

-- Location: LCCOMB_X73_Y42_N30
\Inst_top_level|INST_CLK_GEN|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7) & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4) & 
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(6),
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(7),
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(4),
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_rd\(5),
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\);

-- Location: LCCOMB_X74_Y42_N4
\Inst_top_level|INST_CLK_GEN|freq_out[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\) # (!\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Add2~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\);

-- Location: LCCOMB_X74_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\);

-- Location: LCCOMB_X74_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\ = CARRY(!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\);

-- Location: LCCOMB_X74_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\ = CARRY((!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\);

-- Location: LCCOMB_X74_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~7\);

-- Location: LCCOMB_X74_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\ = CARRY((!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~13\);

-- Location: LCCOMB_X73_Y42_N24
\Inst_top_level|INST_CLK_GEN|freq_out[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~10_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\) # (!\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Add2~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\);

-- Location: LCCOMB_X74_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\);

-- Location: LCCOMB_X72_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[230]~469_combout\);

-- Location: LCCOMB_X70_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\);

-- Location: LCCOMB_X72_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\);

-- Location: LCCOMB_X72_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[231]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231) = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Add2~12_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~12_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231));

-- Location: LCCOMB_X72_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231),
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X72_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X72_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X72_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X72_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X72_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X72_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X74_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264) = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264));

-- Location: LCCOMB_X70_Y42_N24
\Inst_top_level|INST_CLK_GEN|freq_out[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~14_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Add2~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\);

-- Location: LCCOMB_X70_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[228]~471_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\);

-- Location: LCCOMB_X70_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[227]~472_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\);

-- Location: LCCOMB_X74_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\);

-- Location: LCCOMB_X67_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~482_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\);

-- Location: LCCOMB_X73_Y42_N2
\Inst_top_level|INST_CLK_GEN|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\);

-- Location: LCCOMB_X70_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264)) # (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264)) # (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264),
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X70_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X70_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X70_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X70_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X70_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X69_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[297]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297) = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297));

-- Location: LCCOMB_X72_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[231]~468_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\);

-- Location: LCCOMB_X69_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[264]~475_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\);

-- Location: LCCOMB_X70_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[261]~478_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\);

-- Location: LCCOMB_X70_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[260]~479_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[293]~488_combout\);

-- Location: LCCOMB_X74_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\ = (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_28~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\);

-- Location: LCCOMB_X69_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[226]~473_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\);

-- Location: LCCOMB_X69_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[259]~480_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[292]~489_combout\);

-- Location: LCCOMB_X72_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[225]~474_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\);

-- Location: LCCOMB_X69_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[258]~481_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[291]~490_combout\);

-- Location: LCCOMB_X67_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[257]~483_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\);

-- Location: LCCOMB_X69_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\) # (((\Inst_top_level|INST_CLK_GEN|Equal0~0_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose[264]~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\);

-- Location: LCCOMB_X69_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~915_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\);

-- Location: LCCOMB_X69_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297),
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X69_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X69_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X69_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X69_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X69_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X68_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\);

-- Location: LCCOMB_X68_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[296]~485_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\);

-- Location: LCCOMB_X68_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[294]~487_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\);

-- Location: LCCOMB_X69_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297))))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297),
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\);

-- Location: LCCOMB_X68_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X68_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X68_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X68_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X68_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X68_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X68_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[329]~495_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X68_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~494_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[330]~493_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X68_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X69_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[297]~484_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\);

-- Location: LCCOMB_X68_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\);

-- Location: LCCOMB_X68_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[327]~497_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[360]~507_combout\);

-- Location: LCCOMB_X69_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[325]~499_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[358]~509_combout\);

-- Location: LCCOMB_X68_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[289]~492_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\);

-- Location: LCCOMB_X68_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[322]~502_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\);

-- Location: LCCOMB_X69_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[321]~503_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\);

-- Location: LCCOMB_X74_Y42_N30
\Inst_top_level|INST_CLK_GEN|freq_out[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~0_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~1_combout\ & \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Add2~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Equal0~1_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Equal0~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\);

-- Location: LCCOMB_X69_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X69_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X69_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X69_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X69_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X69_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X69_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & VCC)))) 
-- # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\) # (GND))) 
-- # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[361]~506_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X69_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~916_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[362]~505_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X69_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X68_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[363]~1145_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\);

-- Location: LCCOMB_X69_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\);

-- Location: LCCOMB_X70_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~517_combout\);

-- Location: LCCOMB_X70_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[326]~498_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\);

-- Location: LCCOMB_X70_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[359]~508_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\);

-- Location: LCCOMB_X70_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[357]~510_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\);

-- Location: LCCOMB_X67_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[290]~491_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\);

-- Location: LCCOMB_X72_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[323]~501_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\);

-- Location: LCCOMB_X72_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[356]~511_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[389]~522_combout\);

-- Location: LCCOMB_X69_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[354]~513_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\);

-- Location: LCCOMB_X68_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\);

-- Location: LCCOMB_X68_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[353]~514_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\);

-- Location: LCCOMB_X69_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\)) # (!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\) # (GND)))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\ = CARRY(((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & !\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X69_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X69_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X69_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X69_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\);

-- Location: LCCOMB_X69_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\);

-- Location: LCCOMB_X69_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\) 
-- # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\ & (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[393]~518_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~21\);

-- Location: LCCOMB_X69_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~516_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~25\);

-- Location: LCCOMB_X69_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\);

-- Location: LCCOMB_X69_Y37_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[396]~917_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\);

-- Location: LCCOMB_X70_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\);

-- Location: LCCOMB_X70_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[394]~919_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\);

-- Location: LCCOMB_X70_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\);

-- Location: LCCOMB_X70_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\);

-- Location: LCCOMB_X69_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[391]~520_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[424]~532_combout\);

-- Location: LCCOMB_X70_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~14_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[390]~521_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\);

-- Location: LCCOMB_X69_Y37_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X69_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X69_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X69_Y37_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

-- Location: LCCOMB_X69_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

-- Location: LCCOMB_X69_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\) 
-- # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

-- Location: LCCOMB_X69_Y37_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[425]~531_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

-- Location: LCCOMB_X69_Y37_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~530_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

-- Location: LCCOMB_X69_Y37_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~528_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

-- Location: LCCOMB_X69_Y37_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

-- Location: LCCOMB_X70_Y37_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[429]~920_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\);

-- Location: LCCOMB_X70_Y37_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\);

-- Location: LCCOMB_X70_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[427]~922_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\);

-- Location: LCCOMB_X68_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\);

-- Location: LCCOMB_X68_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\);

-- Location: LCCOMB_X68_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[355]~512_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\);

-- Location: LCCOMB_X68_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[388]~523_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\);

-- Location: LCCOMB_X70_Y38_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[421]~535_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\);

-- Location: LCCOMB_X69_Y38_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[387]~524_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\);

-- Location: LCCOMB_X70_Y38_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[420]~536_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\);

-- Location: LCCOMB_X72_Y38_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[386]~525_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\);

-- Location: LCCOMB_X72_Y38_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[419]~537_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[452]~550_combout\);

-- Location: LCCOMB_X70_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[418]~538_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\);

-- Location: LCCOMB_X70_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\);

-- Location: LCCOMB_X70_Y38_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[417]~539_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\);

-- Location: LCCOMB_X70_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X70_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X70_Y38_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X70_Y38_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X70_Y38_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\);

-- Location: LCCOMB_X70_Y38_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\);

-- Location: LCCOMB_X70_Y37_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\);

-- Location: LCCOMB_X70_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\);

-- Location: LCCOMB_X70_Y37_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\) 
-- # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\ & (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[457]~545_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\);

-- Location: LCCOMB_X70_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~544_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\);

-- Location: LCCOMB_X70_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~543_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~25\);

-- Location: LCCOMB_X70_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~541_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\);

-- Location: LCCOMB_X70_Y37_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~540_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~31\);

-- Location: LCCOMB_X70_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\);

-- Location: LCCOMB_X72_Y37_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[462]~924_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\);

-- Location: LCCOMB_X72_Y37_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\);

-- Location: LCCOMB_X74_Y37_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[460]~926_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\);

-- Location: LCCOMB_X74_Y37_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[426]~923_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\);

-- Location: LCCOMB_X74_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[459]~927_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\);

-- Location: LCCOMB_X70_Y37_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\);

-- Location: LCCOMB_X70_Y38_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\);

-- Location: LCCOMB_X70_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[423]~533_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\);

-- Location: LCCOMB_X70_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\);

-- Location: LCCOMB_X72_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[455]~547_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\);

-- Location: LCCOMB_X70_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~12_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[453]~549_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[486]~563_combout\);

-- Location: LCCOMB_X72_Y38_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[451]~551_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[484]~565_combout\);

-- Location: LCCOMB_X70_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[450]~552_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\);

-- Location: LCCOMB_X72_Y38_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[449]~553_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\);

-- Location: LCCOMB_X72_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X72_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X72_Y38_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X72_Y38_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\);

-- Location: LCCOMB_X72_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[489]~560_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\);

-- Location: LCCOMB_X72_Y37_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~559_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\);

-- Location: LCCOMB_X72_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~558_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\);

-- Location: LCCOMB_X72_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~557_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\);

-- Location: LCCOMB_X72_Y37_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~556_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\);

-- Location: LCCOMB_X72_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~555_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\);

-- Location: LCCOMB_X72_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\);

-- Location: LCCOMB_X73_Y37_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[495]~929_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\);

-- Location: LCCOMB_X73_Y37_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\);

-- Location: LCCOMB_X72_Y37_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~571_combout\);

-- Location: LCCOMB_X74_Y37_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[492]~932_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\);

-- Location: LCCOMB_X72_Y37_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\);

-- Location: LCCOMB_X69_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[490]~934_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\);

-- Location: LCCOMB_X75_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~575_combout\);

-- Location: LCCOMB_X72_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\);

-- Location: LCCOMB_X70_Y38_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[454]~548_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\);

-- Location: LCCOMB_X73_Y38_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[487]~562_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\);

-- Location: LCCOMB_X73_Y38_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[483]~566_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[516]~581_combout\);

-- Location: LCCOMB_X72_Y38_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[482]~567_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\);

-- Location: LCCOMB_X75_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\);

-- Location: LCCOMB_X73_Y38_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X73_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X73_Y38_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X73_Y38_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\);

-- Location: LCCOMB_X73_Y38_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\);

-- Location: LCCOMB_X73_Y38_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\);

-- Location: LCCOMB_X73_Y38_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\);

-- Location: LCCOMB_X73_Y37_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[521]~576_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\);

-- Location: LCCOMB_X73_Y37_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~574_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\);

-- Location: LCCOMB_X73_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~573_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\);

-- Location: LCCOMB_X73_Y37_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~570_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\);

-- Location: LCCOMB_X73_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\);

-- Location: LCCOMB_X73_Y37_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[528]~935_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\);

-- Location: LCCOMB_X68_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[395]~918_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\);

-- Location: LCCOMB_X70_Y37_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[428]~921_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\);

-- Location: LCCOMB_X72_Y37_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[461]~925_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\);

-- Location: LCCOMB_X73_Y37_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[494]~930_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\);

-- Location: LCCOMB_X73_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[527]~936_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\);

-- Location: LCCOMB_X73_Y37_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~587_combout\);

-- Location: LCCOMB_X74_Y37_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[525]~938_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\);

-- Location: LCCOMB_X74_Y38_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\);

-- Location: LCCOMB_X74_Y38_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\);

-- Location: LCCOMB_X72_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[456]~546_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\);

-- Location: LCCOMB_X72_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[522]~941_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\);

-- Location: LCCOMB_X74_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~592_combout\);

-- Location: LCCOMB_X73_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[553]~593_combout\);

-- Location: LCCOMB_X73_Y38_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[518]~579_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\);

-- Location: LCCOMB_X73_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[517]~580_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[550]~596_combout\);

-- Location: LCCOMB_X73_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[515]~582_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[548]~598_combout\);

-- Location: LCCOMB_X75_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\);

-- Location: LCCOMB_X73_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\) # 
-- (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X73_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X73_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X73_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X73_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\);

-- Location: LCCOMB_X73_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\) 
-- # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\);

-- Location: LCCOMB_X73_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\);

-- Location: LCCOMB_X73_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~590_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\);

-- Location: LCCOMB_X73_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~589_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\);

-- Location: LCCOMB_X73_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~586_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\);

-- Location: LCCOMB_X73_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~585_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[561]~942_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\);

-- Location: LCCOMB_X73_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\);

-- Location: LCCOMB_X74_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~602_combout\);

-- Location: LCCOMB_X73_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~603_combout\);

-- Location: LCCOMB_X74_Y37_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[493]~931_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\);

-- Location: LCCOMB_X74_Y37_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[526]~937_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\);

-- Location: LCCOMB_X74_Y37_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[559]~944_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\);

-- Location: LCCOMB_X74_Y37_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[558]~945_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\);

-- Location: LCCOMB_X72_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\);

-- Location: LCCOMB_X72_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\);

-- Location: LCCOMB_X72_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[555]~948_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\);

-- Location: LCCOMB_X72_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[488]~561_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\);

-- Location: LCCOMB_X72_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[554]~949_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\);

-- Location: LCCOMB_X83_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[520]~577_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[586]~958_combout\);

-- Location: LCCOMB_X73_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[519]~578_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\);

-- Location: LCCOMB_X74_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\);

-- Location: LCCOMB_X73_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[549]~597_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\);

-- Location: LCCOMB_X74_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[514]~583_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\);

-- Location: LCCOMB_X74_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[547]~599_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[580]~616_combout\);

-- Location: LCCOMB_X74_Y37_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[513]~584_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\);

-- Location: LCCOMB_X74_Y37_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[546]~600_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\);

-- Location: LCCOMB_X75_Y38_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[545]~601_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\);

-- Location: LCCOMB_X74_Y38_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[577]~619_combout\);

-- Location: LCCOMB_X74_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X74_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X74_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\);

-- Location: LCCOMB_X74_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\);

-- Location: LCCOMB_X74_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[585]~611_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\);

-- Location: LCCOMB_X74_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~609_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[587]~957_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\);

-- Location: LCCOMB_X74_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~608_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[588]~956_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\);

-- Location: LCCOMB_X74_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~607_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\);

-- Location: LCCOMB_X74_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~606_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\);

-- Location: LCCOMB_X74_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~605_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\);

-- Location: LCCOMB_X74_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\);

-- Location: LCCOMB_X74_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[594]~950_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\);

-- Location: LCCOMB_X74_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[560]~943_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\);

-- Location: LCCOMB_X74_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[593]~951_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\);

-- Location: LCCOMB_X73_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[592]~952_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\);

-- Location: LCCOMB_X74_Y37_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[591]~953_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\);

-- Location: LCCOMB_X70_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[392]~519_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_4~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\);

-- Location: LCCOMB_X70_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[458]~928_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\);

-- Location: LCCOMB_X70_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[491]~933_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\);

-- Location: LCCOMB_X70_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[524]~939_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\);

-- Location: LCCOMB_X70_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[557]~946_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\);

-- Location: LCCOMB_X70_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[590]~954_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\);

-- Location: LCCOMB_X74_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\);

-- Location: LCCOMB_X74_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\);

-- Location: LCCOMB_X72_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[620]~627_combout\);

-- Location: LCCOMB_X75_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\);

-- Location: LCCOMB_X74_Y38_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\);

-- Location: LCCOMB_X73_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[551]~595_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\);

-- Location: LCCOMB_X75_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\);

-- Location: LCCOMB_X74_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[582]~614_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\);

-- Location: LCCOMB_X75_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[579]~617_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\);

-- Location: LCCOMB_X75_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\) # (GND)))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\ = CARRY(((!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~3\);

-- Location: LCCOMB_X75_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\);

-- Location: LCCOMB_X75_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\);

-- Location: LCCOMB_X75_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~11\);

-- Location: LCCOMB_X75_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\);

-- Location: LCCOMB_X75_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\);

-- Location: LCCOMB_X75_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\);

-- Location: LCCOMB_X75_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[617]~630_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\);

-- Location: LCCOMB_X75_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~629_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\);

-- Location: LCCOMB_X75_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~967_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[619]~628_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~25\);

-- Location: LCCOMB_X75_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~965_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[621]~626_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\);

-- Location: LCCOMB_X75_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~625_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~31\);

-- Location: LCCOMB_X75_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~623_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\);

-- Location: LCCOMB_X75_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~622_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[625]~961_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\);

-- Location: LCCOMB_X75_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~621_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[626]~960_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\);

-- Location: LCCOMB_X75_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~620_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[627]~959_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~41\);

-- Location: LCCOMB_X75_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\);

-- Location: LCCOMB_X76_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~639_combout\);

-- Location: LCCOMB_X75_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\);

-- Location: LCCOMB_X76_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~641_combout\);

-- Location: LCCOMB_X76_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\);

-- Location: LCCOMB_X70_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[623]~963_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\);

-- Location: LCCOMB_X69_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[523]~940_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\);

-- Location: LCCOMB_X69_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[556]~947_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\);

-- Location: LCCOMB_X69_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[589]~955_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\);

-- Location: LCCOMB_X77_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[622]~964_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\);

-- Location: LCCOMB_X79_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[654]~645_combout\);

-- Location: LCCOMB_X76_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\);

-- Location: LCCOMB_X79_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\);

-- Location: LCCOMB_X72_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[552]~594_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\);

-- Location: LCCOMB_X72_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[618]~968_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\);

-- Location: LCCOMB_X76_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~649_combout\);

-- Location: LCCOMB_X76_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\);

-- Location: LCCOMB_X75_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[615]~632_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\);

-- Location: LCCOMB_X75_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[614]~633_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[647]~652_combout\);

-- Location: LCCOMB_X75_Y38_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[578]~618_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\);

-- Location: LCCOMB_X76_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[611]~636_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\);

-- Location: LCCOMB_X76_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~1\);

-- Location: LCCOMB_X76_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~5\);

-- Location: LCCOMB_X76_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\);

-- Location: LCCOMB_X76_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\);

-- Location: LCCOMB_X76_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\);

-- Location: LCCOMB_X76_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~15\);

-- Location: LCCOMB_X76_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\);

-- Location: LCCOMB_X76_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[649]~650_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~21\);

-- Location: LCCOMB_X76_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~648_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\);

-- Location: LCCOMB_X76_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~977_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[652]~647_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\);

-- Location: LCCOMB_X76_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~976_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[653]~646_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~29\);

-- Location: LCCOMB_X76_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~644_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\);

-- Location: LCCOMB_X76_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~643_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[656]~973_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\);

-- Location: LCCOMB_X76_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~642_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~37\);

-- Location: LCCOMB_X76_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~640_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~41\);

-- Location: LCCOMB_X76_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\);

-- Location: LCCOMB_X77_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[660]~969_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~40_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\);

-- Location: LCCOMB_X76_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~660_combout\);

-- Location: LCCOMB_X75_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[658]~971_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\);

-- Location: LCCOMB_X77_Y38_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~662_combout\);

-- Location: LCCOMB_X79_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\);

-- Location: LCCOMB_X77_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[655]~974_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\);

-- Location: LCCOMB_X77_Y38_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\);

-- Location: LCCOMB_X77_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~666_combout\);

-- Location: LCCOMB_X77_Y38_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\);

-- Location: LCCOMB_X72_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[651]~978_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\);

-- Location: LCCOMB_X85_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[584]~612_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\);

-- Location: LCCOMB_X85_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[650]~979_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\);

-- Location: LCCOMB_X77_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\);

-- Location: LCCOMB_X77_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[681]~671_combout\);

-- Location: LCCOMB_X76_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[646]~653_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\);

-- Location: LCCOMB_X75_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[612]~635_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\);

-- Location: LCCOMB_X77_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~12_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[645]~654_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\);

-- Location: LCCOMB_X84_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[644]~655_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[677]~675_combout\);

-- Location: LCCOMB_X77_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\);

-- Location: LCCOMB_X77_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~3\);

-- Location: LCCOMB_X77_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~7\);

-- Location: LCCOMB_X77_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~11\);

-- Location: LCCOMB_X77_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\);

-- Location: LCCOMB_X77_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\);

-- Location: LCCOMB_X77_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~19\);

-- Location: LCCOMB_X77_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~670_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\);

-- Location: LCCOMB_X77_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~669_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\);

-- Location: LCCOMB_X77_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~668_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\);

-- Location: LCCOMB_X77_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~988_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[685]~667_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~29\);

-- Location: LCCOMB_X77_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~986_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[687]~665_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\);

-- Location: LCCOMB_X77_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~664_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\);

-- Location: LCCOMB_X77_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~984_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[689]~663_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~37\);

-- Location: LCCOMB_X77_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~661_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[691]~982_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~41\);

-- Location: LCCOMB_X77_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~659_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[693]~980_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~45\);

-- Location: LCCOMB_X77_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\);

-- Location: LCCOMB_X77_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~680_combout\);

-- Location: LCCOMB_X75_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[659]~970_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\);

-- Location: LCCOMB_X80_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[692]~981_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\);

-- Location: LCCOMB_X79_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\);

-- Location: LCCOMB_X74_Y37_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[624]~962_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\);

-- Location: LCCOMB_X74_Y37_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[657]~972_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\);

-- Location: LCCOMB_X82_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[690]~983_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\);

-- Location: LCCOMB_X79_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\);

-- Location: LCCOMB_X77_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[688]~985_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\);

-- Location: LCCOMB_X79_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~686_combout\);

-- Location: LCCOMB_X79_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[686]~987_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\);

-- Location: LCCOMB_X79_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\);

-- Location: LCCOMB_X79_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\);

-- Location: LCCOMB_X85_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[683]~990_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\);

-- Location: LCCOMB_X77_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[616]~631_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\);

-- Location: LCCOMB_X77_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[682]~991_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\);

-- Location: LCCOMB_X83_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~18_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[648]~651_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\);

-- Location: LCCOMB_X80_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[679]~673_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\);

-- Location: LCCOMB_X80_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[678]~674_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\);

-- Location: LCCOMB_X75_Y38_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[610]~637_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\);

-- Location: LCCOMB_X76_Y38_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[643]~656_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\);

-- Location: LCCOMB_X80_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[676]~676_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\);

-- Location: LCCOMB_X82_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\);

-- Location: LCCOMB_X82_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[641]~658_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\);

-- Location: LCCOMB_X82_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[674]~678_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\);

-- Location: LCCOMB_X77_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\);

-- Location: LCCOMB_X80_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\);

-- Location: LCCOMB_X80_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~3\);

-- Location: LCCOMB_X80_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\);

-- Location: LCCOMB_X80_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\);

-- Location: LCCOMB_X80_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\);

-- Location: LCCOMB_X80_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\);

-- Location: LCCOMB_X80_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\);

-- Location: LCCOMB_X80_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\);

-- Location: LCCOMB_X80_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\);

-- Location: LCCOMB_X80_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[713]~693_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\);

-- Location: LCCOMB_X80_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~692_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[714]~1004_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\);

-- Location: LCCOMB_X80_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~691_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\);

-- Location: LCCOMB_X80_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~690_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\);

-- Location: LCCOMB_X80_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~689_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\);

-- Location: LCCOMB_X80_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~1000_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[718]~688_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~31\);

-- Location: LCCOMB_X80_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~685_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\);

-- Location: LCCOMB_X80_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~996_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[722]~684_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\);

-- Location: LCCOMB_X80_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~683_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\);

-- Location: LCCOMB_X80_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~994_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[724]~682_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\);

-- Location: LCCOMB_X80_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~681_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[725]~993_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~45\);

-- Location: LCCOMB_X80_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\);

-- Location: LCCOMB_X77_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[726]~992_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~44_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\);

-- Location: LCCOMB_X80_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~703_combout\);

-- Location: LCCOMB_X82_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\);

-- Location: LCCOMB_X82_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[723]~995_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\);

-- Location: LCCOMB_X82_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\);

-- Location: LCCOMB_X82_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\);

-- Location: LCCOMB_X84_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[720]~998_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[753]~1011_combout\);

-- Location: LCCOMB_X82_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~30_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[719]~999_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\);

-- Location: LCCOMB_X82_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~30_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\);

-- Location: LCCOMB_X82_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\);

-- Location: LCCOMB_X82_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~712_combout\);

-- Location: LCCOMB_X82_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\);

-- Location: LCCOMB_X81_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\);

-- Location: LCCOMB_X82_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\);

-- Location: LCCOMB_X80_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[711]~695_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\);

-- Location: LCCOMB_X80_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[709]~697_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\);

-- Location: LCCOMB_X82_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[708]~698_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\);

-- Location: LCCOMB_X81_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[706]~700_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[739]~722_combout\);

-- Location: LCCOMB_X81_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X81_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X81_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X81_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\);

-- Location: LCCOMB_X81_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\);

-- Location: LCCOMB_X81_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\);

-- Location: LCCOMB_X81_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ & 
-- VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\);

-- Location: LCCOMB_X81_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\);

-- Location: LCCOMB_X81_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ & VCC)))) 
-- # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\) # (GND))) 
-- # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[745]~716_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\);

-- Location: LCCOMB_X81_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~715_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\);

-- Location: LCCOMB_X81_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~1017_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[747]~714_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\);

-- Location: LCCOMB_X81_Y39_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~713_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\);

-- Location: LCCOMB_X81_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~711_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\);

-- Location: LCCOMB_X81_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~1013_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[751]~710_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\);

-- Location: LCCOMB_X81_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~709_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\);

-- Location: LCCOMB_X81_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~707_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\);

-- Location: LCCOMB_X81_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~706_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\);

-- Location: LCCOMB_X81_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~705_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\);

-- Location: LCCOMB_X81_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~704_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\);

-- Location: LCCOMB_X81_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~702_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[759]~1005_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\);

-- Location: LCCOMB_X81_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\);

-- Location: LCCOMB_X81_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\);

-- Location: LCCOMB_X80_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[758]~1006_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\);

-- Location: LCCOMB_X82_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[757]~1007_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\);

-- Location: LCCOMB_X80_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~728_combout\);

-- Location: LCCOMB_X80_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~729_combout\);

-- Location: LCCOMB_X80_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\);

-- Location: LCCOMB_X82_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\);

-- Location: LCCOMB_X82_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[752]~1012_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\);

-- Location: LCCOMB_X80_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\);

-- Location: LCCOMB_X80_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~734_combout\);

-- Location: LCCOMB_X80_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~735_combout\);

-- Location: LCCOMB_X77_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[715]~1003_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\);

-- Location: LCCOMB_X85_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[748]~1016_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\);

-- Location: LCCOMB_X81_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\);

-- Location: LCCOMB_X81_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~738_combout\);

-- Location: LCCOMB_X80_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[712]~694_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\);

-- Location: LCCOMB_X81_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\);

-- Location: LCCOMB_X82_Y40_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[707]~699_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\);

-- Location: LCCOMB_X82_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[740]~721_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\);

-- Location: LCCOMB_X80_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[705]~701_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\);

-- Location: LCCOMB_X80_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[738]~723_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[771]~746_combout\);

-- Location: LCCOMB_X82_Y40_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\);

-- Location: LCCOMB_X81_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[737]~724_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\);

-- Location: LCCOMB_X86_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\);

-- Location: LCCOMB_X81_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\);

-- Location: LCCOMB_X81_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\) # (GND)))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\ = CARRY(((!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~3\);

-- Location: LCCOMB_X81_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~7\);

-- Location: LCCOMB_X81_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\);

-- Location: LCCOMB_X81_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\);

-- Location: LCCOMB_X81_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\);

-- Location: LCCOMB_X81_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\);

-- Location: LCCOMB_X81_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\);

-- Location: LCCOMB_X81_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[777]~740_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\);

-- Location: LCCOMB_X81_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~739_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~23\);

-- Location: LCCOMB_X81_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~1031_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[780]~737_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\);

-- Location: LCCOMB_X81_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~736_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~29\);

-- Location: LCCOMB_X81_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~733_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\);

-- Location: LCCOMB_X81_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~732_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\);

-- Location: LCCOMB_X81_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~1025_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[786]~731_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\);

-- Location: LCCOMB_X81_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~730_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~41\);

-- Location: LCCOMB_X81_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~727_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\);

-- Location: LCCOMB_X81_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~726_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\);

-- Location: LCCOMB_X81_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~725_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~51\);

-- Location: LCCOMB_X81_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\);

-- Location: LCCOMB_X81_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\);

-- Location: LCCOMB_X80_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[791]~1020_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\);

-- Location: LCCOMB_X82_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[790]~1021_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\);

-- Location: LCCOMB_X82_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[756]~1008_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~40_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\);

-- Location: LCCOMB_X82_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[789]~1022_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\);

-- Location: LCCOMB_X79_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[755]~1009_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\);

-- Location: LCCOMB_X82_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[788]~1023_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\);

-- Location: LCCOMB_X80_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\);

-- Location: LCCOMB_X80_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\);

-- Location: LCCOMB_X82_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[785]~1026_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\);

-- Location: LCCOMB_X83_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[784]~1027_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\);

-- Location: LCCOMB_X72_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[684]~989_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\);

-- Location: LCCOMB_X80_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[717]~1001_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\);

-- Location: LCCOMB_X80_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[750]~1014_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\);

-- Location: LCCOMB_X80_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[783]~1028_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\);

-- Location: LCCOMB_X85_Y39_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[716]~1002_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\);

-- Location: LCCOMB_X85_Y39_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[749]~1015_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\);

-- Location: LCCOMB_X85_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[782]~1029_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\);

-- Location: LCCOMB_X80_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\);

-- Location: LCCOMB_X80_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~761_combout\);

-- Location: LCCOMB_X85_Y40_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[680]~672_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\);

-- Location: LCCOMB_X85_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[746]~1018_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\);

-- Location: LCCOMB_X85_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[779]~1032_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\);

-- Location: LCCOMB_X80_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\);

-- Location: LCCOMB_X81_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\);

-- Location: LCCOMB_X84_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[710]~696_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\);

-- Location: LCCOMB_X84_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[743]~718_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\);

-- Location: LCCOMB_X81_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\);

-- Location: LCCOMB_X82_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[741]~720_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\);

-- Location: LCCOMB_X82_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[774]~743_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\);

-- Location: LCCOMB_X82_Y40_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[773]~744_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\);

-- Location: LCCOMB_X86_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[772]~745_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\);

-- Location: LCCOMB_X82_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[770]~747_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\);

-- Location: LCCOMB_X86_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[769]~748_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\);

-- Location: LCCOMB_X82_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\) # ((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\);

-- Location: LCCOMB_X81_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~1\);

-- Location: LCCOMB_X81_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\);

-- Location: LCCOMB_X81_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\);

-- Location: LCCOMB_X81_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~9\);

-- Location: LCCOMB_X81_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\);

-- Location: LCCOMB_X81_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~15\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\);

-- Location: LCCOMB_X81_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\);

-- Location: LCCOMB_X81_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[809]~765_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\);

-- Location: LCCOMB_X81_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~764_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\);

-- Location: LCCOMB_X81_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~763_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\);

-- Location: LCCOMB_X81_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~762_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~27\);

-- Location: LCCOMB_X81_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~760_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\);

-- Location: LCCOMB_X81_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~759_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~33\);

-- Location: LCCOMB_X81_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~755_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\);

-- Location: LCCOMB_X81_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~754_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~43\);

-- Location: LCCOMB_X81_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~752_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[822]~1037_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\);

-- Location: LCCOMB_X81_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~751_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\);

-- Location: LCCOMB_X81_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~750_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\);

-- Location: LCCOMB_X81_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~53\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~749_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~53\);

-- Location: LCCOMB_X81_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~53\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\);

-- Location: LCCOMB_X81_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[792]~1019_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\);

-- Location: LCCOMB_X82_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~50_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[825]~1034_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\);

-- Location: LCCOMB_X82_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\);

-- Location: LCCOMB_X80_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\);

-- Location: LCCOMB_X82_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~777_combout\);

-- Location: LCCOMB_X82_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[821]~1038_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\);

-- Location: LCCOMB_X86_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\);

-- Location: LCCOMB_X84_Y39_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[819]~1040_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\);

-- Location: LCCOMB_X82_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[818]~1041_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\);

-- Location: LCCOMB_X83_Y39_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[817]~1042_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\);

-- Location: LCCOMB_X80_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[816]~1043_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\);

-- Location: LCCOMB_X82_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\);

-- Location: LCCOMB_X85_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[781]~1030_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\);

-- Location: LCCOMB_X85_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[814]~1045_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\);

-- Location: LCCOMB_X83_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[813]~1046_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\);

-- Location: LCCOMB_X85_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[812]~1047_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\);

-- Location: LCCOMB_X83_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\);

-- Location: LCCOMB_X84_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[744]~717_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\);

-- Location: LCCOMB_X84_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[810]~1049_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\);

-- Location: LCCOMB_X84_Y40_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[776]~741_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\);

-- Location: LCCOMB_X82_Y40_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[742]~719_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\);

-- Location: LCCOMB_X84_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[775]~742_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~16_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\);

-- Location: LCCOMB_X84_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[841]~791_combout\);

-- Location: LCCOMB_X82_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[807]~767_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\);

-- Location: LCCOMB_X82_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~14_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[806]~768_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\);

-- Location: LCCOMB_X82_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[803]~771_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\);

-- Location: LCCOMB_X86_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[801]~773_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\);

-- Location: LCCOMB_X83_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\);

-- Location: LCCOMB_X83_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\);

-- Location: LCCOMB_X83_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\);

-- Location: LCCOMB_X83_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\);

-- Location: LCCOMB_X83_Y42_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\);

-- Location: LCCOMB_X83_Y42_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~11\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\);

-- Location: LCCOMB_X83_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~13\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~15\);

-- Location: LCCOMB_X83_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\) 
-- # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~19\);

-- Location: LCCOMB_X83_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~790_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~23\);

-- Location: LCCOMB_X83_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~788_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~27\);

-- Location: LCCOMB_X83_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~786_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\);

-- Location: LCCOMB_X83_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~785_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\);

-- Location: LCCOMB_X83_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~784_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~35\);

-- Location: LCCOMB_X83_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~782_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\);

-- Location: LCCOMB_X83_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~781_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[851]~1057_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~41\);

-- Location: LCCOMB_X83_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~779_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~45\);

-- Location: LCCOMB_X83_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~776_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\);

-- Location: LCCOMB_X83_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~775_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~53\);

-- Location: LCCOMB_X83_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~55\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\);

-- Location: LCCOMB_X84_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[858]~1050_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\);

-- Location: LCCOMB_X80_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[824]~1035_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~48_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\);

-- Location: LCCOMB_X80_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~50_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[857]~1051_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\);

-- Location: LCCOMB_X82_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[823]~1036_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\);

-- Location: LCCOMB_X82_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[856]~1052_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\);

-- Location: LCCOMB_X86_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[855]~1053_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\);

-- Location: LCCOMB_X82_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[854]~1054_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\);

-- Location: LCCOMB_X86_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\);

-- Location: LCCOMB_X84_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\);

-- Location: LCCOMB_X86_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\);

-- Location: LCCOMB_X83_Y39_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[850]~1058_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\);

-- Location: LCCOMB_X84_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\);

-- Location: LCCOMB_X87_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\);

-- Location: LCCOMB_X86_Y39_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[847]~1061_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\);

-- Location: LCCOMB_X83_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[846]~1062_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\);

-- Location: LCCOMB_X85_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[845]~1063_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\);

-- Location: LCCOMB_X85_Y42_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~814_combout\);

-- Location: LCCOMB_X84_Y41_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[843]~1065_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\);

-- Location: LCCOMB_X86_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\);

-- Location: LCCOMB_X84_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~18_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[808]~766_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\);

-- Location: LCCOMB_X86_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~12_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[805]~769_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\);

-- Location: LCCOMB_X86_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[838]~794_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~14_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\);

-- Location: LCCOMB_X80_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[837]~795_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~12_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[870]~821_combout\);

-- Location: LCCOMB_X82_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[836]~796_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[869]~822_combout\);

-- Location: LCCOMB_X86_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[834]~798_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[867]~824_combout\);

-- Location: LCCOMB_X82_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\);

-- Location: LCCOMB_X82_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[833]~799_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\);

-- Location: LCCOMB_X85_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~1\);

-- Location: LCCOMB_X85_Y42_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\);

-- Location: LCCOMB_X85_Y42_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~7\);

-- Location: LCCOMB_X85_Y42_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~11\);

-- Location: LCCOMB_X85_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\);

-- Location: LCCOMB_X85_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\ $ (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[873]~818_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\);

-- Location: LCCOMB_X85_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~817_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[874]~1084_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\);

-- Location: LCCOMB_X85_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~816_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\);

-- Location: LCCOMB_X85_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~815_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[876]~1082_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~25\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~27\);

-- Location: LCCOMB_X85_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~813_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\);

-- Location: LCCOMB_X85_Y41_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~812_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\);

-- Location: LCCOMB_X85_Y41_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~811_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~33\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\);

-- Location: LCCOMB_X85_Y41_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~810_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\);

-- Location: LCCOMB_X85_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~809_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\);

-- Location: LCCOMB_X85_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~808_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~39\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\);

-- Location: LCCOMB_X85_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~807_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\);

-- Location: LCCOMB_X85_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~806_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~43\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\);

-- Location: LCCOMB_X85_Y41_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~805_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\);

-- Location: LCCOMB_X85_Y41_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~804_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[887]~1071_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~47\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\);

-- Location: LCCOMB_X85_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~803_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[888]~1070_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~51\);

-- Location: LCCOMB_X85_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~801_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~53\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\);

-- Location: LCCOMB_X85_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~57\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~800_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[891]~1067_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~55\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~57\);

-- Location: LCCOMB_X85_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~57\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\);

-- Location: LCCOMB_X84_Y41_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\);

-- Location: LCCOMB_X84_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\);

-- Location: LCCOMB_X82_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[889]~1069_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~50_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\);

-- Location: LCCOMB_X84_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\);

-- Location: LCCOMB_X84_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\);

-- Location: LCCOMB_X84_Y40_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~832_combout\);

-- Location: LCCOMB_X84_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[852]~1056_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\);

-- Location: LCCOMB_X84_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[885]~1073_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\);

-- Location: LCCOMB_X82_Y42_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[884]~1074_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\);

-- Location: LCCOMB_X84_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\);

-- Location: LCCOMB_X84_Y42_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[849]~1059_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\);

-- Location: LCCOMB_X84_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[882]~1076_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\);

-- Location: LCCOMB_X85_Y39_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~30_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[815]~1044_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\);

-- Location: LCCOMB_X85_Y39_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[848]~1060_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\);

-- Location: LCCOMB_X85_Y39_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[881]~1077_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\);

-- Location: LCCOMB_X84_Y42_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~838_combout\);

-- Location: LCCOMB_X83_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~30_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[879]~1079_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\);

-- Location: LCCOMB_X84_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~840_combout\);

-- Location: LCCOMB_X80_Y42_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[778]~1033_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\);

-- Location: LCCOMB_X80_Y42_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[811]~1048_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\);

-- Location: LCCOMB_X80_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~24_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[844]~1064_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\);

-- Location: LCCOMB_X80_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~26_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[877]~1081_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\);

-- Location: LCCOMB_X83_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~26_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\);

-- Location: LCCOMB_X84_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[842]~1066_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\);

-- Location: LCCOMB_X84_Y40_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[875]~1083_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\);

-- Location: LCCOMB_X84_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\);

-- Location: LCCOMB_X84_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~845_combout\);

-- Location: LCCOMB_X86_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[802]~772_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\);

-- Location: LCCOMB_X86_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[835]~797_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~8_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\);

-- Location: LCCOMB_X86_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[868]~823_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[901]~850_combout\);

-- Location: LCCOMB_X82_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[866]~825_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~6_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\);

-- Location: LCCOMB_X84_Y40_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\);

-- Location: LCCOMB_X84_Y40_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[865]~826_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\);

-- Location: LCCOMB_X83_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\);

-- Location: LCCOMB_X83_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\);

-- Location: LCCOMB_X83_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~5\);

-- Location: LCCOMB_X83_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~7\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~9\);

-- Location: LCCOMB_X83_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~17\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~19\);

-- Location: LCCOMB_X83_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~844_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~25\);

-- Location: LCCOMB_X83_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~1100_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[909]~842_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\);

-- Location: LCCOMB_X83_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~841_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[910]~1099_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~29\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~31\);

-- Location: LCCOMB_X83_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~837_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~39\);

-- Location: LCCOMB_X83_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~835_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~43\);

-- Location: LCCOMB_X83_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~833_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~45\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~47\);

-- Location: LCCOMB_X83_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~1089_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[920]~831_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\);

-- Location: LCCOMB_X83_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~830_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\);

-- Location: LCCOMB_X83_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~829_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[922]~1087_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~53\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\);

-- Location: LCCOMB_X83_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~828_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~55\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\);

-- Location: LCCOMB_X83_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~59\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~827_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~57\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~59\);

-- Location: LCCOMB_X83_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ = \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~59\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\);

-- Location: LCCOMB_X84_Y41_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[924]~1085_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\);

-- Location: LCCOMB_X84_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~856_combout\);

-- Location: LCCOMB_X84_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\);

-- Location: LCCOMB_X84_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~858_combout\);

-- Location: LCCOMB_X82_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\);

-- Location: LCCOMB_X77_Y41_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[721]~997_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~34_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\);

-- Location: LCCOMB_X77_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[754]~1010_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\);

-- Location: LCCOMB_X80_Y41_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[787]~1024_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\);

-- Location: LCCOMB_X80_Y41_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[820]~1039_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\);

-- Location: LCCOMB_X80_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[853]~1055_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\);

-- Location: LCCOMB_X84_Y42_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[886]~1072_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\);

-- Location: LCCOMB_X84_Y42_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~46_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[919]~1090_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\);

-- Location: LCCOMB_X84_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~861_combout\);

-- Location: LCCOMB_X84_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[917]~1092_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\);

-- Location: LCCOMB_X84_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~863_combout\);

-- Location: LCCOMB_X84_Y42_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[915]~1094_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~38_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\);

-- Location: LCCOMB_X82_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~865_combout\);

-- Location: LCCOMB_X86_Y39_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~32_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[880]~1078_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\);

-- Location: LCCOMB_X86_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[913]~1096_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\);

-- Location: LCCOMB_X83_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[912]~1097_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\);

-- Location: LCCOMB_X85_Y40_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[878]~1080_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\);

-- Location: LCCOMB_X85_Y40_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[911]~1098_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[944]~1117_combout\);

-- Location: LCCOMB_X82_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~30_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\);

-- Location: LCCOMB_X84_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~870_combout\);

-- Location: LCCOMB_X84_Y40_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[908]~1101_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~24_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\);

-- Location: LCCOMB_X82_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~872_combout\);

-- Location: LCCOMB_X82_Y42_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[840]~792_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~18_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\);

-- Location: LCCOMB_X82_Y42_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~20_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[906]~1103_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\);

-- Location: LCCOMB_X82_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~16_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[839]~793_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\);

-- Location: LCCOMB_X82_Y40_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[872]~819_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\);

-- Location: LCCOMB_X86_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[871]~820_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\);

-- Location: LCCOMB_X86_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[904]~847_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~18_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\);

-- Location: LCCOMB_X82_Y41_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~8_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[899]~852_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\);

-- Location: LCCOMB_X84_Y40_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~6_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[898]~853_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[931]~881_combout\);

-- Location: LCCOMB_X86_Y41_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[897]~854_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~4_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\);

-- Location: LCCOMB_X85_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0_combout\ = \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ $ (VCC)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\ = CARRY(\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\);

-- Location: LCCOMB_X85_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\) # 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\)))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\ & (((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ 
-- & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\)) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~1\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\);

-- Location: LCCOMB_X85_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~3\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\);

-- Location: LCCOMB_X85_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~5\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~7\);

-- Location: LCCOMB_X85_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\) # 
-- (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~9\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~11\);

-- Location: LCCOMB_X85_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\ $ 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[937]~875_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~19\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\);

-- Location: LCCOMB_X85_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~874_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[938]~1123_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~21\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\);

-- Location: LCCOMB_X85_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~873_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[939]~1122_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~23\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~25\);

-- Location: LCCOMB_X85_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~871_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[941]~1120_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~27\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~29\);

-- Location: LCCOMB_X85_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~1118_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[943]~869_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~31\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~33\);

-- Location: LCCOMB_X85_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~867_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[945]~1116_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~35\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\);

-- Location: LCCOMB_X85_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~866_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[946]~1115_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~37\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~39\);

-- Location: LCCOMB_X85_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~864_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[948]~1113_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~41\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~43\);

-- Location: LCCOMB_X85_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\ & 
-- (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\)))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~860_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[952]~1109_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~49\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\);

-- Location: LCCOMB_X85_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~1108_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[953]~859_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~51\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~53\);

-- Location: LCCOMB_X85_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\ & 
-- ((((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\) # (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\))))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\) # (GND))))
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~1106_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[955]~857_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~55\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~57\);

-- Location: LCCOMB_X85_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~61\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\);

-- Location: LCCOMB_X84_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[957]~1104_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124_combout\);

-- Location: LCCOMB_X80_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~52_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[890]~1068_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\);

-- Location: LCCOMB_X84_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~54_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[923]~1086_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\);

-- Location: LCCOMB_X84_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[956]~1105_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125_combout\);

-- Location: LCCOMB_X86_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886_combout\);

-- Location: LCCOMB_X86_Y41_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[921]~1088_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~50_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\);

-- Location: LCCOMB_X86_Y41_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~52_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[954]~1107_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127_combout\);

-- Location: LCCOMB_X86_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~52_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888_combout\);

-- Location: LCCOMB_X86_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~50_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889_combout\);

-- Location: LCCOMB_X84_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[918]~1091_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~44_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\);

-- Location: LCCOMB_X84_Y39_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[951]~1110_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130_combout\);

-- Location: LCCOMB_X84_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~44_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[950]~1111_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131_combout\);

-- Location: LCCOMB_X83_Y39_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[883]~1075_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~38_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\);

-- Location: LCCOMB_X83_Y39_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[916]~1093_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~40_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\);

-- Location: LCCOMB_X82_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\) # ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~42_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[949]~1112_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132_combout\);

-- Location: LCCOMB_X86_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~42_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893_combout\);

-- Location: LCCOMB_X85_Y39_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[914]~1095_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~36_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\);

-- Location: LCCOMB_X86_Y39_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[947]~1114_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134_combout\);

-- Location: LCCOMB_X86_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~38_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895_combout\);

-- Location: LCCOMB_X86_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~36_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896_combout\);

-- Location: LCCOMB_X86_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~34_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897_combout\);

-- Location: LCCOMB_X86_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~32_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898_combout\);

-- Location: LCCOMB_X88_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[942]~1119_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~28_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139_combout\);

-- Location: LCCOMB_X88_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~28_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900_combout\);

-- Location: LCCOMB_X84_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[907]~1102_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~22_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\);

-- Location: LCCOMB_X84_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\) # ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~24_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[940]~1121_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141_combout\);

-- Location: LCCOMB_X86_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~24_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902_combout\);

-- Location: LCCOMB_X86_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903_combout\ = (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~22_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903_combout\);

-- Location: LCCOMB_X88_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~20_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904_combout\);

-- Location: LCCOMB_X88_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[932]~880_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~10_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\);

-- Location: LCCOMB_X86_Y41_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[930]~882_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\);

-- Location: LCCOMB_X84_Y40_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~0_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\);

-- Location: LCCOMB_X86_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~4_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[929]~883_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\);

-- Location: LCCOMB_X88_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\ & (((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~2_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\);

-- Location: LCCOMB_X88_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~0_combout\,
	datad => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914_combout\);

-- Location: LCCOMB_X87_Y44_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[960]~914_combout\,
	datad => VCC,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\);

-- Location: LCCOMB_X87_Y44_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[2]~3_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[961]~913_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~1_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\);

-- Location: LCCOMB_X87_Y44_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\)) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[962]~912_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~3_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\);

-- Location: LCCOMB_X87_Y44_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[963]~911_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~5_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\);

-- Location: LCCOMB_X87_Y44_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[964]~910_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~7_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\);

-- Location: LCCOMB_X87_Y44_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\))) # (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[965]~909_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~9_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\);

-- Location: LCCOMB_X87_Y44_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[966]~908_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~11_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\);

-- Location: LCCOMB_X87_Y44_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[967]~907_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~13_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\);

-- Location: LCCOMB_X87_Y44_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\ & 
-- ((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[968]~906_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~15_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\);

-- Location: LCCOMB_X87_Y44_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\ & (\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & 
-- !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\ & ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[969]~905_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~17_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19_cout\);

-- Location: LCCOMB_X87_Y44_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~1144_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[970]~904_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~19_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21_cout\);

-- Location: LCCOMB_X87_Y44_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~1143_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[971]~903_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~21_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23_cout\);

-- Location: LCCOMB_X87_Y44_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~1142_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[972]~902_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~23_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25_cout\);

-- Location: LCCOMB_X87_Y44_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~901_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[973]~1141_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~25_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27_cout\);

-- Location: LCCOMB_X87_Y44_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~1140_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[974]~900_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~27_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29_cout\);

-- Location: LCCOMB_X87_Y44_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~899_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[975]~1139_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~29_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31_cout\);

-- Location: LCCOMB_X87_Y43_N0
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~1138_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[976]~898_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~31_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33_cout\);

-- Location: LCCOMB_X87_Y43_N2
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~1137_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[977]~897_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~33_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35_cout\);

-- Location: LCCOMB_X87_Y43_N4
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~1136_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[978]~896_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~35_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37_cout\);

-- Location: LCCOMB_X87_Y43_N6
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~1135_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[979]~895_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~37_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39_cout\);

-- Location: LCCOMB_X87_Y43_N8
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~894_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[980]~1134_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~39_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41_cout\);

-- Location: LCCOMB_X87_Y43_N10
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~1133_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[981]~893_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~41_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43_cout\);

-- Location: LCCOMB_X87_Y43_N12
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~892_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[982]~1132_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~43_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45_cout\);

-- Location: LCCOMB_X87_Y43_N14
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~891_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[983]~1131_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~45_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47_cout\);

-- Location: LCCOMB_X87_Y43_N16
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~890_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[984]~1130_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~47_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49_cout\);

-- Location: LCCOMB_X87_Y43_N18
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~1129_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[985]~889_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~49_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51_cout\);

-- Location: LCCOMB_X87_Y43_N20
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~1128_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[986]~888_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~51_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53_cout\);

-- Location: LCCOMB_X87_Y43_N22
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~887_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[987]~1127_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~53_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55_cout\);

-- Location: LCCOMB_X87_Y43_N24
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~1126_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[988]~886_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~55_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57_cout\);

-- Location: LCCOMB_X87_Y43_N26
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~885_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[989]~1125_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~57_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59_cout\);

-- Location: LCCOMB_X87_Y43_N28
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884_combout\) # 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124_combout\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~884_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|StageOut[990]~1124_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~59_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61_cout\);

-- Location: LCCOMB_X87_Y43_N30
\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\ = !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~61_cout\,
	combout => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\);

-- Location: LCCOMB_X88_Y43_N6
\Inst_top_level|INST_CLK_GEN|total[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[0]~0_combout\ = (\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & 
-- (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[0]~1\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Equal0~2_combout\ & !\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal0~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_24~62_combout\,
	datad => VCC,
	combout => \Inst_top_level|INST_CLK_GEN|total[0]~0_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[0]~1\);

-- Location: LCCOMB_X88_Y43_N12
\Inst_top_level|INST_CLK_GEN|total[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[2]~5\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & (\Inst_top_level|INST_CLK_GEN|total[2]~5\ & VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[2]~5\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|total[2]~5\))))
-- \Inst_top_level|INST_CLK_GEN|total[3]~7\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\ & !\Inst_top_level|INST_CLK_GEN|total[2]~5\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~2_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_20~58_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[2]~5\,
	combout => \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[3]~7\);

-- Location: LCCOMB_X88_Y43_N14
\Inst_top_level|INST_CLK_GEN|total[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ $ (\Inst_top_level|INST_CLK_GEN|total[3]~7\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|total[4]~9\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\ & !\Inst_top_level|INST_CLK_GEN|total[3]~7\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[4]~2_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[3]~7\,
	combout => \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[4]~9\);

-- Location: LCCOMB_X88_Y43_N16
\Inst_top_level|INST_CLK_GEN|total[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\ = (\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[4]~9\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & (\Inst_top_level|INST_CLK_GEN|total[4]~9\ & VCC)))) # (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[4]~9\) # (GND))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|total[4]~9\))))
-- \Inst_top_level|INST_CLK_GEN|total[5]~11\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\ & !\Inst_top_level|INST_CLK_GEN|total[4]~9\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~6_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_18~54_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[4]~9\,
	combout => \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[5]~11\);

-- Location: LCCOMB_X88_Y43_N18
\Inst_top_level|INST_CLK_GEN|total[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\ = ((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ $ (\Inst_top_level|INST_CLK_GEN|total[5]~11\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|total[6]~13\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & ((!\Inst_top_level|INST_CLK_GEN|total[5]~11\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\ & !\Inst_top_level|INST_CLK_GEN|total[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[6]~1_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_17~52_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[5]~11\,
	combout => \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[6]~13\);

-- Location: LCCOMB_X88_Y43_N20
\Inst_top_level|INST_CLK_GEN|total[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\ = (\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & 
-- (!\Inst_top_level|INST_CLK_GEN|total[6]~13\)) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (\Inst_top_level|INST_CLK_GEN|total[6]~13\ & VCC)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[6]~13\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[6]~13\))))
-- \Inst_top_level|INST_CLK_GEN|total[7]~15\ = CARRY((\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & !\Inst_top_level|INST_CLK_GEN|total[6]~13\)) 
-- # (!\Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\ & ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|freq_out[7]~0_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[6]~13\,
	combout => \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[7]~15\);

-- Location: LCCOMB_X88_Y43_N22
\Inst_top_level|INST_CLK_GEN|total[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\ = ((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ $ (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ $ (\Inst_top_level|INST_CLK_GEN|total[7]~15\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|total[8]~17\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & (\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\ & !\Inst_top_level|INST_CLK_GEN|total[7]~15\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[8]~4_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[7]~15\,
	combout => \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[8]~17\);

-- Location: LCCOMB_X88_Y43_N24
\Inst_top_level|INST_CLK_GEN|total[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[8]~17\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[8]~17\) # (GND))))) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & ((\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ 
-- & (\Inst_top_level|INST_CLK_GEN|total[8]~17\ & VCC)) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[8]~17\))))
-- \Inst_top_level|INST_CLK_GEN|total[9]~19\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & ((!\Inst_top_level|INST_CLK_GEN|total[8]~17\) # (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\ & (!\Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\ & !\Inst_top_level|INST_CLK_GEN|total[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|freq_out[9]~5_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[8]~17\,
	combout => \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[9]~19\);

-- Location: LCCOMB_X88_Y43_N26
\Inst_top_level|INST_CLK_GEN|total[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\ = ((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ $ (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ $ (\Inst_top_level|INST_CLK_GEN|total[9]~19\)))) # (GND)
-- \Inst_top_level|INST_CLK_GEN|total[10]~21\ = CARRY((\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|total[9]~19\) # (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Add2~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\ & !\Inst_top_level|INST_CLK_GEN|total[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Add2~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_13~44_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[9]~19\,
	combout => \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[10]~21\);

-- Location: LCCOMB_X88_Y43_N28
\Inst_top_level|INST_CLK_GEN|total[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[10]~21\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[10]~21\))
-- \Inst_top_level|INST_CLK_GEN|total[11]~23\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[10]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_12~42_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[10]~21\,
	combout => \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[11]~23\);

-- Location: LCCOMB_X88_Y43_N30
\Inst_top_level|INST_CLK_GEN|total[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[11]~23\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (\Inst_top_level|INST_CLK_GEN|total[11]~23\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[12]~25\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & !\Inst_top_level|INST_CLK_GEN|total[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[11]~23\,
	combout => \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[12]~25\);

-- Location: LCCOMB_X88_Y42_N0
\Inst_top_level|INST_CLK_GEN|total[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[12]~25\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[12]~25\))
-- \Inst_top_level|INST_CLK_GEN|total[13]~27\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[12]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[12]~25\,
	combout => \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[13]~27\);

-- Location: LCCOMB_X88_Y42_N4
\Inst_top_level|INST_CLK_GEN|total[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\Inst_top_level|INST_CLK_GEN|total[14]~29\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[14]~29\))
-- \Inst_top_level|INST_CLK_GEN|total[15]~31\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\) # (!\Inst_top_level|INST_CLK_GEN|total[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[14]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[15]~31\);

-- Location: LCCOMB_X88_Y42_N6
\Inst_top_level|INST_CLK_GEN|total[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[15]~31\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & (\Inst_top_level|INST_CLK_GEN|total[15]~31\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[16]~33\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\ & !\Inst_top_level|INST_CLK_GEN|total[15]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|op_6~32_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[15]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[16]~33\);

-- Location: LCCOMB_X88_Y42_N14
\Inst_top_level|INST_CLK_GEN|total[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (!\Inst_top_level|INST_CLK_GEN|total[19]~39\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\Inst_top_level|INST_CLK_GEN|total[19]~39\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[20]~41\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & !\Inst_top_level|INST_CLK_GEN|total[19]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[19]~39\,
	combout => \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[20]~41\);

-- Location: LCCOMB_X88_Y42_N18
\Inst_top_level|INST_CLK_GEN|total[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297) & (!\Inst_top_level|INST_CLK_GEN|total[21]~43\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297) & (\Inst_top_level|INST_CLK_GEN|total[21]~43\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[22]~45\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297) & !\Inst_top_level|INST_CLK_GEN|total[21]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(297),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[21]~43\,
	combout => \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[22]~45\);

-- Location: LCCOMB_X88_Y42_N20
\Inst_top_level|INST_CLK_GEN|total[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264) & ((\Inst_top_level|INST_CLK_GEN|total[22]~45\) # (GND))) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264) & (!\Inst_top_level|INST_CLK_GEN|total[22]~45\))
-- \Inst_top_level|INST_CLK_GEN|total[23]~47\ = CARRY((\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264)) # (!\Inst_top_level|INST_CLK_GEN|total[22]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(264),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[22]~45\,
	combout => \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[23]~47\);

-- Location: LCCOMB_X88_Y42_N22
\Inst_top_level|INST_CLK_GEN|total[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\ = (\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231) & (!\Inst_top_level|INST_CLK_GEN|total[23]~47\ & VCC)) # 
-- (!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231) & (\Inst_top_level|INST_CLK_GEN|total[23]~47\ $ (GND)))
-- \Inst_top_level|INST_CLK_GEN|total[24]~49\ = CARRY((!\Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231) & !\Inst_top_level|INST_CLK_GEN|total[23]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Div0|auto_generated|divider|divider|selnose\(231),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|total[23]~47\,
	combout => \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|total[24]~49\);

-- Location: LCCOMB_X88_Y42_N24
\Inst_top_level|INST_CLK_GEN|total[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\ = \Inst_top_level|INST_CLK_GEN|total[24]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Inst_top_level|INST_CLK_GEN|total[24]~49\,
	combout => \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\);

-- Location: LCCOMB_X88_Y42_N30
\Inst_top_level|INST_CLK_GEN|two[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[24]~0_combout\ = \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[24]~0_combout\);

-- Location: LCCOMB_X90_Y40_N16
\Inst_top_level|INST_CLK_GEN|counter[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[21]~68_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(21) & (!\Inst_top_level|INST_CLK_GEN|counter[20]~67\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(21) & ((\Inst_top_level|INST_CLK_GEN|counter[20]~67\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[21]~69\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[20]~67\) # (!\Inst_top_level|INST_CLK_GEN|counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(21),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[20]~67\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[21]~68_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[21]~69\);

-- Location: FF_X90_Y40_N17
\Inst_top_level|INST_CLK_GEN|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[21]~68_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(21));

-- Location: LCCOMB_X90_Y42_N28
\Inst_top_level|INST_CLK_GEN|two[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[19]~10_combout\ = \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[19]~10_combout\);

-- Location: LCCOMB_X90_Y40_N10
\Inst_top_level|INST_CLK_GEN|counter[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[18]~62_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(18) & (\Inst_top_level|INST_CLK_GEN|counter[17]~61\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(18) & (!\Inst_top_level|INST_CLK_GEN|counter[17]~61\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[18]~63\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(18) & !\Inst_top_level|INST_CLK_GEN|counter[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(18),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[17]~61\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[18]~62_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[18]~63\);

-- Location: FF_X90_Y40_N11
\Inst_top_level|INST_CLK_GEN|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[18]~62_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(18));

-- Location: LCCOMB_X90_Y40_N8
\Inst_top_level|INST_CLK_GEN|counter[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[17]~60_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(17) & (!\Inst_top_level|INST_CLK_GEN|counter[16]~59\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(17) & ((\Inst_top_level|INST_CLK_GEN|counter[16]~59\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[17]~61\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[16]~59\) # (!\Inst_top_level|INST_CLK_GEN|counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(17),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[16]~59\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[17]~60_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[17]~61\);

-- Location: FF_X90_Y42_N21
\Inst_top_level|INST_CLK_GEN|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[17]~60_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(17));

-- Location: LCCOMB_X91_Y42_N24
\Inst_top_level|INST_CLK_GEN|two[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[15]~18_combout\ = \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[15]~18_combout\);

-- Location: LCCOMB_X91_Y42_N0
\Inst_top_level|INST_CLK_GEN|two[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[12]~24_combout\ = \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[12]~24_combout\);

-- Location: LCCOMB_X90_Y41_N28
\Inst_top_level|INST_CLK_GEN|counter[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[11]~48_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(11) & (!\Inst_top_level|INST_CLK_GEN|counter[10]~47\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(11) & ((\Inst_top_level|INST_CLK_GEN|counter[10]~47\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[11]~49\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[10]~47\) # (!\Inst_top_level|INST_CLK_GEN|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[10]~47\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[11]~48_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[11]~49\);

-- Location: FF_X90_Y42_N31
\Inst_top_level|INST_CLK_GEN|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[11]~48_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(11));

-- Location: LCCOMB_X90_Y41_N26
\Inst_top_level|INST_CLK_GEN|counter[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[10]~46_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(10) & (\Inst_top_level|INST_CLK_GEN|counter[9]~45\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(10) & (!\Inst_top_level|INST_CLK_GEN|counter[9]~45\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[10]~47\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(10) & !\Inst_top_level|INST_CLK_GEN|counter[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[9]~45\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[10]~46_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[10]~47\);

-- Location: FF_X90_Y41_N27
\Inst_top_level|INST_CLK_GEN|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[10]~46_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(10));

-- Location: LCCOMB_X90_Y43_N0
\Inst_top_level|INST_CLK_GEN|two[9]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[9]~30_combout\ = \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[9]~30_combout\);

-- Location: LCCOMB_X90_Y41_N22
\Inst_top_level|INST_CLK_GEN|counter[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[8]~42_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(8) & (\Inst_top_level|INST_CLK_GEN|counter[7]~41\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(8) & (!\Inst_top_level|INST_CLK_GEN|counter[7]~41\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[8]~43\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(8) & !\Inst_top_level|INST_CLK_GEN|counter[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[7]~41\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[8]~42_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[8]~43\);

-- Location: FF_X90_Y41_N23
\Inst_top_level|INST_CLK_GEN|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[8]~42_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(8));

-- Location: LCCOMB_X90_Y43_N2
\Inst_top_level|INST_CLK_GEN|two[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[6]~36_combout\ = \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[6]~36_combout\);

-- Location: LCCOMB_X90_Y43_N4
\Inst_top_level|INST_CLK_GEN|two[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[5]~38_combout\ = \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[5]~38_combout\);

-- Location: LCCOMB_X88_Y43_N2
\Inst_top_level|INST_CLK_GEN|two[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[4]~40_combout\ = \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[4]~40_combout\);

-- Location: LCCOMB_X88_Y43_N0
\Inst_top_level|INST_CLK_GEN|two[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[3]~42_combout\ = \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[3]~42_combout\);

-- Location: LCCOMB_X89_Y43_N4
\Inst_top_level|INST_CLK_GEN|two[2]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|two[2]~44_combout\ = \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|two[2]~44_combout\);

-- Location: LCCOMB_X90_Y43_N6
\Inst_top_level|INST_CLK_GEN|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[0]~48_combout\ & !\Inst_top_level|INST_CLK_GEN|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[0]~48_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datad => VCC,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\);

-- Location: LCCOMB_X90_Y43_N8
\Inst_top_level|INST_CLK_GEN|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[1]~46_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(1) & !\Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\)) # (!\Inst_top_level|INST_CLK_GEN|two[1]~46_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|counter\(1)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[1]~46_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~1_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\);

-- Location: LCCOMB_X90_Y43_N10
\Inst_top_level|INST_CLK_GEN|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(2) & (\Inst_top_level|INST_CLK_GEN|two[2]~44_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(2) & 
-- ((\Inst_top_level|INST_CLK_GEN|two[2]~44_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(2),
	datab => \Inst_top_level|INST_CLK_GEN|two[2]~44_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~3_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\);

-- Location: LCCOMB_X90_Y43_N12
\Inst_top_level|INST_CLK_GEN|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(3) & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\) # (!\Inst_top_level|INST_CLK_GEN|two[3]~42_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(3) & 
-- (!\Inst_top_level|INST_CLK_GEN|two[3]~42_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datab => \Inst_top_level|INST_CLK_GEN|two[3]~42_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~5_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\);

-- Location: LCCOMB_X90_Y43_N14
\Inst_top_level|INST_CLK_GEN|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(4) & (\Inst_top_level|INST_CLK_GEN|two[4]~40_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(4) & 
-- ((\Inst_top_level|INST_CLK_GEN|two[4]~40_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datab => \Inst_top_level|INST_CLK_GEN|two[4]~40_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~7_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\);

-- Location: LCCOMB_X90_Y43_N16
\Inst_top_level|INST_CLK_GEN|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(5) & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\) # (!\Inst_top_level|INST_CLK_GEN|two[5]~38_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(5) & 
-- (!\Inst_top_level|INST_CLK_GEN|two[5]~38_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(5),
	datab => \Inst_top_level|INST_CLK_GEN|two[5]~38_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~9_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\);

-- Location: LCCOMB_X90_Y43_N18
\Inst_top_level|INST_CLK_GEN|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(6) & (\Inst_top_level|INST_CLK_GEN|two[6]~36_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(6) & 
-- ((\Inst_top_level|INST_CLK_GEN|two[6]~36_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datab => \Inst_top_level|INST_CLK_GEN|two[6]~36_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~11_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\);

-- Location: LCCOMB_X90_Y43_N20
\Inst_top_level|INST_CLK_GEN|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[7]~34_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(7) & !\Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\)) # (!\Inst_top_level|INST_CLK_GEN|two[7]~34_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|counter\(7)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[7]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~13_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\);

-- Location: LCCOMB_X90_Y43_N22
\Inst_top_level|INST_CLK_GEN|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[8]~32_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(8)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[8]~32_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(8) & !\Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[8]~32_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~15_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\);

-- Location: LCCOMB_X90_Y43_N24
\Inst_top_level|INST_CLK_GEN|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(9) & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\) # (!\Inst_top_level|INST_CLK_GEN|two[9]~30_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(9) & 
-- (!\Inst_top_level|INST_CLK_GEN|two[9]~30_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(9),
	datab => \Inst_top_level|INST_CLK_GEN|two[9]~30_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~17_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\);

-- Location: LCCOMB_X90_Y43_N26
\Inst_top_level|INST_CLK_GEN|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[10]~28_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(10)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[10]~28_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(10) & !\Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[10]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~19_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\);

-- Location: LCCOMB_X90_Y43_N28
\Inst_top_level|INST_CLK_GEN|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[11]~26_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(11) & !\Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[11]~26_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(11)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[11]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~21_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\);

-- Location: LCCOMB_X90_Y43_N30
\Inst_top_level|INST_CLK_GEN|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(12) & (\Inst_top_level|INST_CLK_GEN|two[12]~24_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(12) & 
-- ((\Inst_top_level|INST_CLK_GEN|two[12]~24_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datab => \Inst_top_level|INST_CLK_GEN|two[12]~24_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~23_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\);

-- Location: LCCOMB_X90_Y42_N0
\Inst_top_level|INST_CLK_GEN|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[13]~22_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(13) & !\Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[13]~22_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(13)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[13]~22_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~25_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\);

-- Location: LCCOMB_X90_Y42_N2
\Inst_top_level|INST_CLK_GEN|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[14]~20_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(14)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[14]~20_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(14) & !\Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[14]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~27_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\);

-- Location: LCCOMB_X90_Y42_N4
\Inst_top_level|INST_CLK_GEN|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(15) & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\) # (!\Inst_top_level|INST_CLK_GEN|two[15]~18_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(15) 
-- & (!\Inst_top_level|INST_CLK_GEN|two[15]~18_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datab => \Inst_top_level|INST_CLK_GEN|two[15]~18_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~29_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\);

-- Location: LCCOMB_X90_Y42_N6
\Inst_top_level|INST_CLK_GEN|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[16]~16_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(16)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[16]~16_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(16) & !\Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[16]~16_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(16),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~31_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\);

-- Location: LCCOMB_X90_Y42_N8
\Inst_top_level|INST_CLK_GEN|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[17]~14_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(17) & !\Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[17]~14_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(17)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[17]~14_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(17),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~33_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\);

-- Location: LCCOMB_X90_Y42_N10
\Inst_top_level|INST_CLK_GEN|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[18]~12_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(18)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[18]~12_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(18) & !\Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[18]~12_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(18),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~35_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\);

-- Location: LCCOMB_X90_Y42_N12
\Inst_top_level|INST_CLK_GEN|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(19) & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\) # (!\Inst_top_level|INST_CLK_GEN|two[19]~10_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(19) 
-- & (!\Inst_top_level|INST_CLK_GEN|two[19]~10_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(19),
	datab => \Inst_top_level|INST_CLK_GEN|two[19]~10_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~37_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\);

-- Location: LCCOMB_X90_Y42_N14
\Inst_top_level|INST_CLK_GEN|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[20]~8_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(20)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[20]~8_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(20) & !\Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[20]~8_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(20),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~39_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\);

-- Location: LCCOMB_X90_Y42_N16
\Inst_top_level|INST_CLK_GEN|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[21]~6_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(21) & !\Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\)) # (!\Inst_top_level|INST_CLK_GEN|two[21]~6_combout\ 
-- & ((\Inst_top_level|INST_CLK_GEN|counter\(21)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[21]~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(21),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~41_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\);

-- Location: LCCOMB_X90_Y42_N18
\Inst_top_level|INST_CLK_GEN|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[22]~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(22)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|two[22]~4_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(22) & !\Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[22]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(22),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~43_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\);

-- Location: LCCOMB_X90_Y42_N20
\Inst_top_level|INST_CLK_GEN|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|two[23]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(23) & !\Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\)) # (!\Inst_top_level|INST_CLK_GEN|two[23]~2_combout\ 
-- & ((\Inst_top_level|INST_CLK_GEN|counter\(23)) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|two[23]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(23),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~45_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\);

-- Location: LCCOMB_X90_Y42_N22
\Inst_top_level|INST_CLK_GEN|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~49_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(24) & (\Inst_top_level|INST_CLK_GEN|two[24]~0_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(24) & 
-- ((\Inst_top_level|INST_CLK_GEN|two[24]~0_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(24),
	datab => \Inst_top_level|INST_CLK_GEN|two[24]~0_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~47_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan0~49_cout\);

-- Location: LCCOMB_X90_Y42_N24
\Inst_top_level|INST_CLK_GEN|LessThan0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\ = (\Inst_top_level|INST_CLK_GEN|LessThan0~49_cout\ & !\Inst_top_level|INST_CLK_GEN|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|counter\(25),
	cin => \Inst_top_level|INST_CLK_GEN|LessThan0~49_cout\,
	combout => \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\);

-- Location: LCCOMB_X89_Y42_N28
\Inst_top_level|INST_CLK_GEN|states~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|states~0_combout\ = (\Inst_top_level|INST_CLK_GEN|states~q\ & (\Inst_top_level|INST_CLK_GEN|Equal1~8_combout\ & (\Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\))) # (!\Inst_top_level|INST_CLK_GEN|states~q\ & 
-- (((!\Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal1~8_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|states~q\,
	datad => \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|states~0_combout\);

-- Location: FF_X89_Y42_N29
\Inst_top_level|INST_CLK_GEN|states\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|states~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|states~q\);

-- Location: LCCOMB_X89_Y42_N30
\Inst_top_level|INST_CLK_GEN|counter[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\ = ((\Inst_top_level|INST_CLK_GEN|states~q\ & (!\Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\)) # (!\Inst_top_level|INST_CLK_GEN|states~q\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\)))) 
-- # (!\Inst_top_level|INST_CLK_GEN|Equal1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|Equal1~8_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|states~q\,
	datad => \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\);

-- Location: FF_X90_Y41_N7
\Inst_top_level|INST_CLK_GEN|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[0]~26_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(0));

-- Location: LCCOMB_X90_Y41_N8
\Inst_top_level|INST_CLK_GEN|counter[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[1]~28_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(1) & (!\Inst_top_level|INST_CLK_GEN|counter[0]~27\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(1) & ((\Inst_top_level|INST_CLK_GEN|counter[0]~27\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[1]~29\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[0]~27\) # (!\Inst_top_level|INST_CLK_GEN|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[0]~27\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[1]~28_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[1]~29\);

-- Location: FF_X90_Y41_N9
\Inst_top_level|INST_CLK_GEN|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[1]~28_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(1));

-- Location: LCCOMB_X90_Y41_N10
\Inst_top_level|INST_CLK_GEN|counter[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[2]~30_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(2) & (\Inst_top_level|INST_CLK_GEN|counter[1]~29\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(2) & (!\Inst_top_level|INST_CLK_GEN|counter[1]~29\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[2]~31\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(2) & !\Inst_top_level|INST_CLK_GEN|counter[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[1]~29\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[2]~30_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[2]~31\);

-- Location: LCCOMB_X90_Y41_N12
\Inst_top_level|INST_CLK_GEN|counter[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[3]~32_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(3) & (!\Inst_top_level|INST_CLK_GEN|counter[2]~31\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(3) & ((\Inst_top_level|INST_CLK_GEN|counter[2]~31\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[3]~33\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[2]~31\) # (!\Inst_top_level|INST_CLK_GEN|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[2]~31\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[3]~32_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[3]~33\);

-- Location: LCCOMB_X90_Y41_N14
\Inst_top_level|INST_CLK_GEN|counter[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[4]~34_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(4) & (\Inst_top_level|INST_CLK_GEN|counter[3]~33\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(4) & (!\Inst_top_level|INST_CLK_GEN|counter[3]~33\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[4]~35\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(4) & !\Inst_top_level|INST_CLK_GEN|counter[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[3]~33\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[4]~34_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[4]~35\);

-- Location: FF_X90_Y41_N15
\Inst_top_level|INST_CLK_GEN|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[4]~34_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(4));

-- Location: LCCOMB_X90_Y41_N16
\Inst_top_level|INST_CLK_GEN|counter[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[5]~36_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(5) & (!\Inst_top_level|INST_CLK_GEN|counter[4]~35\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(5) & ((\Inst_top_level|INST_CLK_GEN|counter[4]~35\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[5]~37\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[4]~35\) # (!\Inst_top_level|INST_CLK_GEN|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[4]~35\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[5]~36_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[5]~37\);

-- Location: FF_X90_Y41_N17
\Inst_top_level|INST_CLK_GEN|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[5]~36_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(5));

-- Location: LCCOMB_X90_Y41_N18
\Inst_top_level|INST_CLK_GEN|counter[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[6]~38_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(6) & (\Inst_top_level|INST_CLK_GEN|counter[5]~37\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(6) & (!\Inst_top_level|INST_CLK_GEN|counter[5]~37\ & VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[6]~39\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(6) & !\Inst_top_level|INST_CLK_GEN|counter[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[5]~37\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[6]~38_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[6]~39\);

-- Location: FF_X90_Y42_N17
\Inst_top_level|INST_CLK_GEN|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[6]~38_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(6));

-- Location: LCCOMB_X90_Y41_N20
\Inst_top_level|INST_CLK_GEN|counter[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[7]~40_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(7) & (!\Inst_top_level|INST_CLK_GEN|counter[6]~39\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(7) & ((\Inst_top_level|INST_CLK_GEN|counter[6]~39\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[7]~41\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[6]~39\) # (!\Inst_top_level|INST_CLK_GEN|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(7),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[6]~39\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[7]~40_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[7]~41\);

-- Location: FF_X90_Y42_N25
\Inst_top_level|INST_CLK_GEN|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[7]~40_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(7));

-- Location: LCCOMB_X90_Y41_N24
\Inst_top_level|INST_CLK_GEN|counter[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[9]~44_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(9) & (!\Inst_top_level|INST_CLK_GEN|counter[8]~43\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(9) & ((\Inst_top_level|INST_CLK_GEN|counter[8]~43\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[9]~45\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[8]~43\) # (!\Inst_top_level|INST_CLK_GEN|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(9),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[8]~43\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[9]~44_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[9]~45\);

-- Location: FF_X90_Y41_N25
\Inst_top_level|INST_CLK_GEN|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[9]~44_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(9));

-- Location: LCCOMB_X90_Y40_N0
\Inst_top_level|INST_CLK_GEN|counter[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[13]~52_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(13) & (!\Inst_top_level|INST_CLK_GEN|counter[12]~51\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(13) & ((\Inst_top_level|INST_CLK_GEN|counter[12]~51\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[13]~53\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[12]~51\) # (!\Inst_top_level|INST_CLK_GEN|counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[12]~51\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[13]~52_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[13]~53\);

-- Location: FF_X90_Y40_N1
\Inst_top_level|INST_CLK_GEN|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[13]~52_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(13));

-- Location: LCCOMB_X90_Y40_N2
\Inst_top_level|INST_CLK_GEN|counter[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[14]~54_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(14) & (\Inst_top_level|INST_CLK_GEN|counter[13]~53\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(14) & (!\Inst_top_level|INST_CLK_GEN|counter[13]~53\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[14]~55\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(14) & !\Inst_top_level|INST_CLK_GEN|counter[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[13]~53\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[14]~54_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[14]~55\);

-- Location: FF_X90_Y40_N3
\Inst_top_level|INST_CLK_GEN|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[14]~54_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(14));

-- Location: LCCOMB_X90_Y40_N4
\Inst_top_level|INST_CLK_GEN|counter[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[15]~56_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(15) & (!\Inst_top_level|INST_CLK_GEN|counter[14]~55\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(15) & ((\Inst_top_level|INST_CLK_GEN|counter[14]~55\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[15]~57\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[14]~55\) # (!\Inst_top_level|INST_CLK_GEN|counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[14]~55\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[15]~56_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[15]~57\);

-- Location: FF_X90_Y40_N5
\Inst_top_level|INST_CLK_GEN|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[15]~56_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(15));

-- Location: LCCOMB_X90_Y40_N6
\Inst_top_level|INST_CLK_GEN|counter[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[16]~58_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(16) & (\Inst_top_level|INST_CLK_GEN|counter[15]~57\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(16) & (!\Inst_top_level|INST_CLK_GEN|counter[15]~57\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[16]~59\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(16) & !\Inst_top_level|INST_CLK_GEN|counter[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(16),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[15]~57\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[16]~58_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[16]~59\);

-- Location: FF_X90_Y40_N7
\Inst_top_level|INST_CLK_GEN|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[16]~58_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(16));

-- Location: LCCOMB_X90_Y40_N12
\Inst_top_level|INST_CLK_GEN|counter[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[19]~64_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(19) & (!\Inst_top_level|INST_CLK_GEN|counter[18]~63\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(19) & ((\Inst_top_level|INST_CLK_GEN|counter[18]~63\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[19]~65\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[18]~63\) # (!\Inst_top_level|INST_CLK_GEN|counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(19),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[18]~63\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[19]~64_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[19]~65\);

-- Location: FF_X90_Y42_N15
\Inst_top_level|INST_CLK_GEN|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[19]~64_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(19));

-- Location: LCCOMB_X90_Y40_N14
\Inst_top_level|INST_CLK_GEN|counter[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[20]~66_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(20) & (\Inst_top_level|INST_CLK_GEN|counter[19]~65\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(20) & (!\Inst_top_level|INST_CLK_GEN|counter[19]~65\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[20]~67\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(20) & !\Inst_top_level|INST_CLK_GEN|counter[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(20),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[19]~65\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[20]~66_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[20]~67\);

-- Location: FF_X90_Y42_N13
\Inst_top_level|INST_CLK_GEN|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[20]~66_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(20));

-- Location: LCCOMB_X90_Y40_N18
\Inst_top_level|INST_CLK_GEN|counter[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[22]~70_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(22) & (\Inst_top_level|INST_CLK_GEN|counter[21]~69\ $ (GND))) # (!\Inst_top_level|INST_CLK_GEN|counter\(22) & (!\Inst_top_level|INST_CLK_GEN|counter[21]~69\ & 
-- VCC))
-- \Inst_top_level|INST_CLK_GEN|counter[22]~71\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(22) & !\Inst_top_level|INST_CLK_GEN|counter[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(22),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[21]~69\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[22]~70_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[22]~71\);

-- Location: FF_X90_Y40_N19
\Inst_top_level|INST_CLK_GEN|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[22]~70_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(22));

-- Location: LCCOMB_X90_Y40_N20
\Inst_top_level|INST_CLK_GEN|counter[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[23]~72_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(23) & (!\Inst_top_level|INST_CLK_GEN|counter[22]~71\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(23) & ((\Inst_top_level|INST_CLK_GEN|counter[22]~71\) # (GND)))
-- \Inst_top_level|INST_CLK_GEN|counter[23]~73\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter[22]~71\) # (!\Inst_top_level|INST_CLK_GEN|counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(23),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|counter[22]~71\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[23]~72_combout\,
	cout => \Inst_top_level|INST_CLK_GEN|counter[23]~73\);

-- Location: FF_X90_Y40_N21
\Inst_top_level|INST_CLK_GEN|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[23]~72_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(23));

-- Location: LCCOMB_X90_Y40_N24
\Inst_top_level|INST_CLK_GEN|counter[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|counter[25]~76_combout\ = \Inst_top_level|INST_CLK_GEN|counter[24]~75\ $ (\Inst_top_level|INST_CLK_GEN|counter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|INST_CLK_GEN|counter\(25),
	cin => \Inst_top_level|INST_CLK_GEN|counter[24]~75\,
	combout => \Inst_top_level|INST_CLK_GEN|counter[25]~76_combout\);

-- Location: FF_X90_Y40_N25
\Inst_top_level|INST_CLK_GEN|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[25]~76_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(25));

-- Location: FF_X90_Y42_N19
\Inst_top_level|INST_CLK_GEN|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_CLK_GEN|counter[3]~32_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(3));

-- Location: FF_X90_Y41_N11
\Inst_top_level|INST_CLK_GEN|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|counter[2]~30_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sclr => \Inst_top_level|INST_CLK_GEN|counter[9]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|counter\(2));

-- Location: LCCOMB_X89_Y43_N6
\Inst_top_level|INST_CLK_GEN|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\ = CARRY((!\Inst_top_level|INST_CLK_GEN|counter\(0) & \Inst_top_level|INST_CLK_GEN|total[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(0),
	datab => \Inst_top_level|INST_CLK_GEN|total[0]~0_combout\,
	datad => VCC,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\);

-- Location: LCCOMB_X89_Y43_N8
\Inst_top_level|INST_CLK_GEN|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[1]~2_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(1) & !\Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\)) # (!\Inst_top_level|INST_CLK_GEN|total[1]~2_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|counter\(1)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[1]~2_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(1),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~1_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\);

-- Location: LCCOMB_X89_Y43_N10
\Inst_top_level|INST_CLK_GEN|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[2]~4_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(2)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[2]~4_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(2) & !\Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[2]~4_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(2),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~3_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\);

-- Location: LCCOMB_X89_Y43_N12
\Inst_top_level|INST_CLK_GEN|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[3]~6_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(3) & !\Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\)) # (!\Inst_top_level|INST_CLK_GEN|total[3]~6_combout\ & 
-- ((\Inst_top_level|INST_CLK_GEN|counter\(3)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[3]~6_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(3),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~5_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\);

-- Location: LCCOMB_X89_Y43_N14
\Inst_top_level|INST_CLK_GEN|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[4]~8_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(4)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[4]~8_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(4) & !\Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[4]~8_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(4),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~7_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\);

-- Location: LCCOMB_X89_Y43_N16
\Inst_top_level|INST_CLK_GEN|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[5]~10_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(5) & !\Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[5]~10_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(5)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[5]~10_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(5),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~9_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\);

-- Location: LCCOMB_X89_Y43_N18
\Inst_top_level|INST_CLK_GEN|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(6) & (\Inst_top_level|INST_CLK_GEN|total[6]~12_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(6) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[6]~12_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(6),
	datab => \Inst_top_level|INST_CLK_GEN|total[6]~12_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~11_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\);

-- Location: LCCOMB_X89_Y43_N20
\Inst_top_level|INST_CLK_GEN|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(7) & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\) # (!\Inst_top_level|INST_CLK_GEN|total[7]~14_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(7) & 
-- (!\Inst_top_level|INST_CLK_GEN|total[7]~14_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(7),
	datab => \Inst_top_level|INST_CLK_GEN|total[7]~14_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~13_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\);

-- Location: LCCOMB_X89_Y43_N22
\Inst_top_level|INST_CLK_GEN|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(8) & (\Inst_top_level|INST_CLK_GEN|total[8]~16_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(8) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[8]~16_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(8),
	datab => \Inst_top_level|INST_CLK_GEN|total[8]~16_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~15_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\);

-- Location: LCCOMB_X89_Y43_N24
\Inst_top_level|INST_CLK_GEN|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(9) & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\) # (!\Inst_top_level|INST_CLK_GEN|total[9]~18_combout\))) # (!\Inst_top_level|INST_CLK_GEN|counter\(9) & 
-- (!\Inst_top_level|INST_CLK_GEN|total[9]~18_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(9),
	datab => \Inst_top_level|INST_CLK_GEN|total[9]~18_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~17_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\);

-- Location: LCCOMB_X89_Y43_N26
\Inst_top_level|INST_CLK_GEN|LessThan1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[10]~20_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(10)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[10]~20_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(10) & !\Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[10]~20_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(10),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~19_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\);

-- Location: LCCOMB_X89_Y43_N28
\Inst_top_level|INST_CLK_GEN|LessThan1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(11) & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\) # (!\Inst_top_level|INST_CLK_GEN|total[11]~22_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(11) & (!\Inst_top_level|INST_CLK_GEN|total[11]~22_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(11),
	datab => \Inst_top_level|INST_CLK_GEN|total[11]~22_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~21_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\);

-- Location: LCCOMB_X89_Y43_N30
\Inst_top_level|INST_CLK_GEN|LessThan1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(12) & (\Inst_top_level|INST_CLK_GEN|total[12]~24_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(12) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[12]~24_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(12),
	datab => \Inst_top_level|INST_CLK_GEN|total[12]~24_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~23_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\);

-- Location: LCCOMB_X89_Y42_N0
\Inst_top_level|INST_CLK_GEN|LessThan1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[13]~26_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(13) & !\Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[13]~26_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(13)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[13]~26_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(13),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~25_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\);

-- Location: LCCOMB_X89_Y42_N2
\Inst_top_level|INST_CLK_GEN|LessThan1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[14]~28_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(14)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[14]~28_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(14) & !\Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[14]~28_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(14),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~27_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\);

-- Location: LCCOMB_X89_Y42_N4
\Inst_top_level|INST_CLK_GEN|LessThan1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(15) & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\) # (!\Inst_top_level|INST_CLK_GEN|total[15]~30_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(15) & (!\Inst_top_level|INST_CLK_GEN|total[15]~30_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(15),
	datab => \Inst_top_level|INST_CLK_GEN|total[15]~30_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~29_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\);

-- Location: LCCOMB_X89_Y42_N6
\Inst_top_level|INST_CLK_GEN|LessThan1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(16) & (\Inst_top_level|INST_CLK_GEN|total[16]~32_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(16) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[16]~32_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(16),
	datab => \Inst_top_level|INST_CLK_GEN|total[16]~32_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~31_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\);

-- Location: LCCOMB_X89_Y42_N8
\Inst_top_level|INST_CLK_GEN|LessThan1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[17]~34_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(17) & !\Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[17]~34_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(17)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[17]~34_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(17),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~33_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\);

-- Location: LCCOMB_X89_Y42_N10
\Inst_top_level|INST_CLK_GEN|LessThan1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[18]~36_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(18)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[18]~36_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(18) & !\Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[18]~36_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(18),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~35_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\);

-- Location: LCCOMB_X89_Y42_N12
\Inst_top_level|INST_CLK_GEN|LessThan1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[19]~38_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(19) & !\Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[19]~38_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(19)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[19]~38_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(19),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~37_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\);

-- Location: LCCOMB_X89_Y42_N14
\Inst_top_level|INST_CLK_GEN|LessThan1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[20]~40_combout\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\) # (!\Inst_top_level|INST_CLK_GEN|counter\(20)))) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[20]~40_combout\ & (!\Inst_top_level|INST_CLK_GEN|counter\(20) & !\Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[20]~40_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(20),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~39_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\);

-- Location: LCCOMB_X89_Y42_N16
\Inst_top_level|INST_CLK_GEN|LessThan1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|total[21]~42_combout\ & (\Inst_top_level|INST_CLK_GEN|counter\(21) & !\Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\)) # 
-- (!\Inst_top_level|INST_CLK_GEN|total[21]~42_combout\ & ((\Inst_top_level|INST_CLK_GEN|counter\(21)) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|total[21]~42_combout\,
	datab => \Inst_top_level|INST_CLK_GEN|counter\(21),
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~41_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\);

-- Location: LCCOMB_X89_Y42_N18
\Inst_top_level|INST_CLK_GEN|LessThan1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(22) & (\Inst_top_level|INST_CLK_GEN|total[22]~44_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(22) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[22]~44_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(22),
	datab => \Inst_top_level|INST_CLK_GEN|total[22]~44_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~43_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\);

-- Location: LCCOMB_X89_Y42_N20
\Inst_top_level|INST_CLK_GEN|LessThan1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(23) & ((!\Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\) # (!\Inst_top_level|INST_CLK_GEN|total[23]~46_combout\))) # 
-- (!\Inst_top_level|INST_CLK_GEN|counter\(23) & (!\Inst_top_level|INST_CLK_GEN|total[23]~46_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(23),
	datab => \Inst_top_level|INST_CLK_GEN|total[23]~46_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~45_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\);

-- Location: LCCOMB_X89_Y42_N22
\Inst_top_level|INST_CLK_GEN|LessThan1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\ = CARRY((\Inst_top_level|INST_CLK_GEN|counter\(24) & (\Inst_top_level|INST_CLK_GEN|total[24]~48_combout\ & !\Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(24) & 
-- ((\Inst_top_level|INST_CLK_GEN|total[24]~48_combout\) # (!\Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_CLK_GEN|counter\(24),
	datab => \Inst_top_level|INST_CLK_GEN|total[24]~48_combout\,
	datad => VCC,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~47_cout\,
	cout => \Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\);

-- Location: LCCOMB_X89_Y42_N24
\Inst_top_level|INST_CLK_GEN|LessThan1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\ = (\Inst_top_level|INST_CLK_GEN|counter\(25) & (\Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\ & \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\)) # (!\Inst_top_level|INST_CLK_GEN|counter\(25) & 
-- ((\Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\) # (\Inst_top_level|INST_CLK_GEN|total[25]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|counter\(25),
	datad => \Inst_top_level|INST_CLK_GEN|total[25]~50_combout\,
	cin => \Inst_top_level|INST_CLK_GEN|LessThan1~49_cout\,
	combout => \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\);

-- Location: LCCOMB_X89_Y42_N26
\Inst_top_level|INST_CLK_GEN|clock_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_CLK_GEN|clock_out~0_combout\ = (\Inst_top_level|INST_CLK_GEN|states~q\ & (\Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\)) # (!\Inst_top_level|INST_CLK_GEN|states~q\ & ((!\Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_CLK_GEN|LessThan1~50_combout\,
	datac => \Inst_top_level|INST_CLK_GEN|states~q\,
	datad => \Inst_top_level|INST_CLK_GEN|LessThan0~50_combout\,
	combout => \Inst_top_level|INST_CLK_GEN|clock_out~0_combout\);

-- Location: FF_X89_Y42_N27
\Inst_top_level|INST_CLK_GEN|clock_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_CLK_GEN|clock_out~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_CLK_GEN|clock_out~q\);

-- Location: LCCOMB_X92_Y39_N18
\Inst_top_level|FinaloClk_Gen~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FinaloClk_Gen~0_combout\ = (\Inst_top_level|FinaloClk_Gen~q\ & ((\Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\) # ((\Inst_top_level|Inst_Key0|btn_reg~q\) # (!\Inst_top_level|INST_StateMachine|current_state.INIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|Inst_clk_Reset_Delay|oRESET~q\,
	datab => \Inst_top_level|FinaloClk_Gen~q\,
	datac => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	datad => \Inst_top_level|Inst_Key0|btn_reg~q\,
	combout => \Inst_top_level|FinaloClk_Gen~0_combout\);

-- Location: LCCOMB_X92_Y39_N20
\Inst_top_level|FinaloClk_Gen~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|FinaloClk_Gen~1_combout\ = (\Inst_top_level|FinaloClk_Gen~0_combout\) # ((!\Inst_top_level|BIGReset~combout\ & (\Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\ & \Inst_top_level|INST_CLK_GEN|clock_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|BIGReset~combout\,
	datab => \Inst_top_level|INST_StateMachine|current_state.CLOCK_GEN_MODE~q\,
	datac => \Inst_top_level|INST_CLK_GEN|clock_out~q\,
	datad => \Inst_top_level|FinaloClk_Gen~0_combout\,
	combout => \Inst_top_level|FinaloClk_Gen~1_combout\);

-- Location: FF_X92_Y39_N21
\Inst_top_level|FinaloClk_Gen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|FinaloClk_Gen~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|FinaloClk_Gen~q\);

-- Location: FF_X90_Y37_N29
\Inst_top_level|FinaloPWM\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|FinaloPWM~q\);

-- Location: LCCOMB_X66_Y42_N8
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & (((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|sda_int~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\);

-- Location: LCCOMB_X66_Y42_N10
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)) # 
-- (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Selector29~1_combout\);

-- Location: LCCOMB_X63_Y42_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & 
-- (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\)) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~2_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~4_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\);

-- Location: LCCOMB_X63_Y42_N14
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\) # ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~6_combout\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~5_combout\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Add0~14_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~7_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\);

-- Location: LCCOMB_X66_Y42_N22
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|LessThan1~0_combout\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|process_0~8_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\);

-- Location: FF_X66_Y42_N23
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~0_combout\,
	ena => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\);

-- Location: LCCOMB_X66_Y42_N28
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\ & !\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk_prev~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|data_clk~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\);

-- Location: LCCOMB_X66_Y42_N20
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\ & ((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\) # 
-- ((!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\ & \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\)))) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\ & 
-- (((\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.start~q\,
	datab => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|state.stop~q\,
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|Decoder0~0_combout\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\);

-- Location: FF_X66_Y42_N21
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~0_combout\,
	clrn => \Inst_top_level|INST_LCD_I2C_UsrLogic|reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\);

-- Location: LCCOMB_X66_Y42_N16
\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\ = (\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\) # (!\Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_clk~q\,
	datad => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl_ena~q\,
	combout => \Inst_top_level|INST_LCD_I2C_UsrLogic|INST_I2C_master|scl~1_combout\);

-- Location: LCCOMB_X89_Y39_N6
\Inst_top_level|SecondLine~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~1_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & ((\Inst_top_level|current_PWMState.PModule4~q\))) # (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & 
-- (\Inst_top_level|current_ClkGenState.Module4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|current_ClkGenState.Module4~q\,
	datac => \Inst_top_level|current_PWMState.PModule4~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|SecondLine~1_combout\);

-- Location: LCCOMB_X88_Y39_N0
\Inst_top_level|oLed3~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed3~feeder_combout\ = \Inst_top_level|SecondLine~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_top_level|SecondLine~1_combout\,
	combout => \Inst_top_level|oLed3~feeder_combout\);

-- Location: FF_X88_Y39_N1
\Inst_top_level|oLed3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|oLed3~feeder_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|oLed3~q\);

-- Location: LCCOMB_X89_Y39_N8
\Inst_top_level|SecondLine~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~2_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & \Inst_top_level|current_PWMState.PModule3~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	datad => \Inst_top_level|current_PWMState.PModule3~q\,
	combout => \Inst_top_level|SecondLine~2_combout\);

-- Location: FF_X89_Y39_N29
\Inst_top_level|oLed2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Inst_top_level|SecondLine~2_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	sload => VCC,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|oLed2~q\);

-- Location: LCCOMB_X89_Y39_N26
\Inst_top_level|oLed1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed1~0_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|current_PWMState.PModule2~q\)) # (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & 
-- ((\Inst_top_level|current_ClkGenState.Module2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_top_level|current_PWMState.PModule2~q\,
	datab => \Inst_top_level|current_ClkGenState.Module2~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|oLed1~0_combout\);

-- Location: FF_X89_Y39_N27
\Inst_top_level|oLed1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|oLed1~0_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|oLed1~q\);

-- Location: LCCOMB_X89_Y39_N0
\Inst_top_level|SecondLine~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|SecondLine~3_combout\ = (\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & (\Inst_top_level|current_PWMState.PModule1~q\)) # (!\Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\ & 
-- ((\Inst_top_level|current_ClkGenState.Module1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_top_level|current_PWMState.PModule1~q\,
	datac => \Inst_top_level|current_ClkGenState.Module1~q\,
	datad => \Inst_top_level|INST_StateMachine|current_state.PWM_mode~q\,
	combout => \Inst_top_level|SecondLine~3_combout\);

-- Location: LCCOMB_X88_Y39_N10
\Inst_top_level|oLed0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Inst_top_level|oLed0~1_combout\ = !\Inst_top_level|SecondLine~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Inst_top_level|SecondLine~3_combout\,
	combout => \Inst_top_level|oLed0~1_combout\);

-- Location: FF_X88_Y39_N11
\Inst_top_level|oLed0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Inst_top_level|oLed0~1_combout\,
	clrn => \Inst_top_level|ALT_INV_BIGReset~combout\,
	ena => \Inst_top_level|INST_StateMachine|current_state.INIT~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Inst_top_level|oLed0~q\);

-- Location: IOIBUF_X58_Y0_N22
\CLOCK2_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X58_Y0_N8
\CLOCK3_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: IOIBUF_X40_Y73_N1
\UART_RTS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RTS,
	o => \UART_RTS~input_o\);

-- Location: IOIBUF_X27_Y73_N8
\UART_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RXD,
	o => \UART_RXD~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\IRDA_RXD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRDA_RXD,
	o => \IRDA_RXD~input_o\);

-- Location: IOIBUF_X109_Y73_N8
\FL_FY~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_FL_FY,
	o => \FL_FY~input_o\);

-- Location: IOIBUF_X27_Y73_N15
\OTG_INT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_INT(0),
	o => \OTG_INT[0]~input_o\);

-- Location: IOIBUF_X3_Y73_N1
\OTG_INT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_INT(1),
	o => \OTG_INT[1]~input_o\);

-- Location: IOIBUF_X0_Y36_N8
\OTG_DREQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DREQ(0),
	o => \OTG_DREQ[0]~input_o\);

-- Location: IOIBUF_X7_Y73_N22
\OTG_DREQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_OTG_DREQ(1),
	o => \OTG_DREQ[1]~input_o\);

-- Location: IOIBUF_X49_Y0_N15
\SD_WP_N~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_WP_N,
	o => \SD_WP_N~input_o\);

-- Location: IOIBUF_X85_Y73_N15
\ENET_INT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ENET_INT,
	o => \ENET_INT~input_o\);

-- Location: IOIBUF_X0_Y68_N1
\AUD_ADCDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: IOIBUF_X56_Y73_N22
\TD_CLK27~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: IOIBUF_X11_Y73_N1
\TD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(0),
	o => \TD_DATA[0]~input_o\);

-- Location: IOIBUF_X29_Y73_N1
\TD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(1),
	o => \TD_DATA[1]~input_o\);

-- Location: IOIBUF_X16_Y73_N15
\TD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(2),
	o => \TD_DATA[2]~input_o\);

-- Location: IOIBUF_X16_Y73_N22
\TD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(3),
	o => \TD_DATA[3]~input_o\);

-- Location: IOIBUF_X13_Y73_N1
\TD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(4),
	o => \TD_DATA[4]~input_o\);

-- Location: IOIBUF_X13_Y73_N15
\TD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(5),
	o => \TD_DATA[5]~input_o\);

-- Location: IOIBUF_X13_Y73_N8
\TD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(6),
	o => \TD_DATA[6]~input_o\);

-- Location: IOIBUF_X9_Y73_N8
\TD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(7),
	o => \TD_DATA[7]~input_o\);

-- Location: IOIBUF_X1_Y73_N15
\TD_HS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_HS,
	o => \TD_HS~input_o\);

-- Location: IOIBUF_X1_Y73_N8
\TD_VS~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_VS,
	o => \TD_VS~input_o\);

-- Location: IOIBUF_X0_Y13_N1
\DRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X0_Y26_N15
\DRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\DRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\DRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\DRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\DRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X0_Y28_N22
\DRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X0_Y34_N8
\DRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y24_N15
\DRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y24_N8
\DRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y27_N22
\DRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y19_N8
\DRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y27_N15
\DRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\DRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X0_Y21_N22
\DRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\DRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y45_N15
\DRAM_DQ[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(16),
	o => \DRAM_DQ[16]~input_o\);

-- Location: IOIBUF_X0_Y48_N8
\DRAM_DQ[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(17),
	o => \DRAM_DQ[17]~input_o\);

-- Location: IOIBUF_X0_Y43_N15
\DRAM_DQ[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(18),
	o => \DRAM_DQ[18]~input_o\);

-- Location: IOIBUF_X0_Y46_N22
\DRAM_DQ[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(19),
	o => \DRAM_DQ[19]~input_o\);

-- Location: IOIBUF_X0_Y46_N15
\DRAM_DQ[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(20),
	o => \DRAM_DQ[20]~input_o\);

-- Location: IOIBUF_X0_Y52_N22
\DRAM_DQ[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(21),
	o => \DRAM_DQ[21]~input_o\);

-- Location: IOIBUF_X0_Y45_N22
\DRAM_DQ[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(22),
	o => \DRAM_DQ[22]~input_o\);

-- Location: IOIBUF_X0_Y47_N15
\DRAM_DQ[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(23),
	o => \DRAM_DQ[23]~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\DRAM_DQ[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(24),
	o => \DRAM_DQ[24]~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\DRAM_DQ[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(25),
	o => \DRAM_DQ[25]~input_o\);

-- Location: IOIBUF_X0_Y35_N8
\DRAM_DQ[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(26),
	o => \DRAM_DQ[26]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\DRAM_DQ[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(27),
	o => \DRAM_DQ[27]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\DRAM_DQ[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(28),
	o => \DRAM_DQ[28]~input_o\);

-- Location: IOIBUF_X0_Y32_N15
\DRAM_DQ[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(29),
	o => \DRAM_DQ[29]~input_o\);

-- Location: IOIBUF_X0_Y34_N15
\DRAM_DQ[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(30),
	o => \DRAM_DQ[30]~input_o\);

-- Location: IOIBUF_X0_Y30_N8
\DRAM_DQ[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(31),
	o => \DRAM_DQ[31]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\FL_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(0),
	o => \FL_DQ[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\FL_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(1),
	o => \FL_DQ[1]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\FL_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(2),
	o => \FL_DQ[2]~input_o\);

-- Location: IOIBUF_X31_Y0_N1
\FL_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(3),
	o => \FL_DQ[3]~input_o\);

-- Location: IOIBUF_X35_Y0_N15
\FL_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(4),
	o => \FL_DQ[4]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\FL_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(5),
	o => \FL_DQ[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\FL_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(6),
	o => \FL_DQ[6]~input_o\);

-- Location: IOIBUF_X33_Y0_N1
\FL_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FL_DQ(7),
	o => \FL_DQ[7]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\SRAM_DQ[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(0),
	o => \SRAM_DQ[0]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\SRAM_DQ[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(1),
	o => \SRAM_DQ[1]~input_o\);

-- Location: IOIBUF_X9_Y0_N22
\SRAM_DQ[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(2),
	o => \SRAM_DQ[2]~input_o\);

-- Location: IOIBUF_X9_Y0_N15
\SRAM_DQ[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(3),
	o => \SRAM_DQ[3]~input_o\);

-- Location: IOIBUF_X7_Y0_N15
\SRAM_DQ[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(4),
	o => \SRAM_DQ[4]~input_o\);

-- Location: IOIBUF_X11_Y0_N22
\SRAM_DQ[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(5),
	o => \SRAM_DQ[5]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\SRAM_DQ[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(6),
	o => \SRAM_DQ[6]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\SRAM_DQ[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(7),
	o => \SRAM_DQ[7]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\SRAM_DQ[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(8),
	o => \SRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X0_Y22_N22
\SRAM_DQ[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(9),
	o => \SRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X0_Y17_N15
\SRAM_DQ[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(10),
	o => \SRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\SRAM_DQ[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(11),
	o => \SRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\SRAM_DQ[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(12),
	o => \SRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X3_Y0_N22
\SRAM_DQ[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(13),
	o => \SRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X7_Y0_N22
\SRAM_DQ[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(14),
	o => \SRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X3_Y0_N15
\SRAM_DQ[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ(15),
	o => \SRAM_DQ[15]~input_o\);

-- Location: IOIBUF_X0_Y50_N15
\OTG_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(0),
	o => \OTG_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y53_N1
\OTG_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(1),
	o => \OTG_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y50_N22
\OTG_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(2),
	o => \OTG_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y53_N8
\OTG_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(3),
	o => \OTG_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y57_N15
\OTG_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(4),
	o => \OTG_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y57_N22
\OTG_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(5),
	o => \OTG_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y49_N1
\OTG_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(6),
	o => \OTG_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y64_N1
\OTG_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(7),
	o => \OTG_DATA[7]~input_o\);

-- Location: IOIBUF_X0_Y62_N22
\OTG_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(8),
	o => \OTG_DATA[8]~input_o\);

-- Location: IOIBUF_X0_Y62_N15
\OTG_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(9),
	o => \OTG_DATA[9]~input_o\);

-- Location: IOIBUF_X0_Y55_N15
\OTG_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(10),
	o => \OTG_DATA[10]~input_o\);

-- Location: IOIBUF_X0_Y55_N8
\OTG_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(11),
	o => \OTG_DATA[11]~input_o\);

-- Location: IOIBUF_X0_Y63_N22
\OTG_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(12),
	o => \OTG_DATA[12]~input_o\);

-- Location: IOIBUF_X0_Y59_N15
\OTG_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(13),
	o => \OTG_DATA[13]~input_o\);

-- Location: IOIBUF_X0_Y66_N22
\OTG_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(14),
	o => \OTG_DATA[14]~input_o\);

-- Location: IOIBUF_X0_Y63_N15
\OTG_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_DATA(15),
	o => \OTG_DATA[15]~input_o\);

-- Location: IOIBUF_X5_Y73_N22
\OTG_FSPEED~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_FSPEED,
	o => \OTG_FSPEED~input_o\);

-- Location: IOIBUF_X27_Y73_N22
\OTG_LSPEED~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => OTG_LSPEED,
	o => \OTG_LSPEED~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\LCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(0),
	o => \LCD_DATA[0]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\LCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(1),
	o => \LCD_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\LCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(2),
	o => \LCD_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\LCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(3),
	o => \LCD_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\LCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(4),
	o => \LCD_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\LCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(5),
	o => \LCD_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\LCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(6),
	o => \LCD_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\LCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(7),
	o => \LCD_DATA[7]~input_o\);

-- Location: IOIBUF_X49_Y0_N22
\SD_DAT[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(0),
	o => \SD_DAT[0]~input_o\);

-- Location: IOIBUF_X42_Y0_N15
\SD_DAT[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(1),
	o => \SD_DAT[1]~input_o\);

-- Location: IOIBUF_X54_Y0_N15
\SD_DAT[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(2),
	o => \SD_DAT[2]~input_o\);

-- Location: IOIBUF_X56_Y0_N22
\SD_DAT[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_DAT(3),
	o => \SD_DAT[3]~input_o\);

-- Location: IOIBUF_X56_Y0_N15
\SD_CMD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_CMD,
	o => \SD_CMD~input_o\);

-- Location: IOIBUF_X42_Y0_N22
\SD_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SD_CLK,
	o => \SD_CLK~input_o\);

-- Location: IOIBUF_X18_Y73_N22
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: IOIBUF_X0_Y59_N22
\PS2_DAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);

-- Location: IOIBUF_X0_Y67_N15
\PS2_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: IOIBUF_X0_Y65_N15
\PS2_DAT2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT2,
	o => \PS2_DAT2~input_o\);

-- Location: IOIBUF_X0_Y67_N22
\PS2_CLK2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK2,
	o => \PS2_CLK2~input_o\);

-- Location: IOIBUF_X115_Y51_N8
\ENET_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(0),
	o => \ENET_DATA[0]~input_o\);

-- Location: IOIBUF_X60_Y73_N8
\ENET_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(1),
	o => \ENET_DATA[1]~input_o\);

-- Location: IOIBUF_X115_Y62_N8
\ENET_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(2),
	o => \ENET_DATA[2]~input_o\);

-- Location: IOIBUF_X89_Y73_N8
\ENET_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(3),
	o => \ENET_DATA[3]~input_o\);

-- Location: IOIBUF_X115_Y51_N1
\ENET_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(4),
	o => \ENET_DATA[4]~input_o\);

-- Location: IOIBUF_X115_Y64_N1
\ENET_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(5),
	o => \ENET_DATA[5]~input_o\);

-- Location: IOIBUF_X113_Y73_N8
\ENET_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(6),
	o => \ENET_DATA[6]~input_o\);

-- Location: IOIBUF_X87_Y73_N22
\ENET_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(7),
	o => \ENET_DATA[7]~input_o\);

-- Location: IOIBUF_X115_Y36_N8
\ENET_DATA[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(8),
	o => \ENET_DATA[8]~input_o\);

-- Location: IOIBUF_X115_Y26_N22
\ENET_DATA[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(9),
	o => \ENET_DATA[9]~input_o\);

-- Location: IOIBUF_X91_Y73_N15
\ENET_DATA[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(10),
	o => \ENET_DATA[10]~input_o\);

-- Location: IOIBUF_X79_Y73_N1
\ENET_DATA[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(11),
	o => \ENET_DATA[11]~input_o\);

-- Location: IOIBUF_X58_Y73_N15
\ENET_DATA[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(12),
	o => \ENET_DATA[12]~input_o\);

-- Location: IOIBUF_X115_Y40_N1
\ENET_DATA[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(13),
	o => \ENET_DATA[13]~input_o\);

-- Location: IOIBUF_X115_Y60_N15
\ENET_DATA[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(14),
	o => \ENET_DATA[14]~input_o\);

-- Location: IOIBUF_X115_Y12_N1
\ENET_DATA[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ENET_DATA(15),
	o => \ENET_DATA[15]~input_o\);

-- Location: IOIBUF_X0_Y69_N8
\AUD_ADCLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: IOIBUF_X0_Y66_N15
\AUD_DACLRCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: IOIBUF_X0_Y60_N15
\AUD_BCLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: IOIBUF_X107_Y0_N1
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X60_Y0_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X109_Y0_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X96_Y0_N22
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X102_Y0_N22
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X96_Y0_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X102_Y0_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X60_Y0_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X94_Y0_N8
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X65_Y0_N15
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X83_Y0_N8
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X83_Y0_N1
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X96_Y0_N8
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X87_Y0_N22
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X96_Y0_N1
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X111_Y0_N8
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X91_Y0_N22
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X89_Y0_N8
\GPIO[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X79_Y0_N8
\GPIO[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X79_Y0_N1
\GPIO[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\GPIO[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X81_Y0_N22
\GPIO[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\GPIO[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\GPIO[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\GPIO[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X89_Y0_N1
\GPIO[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_LEDG(8) <= \LEDG[8]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDR(17) <= \LEDR[17]~output_o\;

ww_UART_CTS <= \UART_CTS~output_o\;

ww_UART_TXD <= \UART_TXD~output_o\;

ww_IRDA_TXD <= \IRDA_TXD~output_o\;

ww_DRAM_ADDR(0) <= \DRAM_ADDR[0]~output_o\;

ww_DRAM_ADDR(1) <= \DRAM_ADDR[1]~output_o\;

ww_DRAM_ADDR(2) <= \DRAM_ADDR[2]~output_o\;

ww_DRAM_ADDR(3) <= \DRAM_ADDR[3]~output_o\;

ww_DRAM_ADDR(4) <= \DRAM_ADDR[4]~output_o\;

ww_DRAM_ADDR(5) <= \DRAM_ADDR[5]~output_o\;

ww_DRAM_ADDR(6) <= \DRAM_ADDR[6]~output_o\;

ww_DRAM_ADDR(7) <= \DRAM_ADDR[7]~output_o\;

ww_DRAM_ADDR(8) <= \DRAM_ADDR[8]~output_o\;

ww_DRAM_ADDR(9) <= \DRAM_ADDR[9]~output_o\;

ww_DRAM_ADDR(10) <= \DRAM_ADDR[10]~output_o\;

ww_DRAM_ADDR(11) <= \DRAM_ADDR[11]~output_o\;

ww_DRAM_ADDR(12) <= \DRAM_ADDR[12]~output_o\;

ww_DRAM_DQM(0) <= \DRAM_DQM[0]~output_o\;

ww_DRAM_DQM(1) <= \DRAM_DQM[1]~output_o\;

ww_DRAM_DQM(2) <= \DRAM_DQM[2]~output_o\;

ww_DRAM_DQM(3) <= \DRAM_DQM[3]~output_o\;

ww_DRAM_WE_N <= \DRAM_WE_N~output_o\;

ww_DRAM_CAS_N <= \DRAM_CAS_N~output_o\;

ww_DRAM_RAS_N <= \DRAM_RAS_N~output_o\;

ww_DRAM_CS_N <= \DRAM_CS_N~output_o\;

ww_DRAM_BA(0) <= \DRAM_BA[0]~output_o\;

ww_DRAM_BA(1) <= \DRAM_BA[1]~output_o\;

ww_DRAM_CLK <= \DRAM_CLK~output_o\;

ww_DRAM_CKE <= \DRAM_CKE~output_o\;

ww_FL_ADDR(0) <= \FL_ADDR[0]~output_o\;

ww_FL_ADDR(1) <= \FL_ADDR[1]~output_o\;

ww_FL_ADDR(2) <= \FL_ADDR[2]~output_o\;

ww_FL_ADDR(3) <= \FL_ADDR[3]~output_o\;

ww_FL_ADDR(4) <= \FL_ADDR[4]~output_o\;

ww_FL_ADDR(5) <= \FL_ADDR[5]~output_o\;

ww_FL_ADDR(6) <= \FL_ADDR[6]~output_o\;

ww_FL_ADDR(7) <= \FL_ADDR[7]~output_o\;

ww_FL_ADDR(8) <= \FL_ADDR[8]~output_o\;

ww_FL_ADDR(9) <= \FL_ADDR[9]~output_o\;

ww_FL_ADDR(10) <= \FL_ADDR[10]~output_o\;

ww_FL_ADDR(11) <= \FL_ADDR[11]~output_o\;

ww_FL_ADDR(12) <= \FL_ADDR[12]~output_o\;

ww_FL_ADDR(13) <= \FL_ADDR[13]~output_o\;

ww_FL_ADDR(14) <= \FL_ADDR[14]~output_o\;

ww_FL_ADDR(15) <= \FL_ADDR[15]~output_o\;

ww_FL_ADDR(16) <= \FL_ADDR[16]~output_o\;

ww_FL_ADDR(17) <= \FL_ADDR[17]~output_o\;

ww_FL_ADDR(18) <= \FL_ADDR[18]~output_o\;

ww_FL_ADDR(19) <= \FL_ADDR[19]~output_o\;

ww_FL_ADDR(20) <= \FL_ADDR[20]~output_o\;

ww_FL_ADDR(21) <= \FL_ADDR[21]~output_o\;

ww_FL_ADDR(22) <= \FL_ADDR[22]~output_o\;

ww_FL_WE_N <= \FL_WE_N~output_o\;

ww_FL_RST_N <= \FL_RST_N~output_o\;

ww_FL_OE_N <= \FL_OE_N~output_o\;

ww_FL_CE_N <= \FL_CE_N~output_o\;

ww_FL_WP_N <= \FL_WP_N~output_o\;

ww_SRAM_ADDR(0) <= \SRAM_ADDR[0]~output_o\;

ww_SRAM_ADDR(1) <= \SRAM_ADDR[1]~output_o\;

ww_SRAM_ADDR(2) <= \SRAM_ADDR[2]~output_o\;

ww_SRAM_ADDR(3) <= \SRAM_ADDR[3]~output_o\;

ww_SRAM_ADDR(4) <= \SRAM_ADDR[4]~output_o\;

ww_SRAM_ADDR(5) <= \SRAM_ADDR[5]~output_o\;

ww_SRAM_ADDR(6) <= \SRAM_ADDR[6]~output_o\;

ww_SRAM_ADDR(7) <= \SRAM_ADDR[7]~output_o\;

ww_SRAM_ADDR(8) <= \SRAM_ADDR[8]~output_o\;

ww_SRAM_ADDR(9) <= \SRAM_ADDR[9]~output_o\;

ww_SRAM_ADDR(10) <= \SRAM_ADDR[10]~output_o\;

ww_SRAM_ADDR(11) <= \SRAM_ADDR[11]~output_o\;

ww_SRAM_ADDR(12) <= \SRAM_ADDR[12]~output_o\;

ww_SRAM_ADDR(13) <= \SRAM_ADDR[13]~output_o\;

ww_SRAM_ADDR(14) <= \SRAM_ADDR[14]~output_o\;

ww_SRAM_ADDR(15) <= \SRAM_ADDR[15]~output_o\;

ww_SRAM_ADDR(16) <= \SRAM_ADDR[16]~output_o\;

ww_SRAM_ADDR(17) <= \SRAM_ADDR[17]~output_o\;

ww_SRAM_ADDR(18) <= \SRAM_ADDR[18]~output_o\;

ww_SRAM_ADDR(19) <= \SRAM_ADDR[19]~output_o\;

ww_SRAM_UB_N <= \SRAM_UB_N~output_o\;

ww_SRAM_LB_N <= \SRAM_LB_N~output_o\;

ww_SRAM_WE_N <= \SRAM_WE_N~output_o\;

ww_SRAM_CE_N <= \SRAM_CE_N~output_o\;

ww_SRAM_OE_N <= \SRAM_OE_N~output_o\;

ww_OTG_ADDR(0) <= \OTG_ADDR[0]~output_o\;

ww_OTG_ADDR(1) <= \OTG_ADDR[1]~output_o\;

ww_OTG_CS_N <= \OTG_CS_N~output_o\;

ww_OTG_RD_N <= \OTG_RD_N~output_o\;

ww_OTG_WR_N <= \OTG_WR_N~output_o\;

ww_OTG_RST_N <= \OTG_RST_N~output_o\;

ww_OTG_DACK_N(0) <= \OTG_DACK_N[0]~output_o\;

ww_OTG_DACK_N(1) <= \OTG_DACK_N[1]~output_o\;

ww_LCD_ON <= \LCD_ON~output_o\;

ww_LCD_BLON <= \LCD_BLON~output_o\;

ww_LCD_RW <= \LCD_RW~output_o\;

ww_LCD_EN <= \LCD_EN~output_o\;

ww_LCD_RS <= \LCD_RS~output_o\;

ww_I2C_SCLK <= \I2C_SCLK~output_o\;

ww_VGA_CLK <= \VGA_CLK~output_o\;

ww_VGA_HS <= \VGA_HS~output_o\;

ww_VGA_VS <= \VGA_VS~output_o\;

ww_VGA_BLANK_N <= \VGA_BLANK_N~output_o\;

ww_VGA_SYNC_N <= \VGA_SYNC_N~output_o\;

ww_VGA_R(0) <= \VGA_R[0]~output_o\;

ww_VGA_R(1) <= \VGA_R[1]~output_o\;

ww_VGA_R(2) <= \VGA_R[2]~output_o\;

ww_VGA_R(3) <= \VGA_R[3]~output_o\;

ww_VGA_R(4) <= \VGA_R[4]~output_o\;

ww_VGA_R(5) <= \VGA_R[5]~output_o\;

ww_VGA_R(6) <= \VGA_R[6]~output_o\;

ww_VGA_R(7) <= \VGA_R[7]~output_o\;

ww_VGA_G(0) <= \VGA_G[0]~output_o\;

ww_VGA_G(1) <= \VGA_G[1]~output_o\;

ww_VGA_G(2) <= \VGA_G[2]~output_o\;

ww_VGA_G(3) <= \VGA_G[3]~output_o\;

ww_VGA_G(4) <= \VGA_G[4]~output_o\;

ww_VGA_G(5) <= \VGA_G[5]~output_o\;

ww_VGA_G(6) <= \VGA_G[6]~output_o\;

ww_VGA_G(7) <= \VGA_G[7]~output_o\;

ww_VGA_B(0) <= \VGA_B[0]~output_o\;

ww_VGA_B(1) <= \VGA_B[1]~output_o\;

ww_VGA_B(2) <= \VGA_B[2]~output_o\;

ww_VGA_B(3) <= \VGA_B[3]~output_o\;

ww_VGA_B(4) <= \VGA_B[4]~output_o\;

ww_VGA_B(5) <= \VGA_B[5]~output_o\;

ww_VGA_B(6) <= \VGA_B[6]~output_o\;

ww_VGA_B(7) <= \VGA_B[7]~output_o\;

ww_ENET_CMD <= \ENET_CMD~output_o\;

ww_ENET_CS_N <= \ENET_CS_N~output_o\;

ww_ENET_WR_N <= \ENET_WR_N~output_o\;

ww_ENET_RD_N <= \ENET_RD_N~output_o\;

ww_ENET_RST_N <= \ENET_RST_N~output_o\;

ww_ENET_CLK <= \ENET_CLK~output_o\;

ww_AUD_DACDAT <= \AUD_DACDAT~output_o\;

ww_AUD_XCK <= \AUD_XCK~output_o\;

ww_TD_RESET_N <= \TD_RESET_N~output_o\;

DRAM_DQ(0) <= \DRAM_DQ[0]~output_o\;

DRAM_DQ(1) <= \DRAM_DQ[1]~output_o\;

DRAM_DQ(2) <= \DRAM_DQ[2]~output_o\;

DRAM_DQ(3) <= \DRAM_DQ[3]~output_o\;

DRAM_DQ(4) <= \DRAM_DQ[4]~output_o\;

DRAM_DQ(5) <= \DRAM_DQ[5]~output_o\;

DRAM_DQ(6) <= \DRAM_DQ[6]~output_o\;

DRAM_DQ(7) <= \DRAM_DQ[7]~output_o\;

DRAM_DQ(8) <= \DRAM_DQ[8]~output_o\;

DRAM_DQ(9) <= \DRAM_DQ[9]~output_o\;

DRAM_DQ(10) <= \DRAM_DQ[10]~output_o\;

DRAM_DQ(11) <= \DRAM_DQ[11]~output_o\;

DRAM_DQ(12) <= \DRAM_DQ[12]~output_o\;

DRAM_DQ(13) <= \DRAM_DQ[13]~output_o\;

DRAM_DQ(14) <= \DRAM_DQ[14]~output_o\;

DRAM_DQ(15) <= \DRAM_DQ[15]~output_o\;

DRAM_DQ(16) <= \DRAM_DQ[16]~output_o\;

DRAM_DQ(17) <= \DRAM_DQ[17]~output_o\;

DRAM_DQ(18) <= \DRAM_DQ[18]~output_o\;

DRAM_DQ(19) <= \DRAM_DQ[19]~output_o\;

DRAM_DQ(20) <= \DRAM_DQ[20]~output_o\;

DRAM_DQ(21) <= \DRAM_DQ[21]~output_o\;

DRAM_DQ(22) <= \DRAM_DQ[22]~output_o\;

DRAM_DQ(23) <= \DRAM_DQ[23]~output_o\;

DRAM_DQ(24) <= \DRAM_DQ[24]~output_o\;

DRAM_DQ(25) <= \DRAM_DQ[25]~output_o\;

DRAM_DQ(26) <= \DRAM_DQ[26]~output_o\;

DRAM_DQ(27) <= \DRAM_DQ[27]~output_o\;

DRAM_DQ(28) <= \DRAM_DQ[28]~output_o\;

DRAM_DQ(29) <= \DRAM_DQ[29]~output_o\;

DRAM_DQ(30) <= \DRAM_DQ[30]~output_o\;

DRAM_DQ(31) <= \DRAM_DQ[31]~output_o\;

FL_DQ(0) <= \FL_DQ[0]~output_o\;

FL_DQ(1) <= \FL_DQ[1]~output_o\;

FL_DQ(2) <= \FL_DQ[2]~output_o\;

FL_DQ(3) <= \FL_DQ[3]~output_o\;

FL_DQ(4) <= \FL_DQ[4]~output_o\;

FL_DQ(5) <= \FL_DQ[5]~output_o\;

FL_DQ(6) <= \FL_DQ[6]~output_o\;

FL_DQ(7) <= \FL_DQ[7]~output_o\;

SRAM_DQ(0) <= \SRAM_DQ[0]~output_o\;

SRAM_DQ(1) <= \SRAM_DQ[1]~output_o\;

SRAM_DQ(2) <= \SRAM_DQ[2]~output_o\;

SRAM_DQ(3) <= \SRAM_DQ[3]~output_o\;

SRAM_DQ(4) <= \SRAM_DQ[4]~output_o\;

SRAM_DQ(5) <= \SRAM_DQ[5]~output_o\;

SRAM_DQ(6) <= \SRAM_DQ[6]~output_o\;

SRAM_DQ(7) <= \SRAM_DQ[7]~output_o\;

SRAM_DQ(8) <= \SRAM_DQ[8]~output_o\;

SRAM_DQ(9) <= \SRAM_DQ[9]~output_o\;

SRAM_DQ(10) <= \SRAM_DQ[10]~output_o\;

SRAM_DQ(11) <= \SRAM_DQ[11]~output_o\;

SRAM_DQ(12) <= \SRAM_DQ[12]~output_o\;

SRAM_DQ(13) <= \SRAM_DQ[13]~output_o\;

SRAM_DQ(14) <= \SRAM_DQ[14]~output_o\;

SRAM_DQ(15) <= \SRAM_DQ[15]~output_o\;

OTG_DATA(0) <= \OTG_DATA[0]~output_o\;

OTG_DATA(1) <= \OTG_DATA[1]~output_o\;

OTG_DATA(2) <= \OTG_DATA[2]~output_o\;

OTG_DATA(3) <= \OTG_DATA[3]~output_o\;

OTG_DATA(4) <= \OTG_DATA[4]~output_o\;

OTG_DATA(5) <= \OTG_DATA[5]~output_o\;

OTG_DATA(6) <= \OTG_DATA[6]~output_o\;

OTG_DATA(7) <= \OTG_DATA[7]~output_o\;

OTG_DATA(8) <= \OTG_DATA[8]~output_o\;

OTG_DATA(9) <= \OTG_DATA[9]~output_o\;

OTG_DATA(10) <= \OTG_DATA[10]~output_o\;

OTG_DATA(11) <= \OTG_DATA[11]~output_o\;

OTG_DATA(12) <= \OTG_DATA[12]~output_o\;

OTG_DATA(13) <= \OTG_DATA[13]~output_o\;

OTG_DATA(14) <= \OTG_DATA[14]~output_o\;

OTG_DATA(15) <= \OTG_DATA[15]~output_o\;

OTG_FSPEED <= \OTG_FSPEED~output_o\;

OTG_LSPEED <= \OTG_LSPEED~output_o\;

LCD_DATA(0) <= \LCD_DATA[0]~output_o\;

LCD_DATA(1) <= \LCD_DATA[1]~output_o\;

LCD_DATA(2) <= \LCD_DATA[2]~output_o\;

LCD_DATA(3) <= \LCD_DATA[3]~output_o\;

LCD_DATA(4) <= \LCD_DATA[4]~output_o\;

LCD_DATA(5) <= \LCD_DATA[5]~output_o\;

LCD_DATA(6) <= \LCD_DATA[6]~output_o\;

LCD_DATA(7) <= \LCD_DATA[7]~output_o\;

SD_DAT(0) <= \SD_DAT[0]~output_o\;

SD_DAT(1) <= \SD_DAT[1]~output_o\;

SD_DAT(2) <= \SD_DAT[2]~output_o\;

SD_DAT(3) <= \SD_DAT[3]~output_o\;

SD_CMD <= \SD_CMD~output_o\;

SD_CLK <= \SD_CLK~output_o\;

I2C_SDAT <= \I2C_SDAT~output_o\;

PS2_DAT <= \PS2_DAT~output_o\;

PS2_CLK <= \PS2_CLK~output_o\;

PS2_DAT2 <= \PS2_DAT2~output_o\;

PS2_CLK2 <= \PS2_CLK2~output_o\;

ENET_DATA(0) <= \ENET_DATA[0]~output_o\;

ENET_DATA(1) <= \ENET_DATA[1]~output_o\;

ENET_DATA(2) <= \ENET_DATA[2]~output_o\;

ENET_DATA(3) <= \ENET_DATA[3]~output_o\;

ENET_DATA(4) <= \ENET_DATA[4]~output_o\;

ENET_DATA(5) <= \ENET_DATA[5]~output_o\;

ENET_DATA(6) <= \ENET_DATA[6]~output_o\;

ENET_DATA(7) <= \ENET_DATA[7]~output_o\;

ENET_DATA(8) <= \ENET_DATA[8]~output_o\;

ENET_DATA(9) <= \ENET_DATA[9]~output_o\;

ENET_DATA(10) <= \ENET_DATA[10]~output_o\;

ENET_DATA(11) <= \ENET_DATA[11]~output_o\;

ENET_DATA(12) <= \ENET_DATA[12]~output_o\;

ENET_DATA(13) <= \ENET_DATA[13]~output_o\;

ENET_DATA(14) <= \ENET_DATA[14]~output_o\;

ENET_DATA(15) <= \ENET_DATA[15]~output_o\;

AUD_ADCLRCK <= \AUD_ADCLRCK~output_o\;

AUD_DACLRCK <= \AUD_DACLRCK~output_o\;

AUD_BCLK <= \AUD_BCLK~output_o\;

GPIO(0) <= \GPIO[0]~output_o\;

GPIO(1) <= \GPIO[1]~output_o\;

GPIO(2) <= \GPIO[2]~output_o\;

GPIO(3) <= \GPIO[3]~output_o\;

GPIO(4) <= \GPIO[4]~output_o\;

GPIO(5) <= \GPIO[5]~output_o\;

GPIO(6) <= \GPIO[6]~output_o\;

GPIO(7) <= \GPIO[7]~output_o\;

GPIO(8) <= \GPIO[8]~output_o\;

GPIO(9) <= \GPIO[9]~output_o\;

GPIO(10) <= \GPIO[10]~output_o\;

GPIO(11) <= \GPIO[11]~output_o\;

GPIO(12) <= \GPIO[12]~output_o\;

GPIO(13) <= \GPIO[13]~output_o\;

GPIO(14) <= \GPIO[14]~output_o\;

GPIO(15) <= \GPIO[15]~output_o\;

GPIO(16) <= \GPIO[16]~output_o\;

GPIO(17) <= \GPIO[17]~output_o\;

GPIO(18) <= \GPIO[18]~output_o\;

GPIO(19) <= \GPIO[19]~output_o\;

GPIO(20) <= \GPIO[20]~output_o\;

GPIO(21) <= \GPIO[21]~output_o\;

GPIO(22) <= \GPIO[22]~output_o\;

GPIO(23) <= \GPIO[23]~output_o\;

GPIO(24) <= \GPIO[24]~output_o\;

GPIO(25) <= \GPIO[25]~output_o\;

GPIO(26) <= \GPIO[26]~output_o\;

GPIO(28) <= \GPIO[28]~output_o\;

GPIO(30) <= \GPIO[30]~output_o\;

GPIO(31) <= \GPIO[31]~output_o\;

GPIO(32) <= \GPIO[32]~output_o\;

GPIO(34) <= \GPIO[34]~output_o\;

GPIO(27) <= \GPIO[27]~output_o\;

GPIO(29) <= \GPIO[29]~output_o\;

GPIO(33) <= \GPIO[33]~output_o\;

GPIO(35) <= \GPIO[35]~output_o\;
END structure;


