#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1206ab150 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1206a8790 .scope module, "tb_tpc" "tb_tpc" 3 6;
 .timescale -9 -12;
P_0x120610fe0 .param/l "ARRAY_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x120611020 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x120611060 .param/l "OP_DMA" 1 3 67, C4<00000011>;
P_0x1206110a0 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x1206110e0 .param/l "OP_NOP" 1 3 64, C4<00000000>;
P_0x120611120 .param/l "OP_TENSOR" 1 3 65, C4<00000001>;
P_0x120611160 .param/l "OP_VECTOR" 1 3 66, C4<00000010>;
P_0x1206111a0 .param/l "SRAM_ADDR_W" 0 3 11, +C4<00000000000000000000000000010100>;
P_0x1206111e0 .param/l "SRAM_WIDTH" 0 3 10, +C4<00000000000000000000000100000000>;
v0x60000283ee20_0 .net "axi_araddr", 39 0, L_0x600003160a10;  1 drivers
v0x60000283eeb0_0 .net "axi_arlen", 7 0, L_0x600003160a80;  1 drivers
v0x60000283ef40_0 .var "axi_arready", 0 0;
v0x60000283efd0_0 .net "axi_arvalid", 0 0, L_0x600003160b60;  1 drivers
v0x60000283f060_0 .net "axi_awaddr", 39 0, L_0x600003160770;  1 drivers
v0x60000283f0f0_0 .net "axi_awlen", 7 0, L_0x6000031607e0;  1 drivers
v0x60000283f180_0 .var "axi_awready", 0 0;
v0x60000283f210_0 .net "axi_awvalid", 0 0, L_0x600003160850;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000283f2a0_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x60000283f330_0 .var "axi_bresp", 1 0;
v0x60000283f3c0_0 .var "axi_bvalid", 0 0;
v0x60000283f450_0 .var "axi_rdata", 255 0;
v0x60000283f4e0_0 .var "axi_rlast", 0 0;
v0x60000283f570_0 .net "axi_rready", 0 0, L_0x600003160bd0;  1 drivers
v0x60000283f600_0 .var "axi_rvalid", 0 0;
v0x60000283f690_0 .net "axi_wdata", 255 0, L_0x6000031608c0;  1 drivers
v0x60000283f720_0 .net "axi_wlast", 0 0, L_0x600003160930;  1 drivers
v0x60000283f7b0_0 .var "axi_wready", 0 0;
v0x60000283f840_0 .net "axi_wvalid", 0 0, L_0x6000031609a0;  1 drivers
v0x60000283f8d0_0 .var "clk", 0 0;
v0x60000283f960_0 .var/i "errors", 31 0;
v0x60000283f9f0_0 .var "global_sync_in", 0 0;
v0x60000283fa80_0 .var "noc_rx_addr", 19 0;
v0x60000283fb10_0 .var "noc_rx_data", 255 0;
v0x60000283fba0_0 .var "noc_rx_is_instr", 0 0;
v0x60000283fc30_0 .net "noc_rx_ready", 0 0, L_0x600002b76e40;  1 drivers
v0x60000283fcc0_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000283fd50_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000283fde0_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x60000283fe70_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000283ff00_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x600002830000_0 .var "rst_n", 0 0;
v0x600002830090_0 .var "sync_grant", 0 0;
v0x600002830120_0 .net "sync_request", 0 0, L_0x60000316ccb0;  1 drivers
v0x6000028301b0_0 .var/i "timeout", 31 0;
v0x600002830240_0 .net "tpc_busy", 0 0, L_0x60000316ce70;  1 drivers
v0x6000028302d0_0 .net "tpc_done", 0 0, L_0x60000316cd20;  1 drivers
v0x600002830360_0 .net "tpc_error", 0 0, L_0x60000316cc40;  1 drivers
v0x6000028303f0_0 .var "tpc_start", 0 0;
v0x600002830480_0 .var "tpc_start_pc", 19 0;
S_0x1206aa950 .scope module, "dut" "tensor_processing_cluster" 3 44, 4 15 0, S_0x1206a8790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x120810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x120810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x120810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x120810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x120810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x120810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x120810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x120810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x120810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x120810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x120810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x120810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x120810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x120810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x120810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x120810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x120811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000316dc00 .functor BUFZ 1, v0x60000283c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600003160070 .functor OR 1, L_0x600002b73ca0, L_0x600002b73e80, C4<0>, C4<0>;
L_0x6000031600e0 .functor AND 1, L_0x600003160000, L_0x600003160070, C4<1>, C4<1>;
L_0x600003160150 .functor BUFZ 1, v0x60000283d440_0, C4<0>, C4<0>, C4<0>;
L_0x6000031601c0 .functor BUFZ 1, v0x60000283cf30_0, C4<0>, C4<0>, C4<0>;
L_0x600003160d90 .functor AND 1, v0x60000283fcc0_0, L_0x600002b76e40, C4<1>, C4<1>;
L_0x600003160e00 .functor AND 1, L_0x600003160d90, L_0x600002b76ee0, C4<1>, C4<1>;
v0x60000283a370_0 .net *"_ivl_24", 19 0, L_0x600002b735c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000283a400_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x60000283a490_0 .net *"_ivl_28", 19 0, L_0x600002b73660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000283a520_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000283a5b0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x60000283a640_0 .net *"_ivl_38", 19 0, L_0x600002b73840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000283a6d0_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x60000283a760_0 .net *"_ivl_42", 19 0, L_0x600002b738e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000283a7f0_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000283a880_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x60000283a910_0 .net *"_ivl_52", 19 0, L_0x600002b73ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000283a9a0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x60000283aa30_0 .net *"_ivl_56", 19 0, L_0x600002b73b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000283aac0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000283ab50_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x60000283abe0_0 .net *"_ivl_65", 127 0, L_0x600002b73d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000283ac70_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x60000283ad00_0 .net *"_ivl_70", 0 0, L_0x600002b73ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000283ad90_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x60000283ae20_0 .net *"_ivl_74", 0 0, L_0x600002b73e80;  1 drivers
v0x60000283aeb0_0 .net *"_ivl_77", 0 0, L_0x600003160070;  1 drivers
v0x60000283af40_0 .net *"_ivl_87", 0 0, L_0x600003160d90;  1 drivers
v0x60000283afd0_0 .net *"_ivl_89", 0 0, L_0x600002b76ee0;  1 drivers
v0x60000283b060_0 .var "act_data_d", 31 0;
v0x60000283b0f0_0 .var "act_valid_d", 0 0;
v0x60000283b180_0 .var "act_valid_d2", 0 0;
v0x60000283b210_0 .net "axi_araddr", 39 0, L_0x600003160a10;  alias, 1 drivers
v0x60000283b2a0_0 .net "axi_arlen", 7 0, L_0x600003160a80;  alias, 1 drivers
v0x60000283b330_0 .net "axi_arready", 0 0, v0x60000283ef40_0;  1 drivers
v0x60000283b3c0_0 .net "axi_arvalid", 0 0, L_0x600003160b60;  alias, 1 drivers
v0x60000283b450_0 .net "axi_awaddr", 39 0, L_0x600003160770;  alias, 1 drivers
v0x60000283b4e0_0 .net "axi_awlen", 7 0, L_0x6000031607e0;  alias, 1 drivers
v0x60000283b570_0 .net "axi_awready", 0 0, v0x60000283f180_0;  1 drivers
v0x60000283b600_0 .net "axi_awvalid", 0 0, L_0x600003160850;  alias, 1 drivers
v0x60000283b690_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000283b720_0 .net "axi_bresp", 1 0, v0x60000283f330_0;  1 drivers
v0x60000283b7b0_0 .net "axi_bvalid", 0 0, v0x60000283f3c0_0;  1 drivers
v0x60000283b840_0 .net "axi_rdata", 255 0, v0x60000283f450_0;  1 drivers
v0x60000283b8d0_0 .net "axi_rlast", 0 0, v0x60000283f4e0_0;  1 drivers
v0x60000283b960_0 .net "axi_rready", 0 0, L_0x600003160bd0;  alias, 1 drivers
v0x60000283b9f0_0 .net "axi_rvalid", 0 0, v0x60000283f600_0;  1 drivers
v0x60000283ba80_0 .net "axi_wdata", 255 0, L_0x6000031608c0;  alias, 1 drivers
v0x60000283bb10_0 .net "axi_wlast", 0 0, L_0x600003160930;  alias, 1 drivers
v0x60000283bba0_0 .net "axi_wready", 0 0, v0x60000283f7b0_0;  1 drivers
v0x60000283bc30_0 .net "axi_wvalid", 0 0, L_0x6000031609a0;  alias, 1 drivers
v0x60000283bcc0_0 .net "clk", 0 0, v0x60000283f8d0_0;  1 drivers
v0x60000283bd50_0 .net "dma_lcp_done", 0 0, L_0x600003160540;  1 drivers
v0x60000283bde0_0 .net "dma_lcp_ready", 0 0, L_0x600002b75f40;  1 drivers
v0x60000283be70_0 .net "dma_sram_addr", 19 0, v0x600002858e10_0;  1 drivers
v0x60000283bf00_0 .net "dma_sram_rdata", 255 0, L_0x600003160d20;  1 drivers
v0x60000283c000_0 .net "dma_sram_re", 0 0, L_0x600003160700;  1 drivers
v0x60000283c090_0 .net "dma_sram_ready", 0 0, L_0x600002b76da0;  1 drivers
v0x60000283c120_0 .net "dma_sram_wdata", 255 0, L_0x600003160620;  1 drivers
v0x60000283c1b0_0 .net "dma_sram_we", 0 0, L_0x600003160690;  1 drivers
v0x60000283c240_0 .net "global_sync_in", 0 0, v0x60000283f9f0_0;  1 drivers
v0x60000283c2d0 .array "instr_mem", 4095 0, 127 0;
v0x60000283c360_0 .var "instr_rdata_reg", 127 0;
v0x60000283c3f0_0 .var "instr_valid_reg", 0 0;
v0x60000283c480_0 .net "lcp_dma_cmd", 127 0, v0x60000285a910_0;  1 drivers
v0x60000283c510_0 .net "lcp_dma_valid", 0 0, L_0x60000316cf50;  1 drivers
v0x60000283c5a0_0 .net "lcp_imem_addr", 19 0, L_0x60000316d9d0;  1 drivers
v0x60000283c630_0 .net "lcp_imem_data", 127 0, v0x60000283c360_0;  1 drivers
v0x60000283c6c0_0 .net "lcp_imem_re", 0 0, L_0x60000316da40;  1 drivers
v0x60000283c750_0 .net "lcp_imem_valid", 0 0, L_0x60000316dc00;  1 drivers
v0x60000283c7e0_0 .net "lcp_mxu_cmd", 127 0, v0x60000285b600_0;  1 drivers
v0x60000283c870_0 .net "lcp_mxu_valid", 0 0, L_0x60000316d1f0;  1 drivers
v0x60000283c900_0 .net "lcp_vpu_cmd", 127 0, v0x60000285c240_0;  1 drivers
v0x60000283c990_0 .net "lcp_vpu_valid", 0 0, L_0x60000316d030;  1 drivers
v0x60000283ca20_0 .net "mxu_a_addr", 19 0, L_0x600002b73980;  1 drivers
v0x60000283cab0_0 .net "mxu_a_rdata", 255 0, L_0x600003160c40;  1 drivers
v0x60000283cb40_0 .net "mxu_a_re", 0 0, L_0x600002b73a20;  1 drivers
v0x60000283cbd0_0 .net "mxu_a_ready", 0 0, L_0x600002b76c60;  1 drivers
v0x60000283cc60_0 .net "mxu_cfg_k", 15 0, L_0x600002b7da40;  1 drivers
v0x60000283ccf0_0 .net "mxu_cfg_m", 15 0, L_0x600002b7d900;  1 drivers
v0x60000283cd80_0 .net "mxu_cfg_n", 15 0, L_0x600002b7d9a0;  1 drivers
v0x60000283ce10_0 .var "mxu_col_cnt", 4 0;
v0x60000283cea0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000283cf30_0 .var "mxu_done_reg", 0 0;
v0x60000283cfc0_0 .net "mxu_dst_addr", 15 0, L_0x600002b7cc80;  1 drivers
v0x60000283d050_0 .net "mxu_lcp_done", 0 0, L_0x6000031601c0;  1 drivers
v0x60000283d0e0_0 .net "mxu_lcp_ready", 0 0, L_0x600003160150;  1 drivers
v0x60000283d170_0 .net "mxu_o_addr", 19 0, L_0x600002b73c00;  1 drivers
v0x60000283d200_0 .net "mxu_o_ready", 0 0, L_0x600002b76d00;  1 drivers
v0x60000283d290_0 .net "mxu_o_wdata", 255 0, L_0x600002b73de0;  1 drivers
v0x60000283d320_0 .net "mxu_o_we", 0 0, L_0x6000031600e0;  1 drivers
v0x60000283d3b0_0 .var "mxu_out_cnt", 15 0;
v0x60000283d440_0 .var "mxu_ready_reg", 0 0;
v0x60000283d4d0_0 .net "mxu_src0_addr", 15 0, L_0x600002b7d7c0;  1 drivers
v0x60000283d560_0 .net "mxu_src1_addr", 15 0, L_0x600002b7d860;  1 drivers
v0x60000283d5f0_0 .var "mxu_start_array", 0 0;
v0x60000283d680_0 .var "mxu_start_array_d", 0 0;
v0x60000283d710_0 .var "mxu_state", 2 0;
v0x60000283d7a0_0 .net "mxu_subop", 7 0, L_0x600002b7cd20;  1 drivers
v0x60000283d830_0 .net "mxu_w_addr", 19 0, L_0x600002b73700;  1 drivers
v0x60000283d8c0_0 .net "mxu_w_rdata", 255 0, v0x6000028478d0_0;  1 drivers
v0x60000283d950_0 .net "mxu_w_re", 0 0, L_0x600002b737a0;  1 drivers
v0x60000283d9e0_0 .net "mxu_w_ready", 0 0, L_0x600002b76b20;  1 drivers
v0x60000283da70_0 .net "noc_data_write", 0 0, L_0x600003160e00;  1 drivers
v0x60000283db00_0 .net "noc_rx_addr", 19 0, v0x60000283fa80_0;  1 drivers
v0x60000283db90_0 .net "noc_rx_data", 255 0, v0x60000283fb10_0;  1 drivers
v0x60000283dc20_0 .net "noc_rx_is_instr", 0 0, v0x60000283fba0_0;  1 drivers
v0x60000283dcb0_0 .net "noc_rx_ready", 0 0, L_0x600002b76e40;  alias, 1 drivers
v0x60000283dd40_0 .net "noc_rx_valid", 0 0, v0x60000283fcc0_0;  1 drivers
v0x60000283ddd0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x60000283de60_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x60000283def0_0 .net "noc_tx_ready", 0 0, v0x60000283fe70_0;  1 drivers
v0x60000283df80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x60000283e010_0 .net "rst_n", 0 0, v0x600002830000_0;  1 drivers
v0x60000283e0a0_0 .net "sync_grant", 0 0, v0x600002830090_0;  1 drivers
v0x60000283e130_0 .net "sync_request", 0 0, L_0x60000316ccb0;  alias, 1 drivers
v0x60000283e1c0_0 .net "systolic_busy", 0 0, L_0x600003176fb0;  1 drivers
v0x60000283e250_0 .net "systolic_done", 0 0, L_0x600002b730c0;  1 drivers
v0x60000283e2e0_0 .net "systolic_result", 127 0, L_0x600002b72c60;  1 drivers
v0x60000283e370_0 .net "systolic_result_valid", 0 0, L_0x600003160000;  1 drivers
v0x60000283e400_0 .net "tpc_busy", 0 0, L_0x60000316ce70;  alias, 1 drivers
v0x60000283e490_0 .net "tpc_done", 0 0, L_0x60000316cd20;  alias, 1 drivers
v0x60000283e520_0 .net "tpc_error", 0 0, L_0x60000316cc40;  alias, 1 drivers
v0x60000283e5b0_0 .net "tpc_start", 0 0, v0x6000028303f0_0;  1 drivers
v0x60000283e640_0 .net "tpc_start_pc", 19 0, v0x600002830480_0;  1 drivers
v0x60000283e6d0_0 .net "vpu_lcp_done", 0 0, L_0x600003160310;  1 drivers
v0x60000283e760_0 .net "vpu_lcp_ready", 0 0, L_0x600002b75a40;  1 drivers
v0x60000283e7f0_0 .net "vpu_sram_addr", 19 0, v0x600002839710_0;  1 drivers
v0x60000283e880_0 .net "vpu_sram_rdata", 255 0, L_0x600003160cb0;  1 drivers
v0x60000283e910_0 .net "vpu_sram_re", 0 0, L_0x6000031604d0;  1 drivers
v0x60000283e9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002b76bc0;  1 drivers
v0x60000283ea30_0 .net "vpu_sram_wdata", 255 0, L_0x6000031603f0;  1 drivers
v0x60000283eac0_0 .net "vpu_sram_we", 0 0, L_0x600003160460;  1 drivers
v0x60000283eb50_0 .var "weight_load_col_d", 1 0;
v0x60000283ebe0_0 .var "weight_load_en_d", 0 0;
L_0x600002b7cd20 .part v0x60000285b600_0, 112, 8;
L_0x600002b7cc80 .part v0x60000285b600_0, 96, 16;
L_0x600002b7d7c0 .part v0x60000285b600_0, 80, 16;
L_0x600002b7d860 .part v0x60000285b600_0, 64, 16;
L_0x600002b7d900 .part v0x60000285b600_0, 48, 16;
L_0x600002b7d9a0 .part v0x60000285b600_0, 32, 16;
L_0x600002b7da40 .part v0x60000285b600_0, 16, 16;
L_0x600002b73520 .part v0x6000028478d0_0, 0, 32;
L_0x600002b735c0 .concat [ 16 4 0 0], L_0x600002b7d860, L_0x12809a530;
L_0x600002b73660 .concat [ 5 15 0 0], v0x60000283ce10_0, L_0x12809a578;
L_0x600002b73700 .arith/sum 20, L_0x600002b735c0, L_0x600002b73660;
L_0x600002b737a0 .cmp/eq 3, v0x60000283d710_0, L_0x12809a5c0;
L_0x600002b73840 .concat [ 16 4 0 0], L_0x600002b7d7c0, L_0x12809a608;
L_0x600002b738e0 .concat [ 16 4 0 0], v0x60000283cea0_0, L_0x12809a650;
L_0x600002b73980 .arith/sum 20, L_0x600002b73840, L_0x600002b738e0;
L_0x600002b73a20 .cmp/eq 3, v0x60000283d710_0, L_0x12809a698;
L_0x600002b73ac0 .concat [ 16 4 0 0], L_0x600002b7cc80, L_0x12809a6e0;
L_0x600002b73b60 .concat [ 16 4 0 0], v0x60000283d3b0_0, L_0x12809a728;
L_0x600002b73c00 .arith/sum 20, L_0x600002b73ac0, L_0x600002b73b60;
L_0x600002b73d40 .part L_0x600002b72c60, 0, 128;
L_0x600002b73de0 .concat [ 128 128 0 0], L_0x600002b73d40, L_0x12809a770;
L_0x600002b73ca0 .cmp/eq 3, v0x60000283d710_0, L_0x12809a7b8;
L_0x600002b73e80 .cmp/eq 3, v0x60000283d710_0, L_0x12809a800;
L_0x600002b76e40 .reduce/nor L_0x60000316ce70;
L_0x600002b76ee0 .reduce/nor v0x60000283fba0_0;
S_0x12069b210 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x1206aa950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12081a000 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x12081a040 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x12081a080 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x12081a0c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x12081a100 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x12081a140 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x12081a180 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x12081a1c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x12081a200 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x12081a240 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x12081a280 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x12081a2c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x12081a300 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x12081a340 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x12081a380 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x12081a3c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x12081a400 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x12081a440 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x12081a480 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x12081a4c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x12081a500 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003160540 .functor BUFZ 1, v0x600002858510_0, C4<0>, C4<0>, C4<0>;
L_0x600003160620 .functor BUFZ 256, v0x600002859170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160690 .functor BUFZ 1, v0x600002859290_0, C4<0>, C4<0>, C4<0>;
L_0x600003160700 .functor BUFZ 1, v0x600002858fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003160770 .functor BUFZ 40, v0x600002867450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000031607e0 .functor BUFZ 8, v0x600002867570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003160850 .functor BUFZ 1, v0x600002867720_0, C4<0>, C4<0>, C4<0>;
L_0x6000031608c0 .functor BUFZ 256, v0x600002867cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160930 .functor BUFZ 1, v0x600002867de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031609a0 .functor BUFZ 1, v0x6000028606c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003160a10 .functor BUFZ 40, v0x600002867060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003160a80 .functor BUFZ 8, v0x600002867180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003160b60 .functor BUFZ 1, v0x600002867330_0, C4<0>, C4<0>, C4<0>;
L_0x600003160bd0 .functor BUFZ 1, v0x600002867b10_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002866f40_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x600002866fd0_0 .net "axi_araddr", 39 0, L_0x600003160a10;  alias, 1 drivers
v0x600002867060_0 .var "axi_araddr_reg", 39 0;
v0x6000028670f0_0 .net "axi_arlen", 7 0, L_0x600003160a80;  alias, 1 drivers
v0x600002867180_0 .var "axi_arlen_reg", 7 0;
v0x600002867210_0 .net "axi_arready", 0 0, v0x60000283ef40_0;  alias, 1 drivers
v0x6000028672a0_0 .net "axi_arvalid", 0 0, L_0x600003160b60;  alias, 1 drivers
v0x600002867330_0 .var "axi_arvalid_reg", 0 0;
v0x6000028673c0_0 .net "axi_awaddr", 39 0, L_0x600003160770;  alias, 1 drivers
v0x600002867450_0 .var "axi_awaddr_reg", 39 0;
v0x6000028674e0_0 .net "axi_awlen", 7 0, L_0x6000031607e0;  alias, 1 drivers
v0x600002867570_0 .var "axi_awlen_reg", 7 0;
v0x600002867600_0 .net "axi_awready", 0 0, v0x60000283f180_0;  alias, 1 drivers
v0x600002867690_0 .net "axi_awvalid", 0 0, L_0x600003160850;  alias, 1 drivers
v0x600002867720_0 .var "axi_awvalid_reg", 0 0;
v0x6000028677b0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x600002867840_0 .net "axi_bresp", 1 0, v0x60000283f330_0;  alias, 1 drivers
v0x6000028678d0_0 .net "axi_bvalid", 0 0, v0x60000283f3c0_0;  alias, 1 drivers
v0x600002867960_0 .net "axi_rdata", 255 0, v0x60000283f450_0;  alias, 1 drivers
v0x6000028679f0_0 .net "axi_rlast", 0 0, v0x60000283f4e0_0;  alias, 1 drivers
v0x600002867a80_0 .net "axi_rready", 0 0, L_0x600003160bd0;  alias, 1 drivers
v0x600002867b10_0 .var "axi_rready_reg", 0 0;
v0x600002867ba0_0 .net "axi_rvalid", 0 0, v0x60000283f600_0;  alias, 1 drivers
v0x600002867c30_0 .net "axi_wdata", 255 0, L_0x6000031608c0;  alias, 1 drivers
v0x600002867cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002867d50_0 .net "axi_wlast", 0 0, L_0x600003160930;  alias, 1 drivers
v0x600002867de0_0 .var "axi_wlast_reg", 0 0;
v0x600002867e70_0 .net "axi_wready", 0 0, v0x60000283f7b0_0;  alias, 1 drivers
v0x600002867f00_0 .net "axi_wvalid", 0 0, L_0x6000031609a0;  alias, 1 drivers
v0x6000028606c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002860630_0 .net "cfg_cols", 11 0, L_0x600002b75d60;  1 drivers
v0x600002858000_0 .net "cfg_rows", 11 0, L_0x600002b75cc0;  1 drivers
v0x600002858090_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002858120_0 .net "cmd", 127 0, v0x60000285a910_0;  alias, 1 drivers
v0x6000028581b0_0 .net "cmd_done", 0 0, L_0x600003160540;  alias, 1 drivers
v0x600002858240_0 .net "cmd_ready", 0 0, L_0x600002b75f40;  alias, 1 drivers
v0x6000028582d0_0 .net "cmd_valid", 0 0, L_0x60000316cf50;  alias, 1 drivers
v0x600002858360_0 .var "col_count", 11 0;
v0x6000028583f0_0 .var "cols_cfg", 11 0;
v0x600002858480_0 .var "data_buf", 255 0;
v0x600002858510_0 .var "done_reg", 0 0;
v0x6000028585a0_0 .net "ext_addr", 39 0, L_0x600002b75b80;  1 drivers
v0x600002858630_0 .var "ext_base", 39 0;
v0x6000028586c0_0 .var "ext_ptr", 39 0;
v0x600002858750_0 .net "ext_stride", 11 0, L_0x600002b75e00;  1 drivers
v0x6000028587e0_0 .var "ext_stride_cfg", 11 0;
v0x600002858870_0 .net "int_addr", 19 0, L_0x600002b75c20;  1 drivers
v0x600002858900_0 .var "int_base", 19 0;
v0x600002858990_0 .var "int_ptr", 19 0;
v0x600002858a20_0 .net "int_stride", 11 0, L_0x600002b75ea0;  1 drivers
v0x600002858ab0_0 .var "int_stride_cfg", 11 0;
v0x600002858b40_0 .var "op_type", 7 0;
v0x600002858bd0_0 .var "row_count", 11 0;
v0x600002858c60_0 .var "rows_cfg", 11 0;
v0x600002858cf0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002858d80_0 .net "sram_addr", 19 0, v0x600002858e10_0;  alias, 1 drivers
v0x600002858e10_0 .var "sram_addr_reg", 19 0;
v0x600002858ea0_0 .net "sram_rdata", 255 0, L_0x600003160d20;  alias, 1 drivers
v0x600002858f30_0 .net "sram_re", 0 0, L_0x600003160700;  alias, 1 drivers
v0x600002858fc0_0 .var "sram_re_reg", 0 0;
v0x600002859050_0 .net "sram_ready", 0 0, L_0x600002b76da0;  alias, 1 drivers
v0x6000028590e0_0 .net "sram_wdata", 255 0, L_0x600003160620;  alias, 1 drivers
v0x600002859170_0 .var "sram_wdata_reg", 255 0;
v0x600002859200_0 .net "sram_we", 0 0, L_0x600003160690;  alias, 1 drivers
v0x600002859290_0 .var "sram_we_reg", 0 0;
v0x600002859320_0 .var "state", 3 0;
v0x6000028593b0_0 .net "subop", 7 0, L_0x600002b75ae0;  1 drivers
E_0x600000f22240/0 .event negedge, v0x600002858cf0_0;
E_0x600000f22240/1 .event posedge, v0x600002858090_0;
E_0x600000f22240 .event/or E_0x600000f22240/0, E_0x600000f22240/1;
L_0x600002b75ae0 .part v0x60000285a910_0, 112, 8;
L_0x600002b75b80 .part v0x60000285a910_0, 72, 40;
L_0x600002b75c20 .part v0x60000285a910_0, 52, 20;
L_0x600002b75cc0 .part v0x60000285a910_0, 40, 12;
L_0x600002b75d60 .part v0x60000285a910_0, 28, 12;
L_0x600002b75e00 .part v0x60000285a910_0, 16, 12;
L_0x600002b75ea0 .part v0x60000285a910_0, 4, 12;
L_0x600002b75f40 .cmp/eq 4, v0x600002859320_0, L_0x12809a920;
S_0x120665f80 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1206aa950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12081aa00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12081aa40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12081aa80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12081aac0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12081ab00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12081ab40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12081ab80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12081abc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12081ac00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12081ac40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12081ac80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12081acc0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12081ad00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12081ad40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12081ad80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12081adc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12081ae00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12081ae40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12081ae80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12081aec0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12081af00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12081af40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12081af80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12081afc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12081b000 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12081b040 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12081b080 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000316dc70 .functor AND 1, L_0x600002b7d2c0, L_0x600002b7d400, C4<1>, C4<1>;
L_0x60000316d960 .functor AND 1, L_0x60000316dc70, L_0x600002b7c3c0, C4<1>, C4<1>;
L_0x60000316d9d0 .functor BUFZ 20, v0x60000285af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000316da40 .functor BUFZ 1, v0x60000285b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000316d1f0 .functor BUFZ 1, v0x60000285b840_0, C4<0>, C4<0>, C4<0>;
L_0x60000316d030 .functor BUFZ 1, v0x60000285c480_0, C4<0>, C4<0>, C4<0>;
L_0x60000316cf50 .functor BUFZ 1, v0x60000285ab50_0, C4<0>, C4<0>, C4<0>;
L_0x60000316ce00 .functor AND 1, L_0x600002b7c460, L_0x600002b7c000, C4<1>, C4<1>;
L_0x60000316ce70 .functor AND 1, L_0x60000316ce00, L_0x600002b7cfa0, C4<1>, C4<1>;
L_0x60000316cd20 .functor BUFZ 1, v0x60000285ac70_0, C4<0>, C4<0>, C4<0>;
L_0x60000316cc40 .functor BUFZ 1, v0x60000285ad90_0, C4<0>, C4<0>, C4<0>;
L_0x60000316ccb0 .functor BUFZ 1, v0x60000285c090_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028594d0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859560_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x6000028595f0_0 .net *"_ivl_14", 0 0, L_0x600002b7d2c0;  1 drivers
v0x600002859680_0 .net *"_ivl_16", 31 0, L_0x600002b7d360;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859710_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028597a0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x600002859830_0 .net *"_ivl_22", 0 0, L_0x600002b7d400;  1 drivers
v0x6000028598c0_0 .net *"_ivl_25", 0 0, L_0x60000316dc70;  1 drivers
v0x600002859950_0 .net *"_ivl_26", 31 0, L_0x600002b7d4a0;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028599e0_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859a70_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x600002859b00_0 .net *"_ivl_32", 0 0, L_0x600002b7c3c0;  1 drivers
v0x600002859b90_0 .net *"_ivl_36", 31 0, L_0x600002b7c0a0;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859c20_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859cb0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x600002859d40_0 .net *"_ivl_44", 31 0, L_0x600002b7c6e0;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859dd0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859e60_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x600002859ef0_0 .net *"_ivl_52", 31 0, L_0x600002b7c5a0;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002859f80_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000285a010_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000285a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000285a130_0 .net *"_ivl_78", 0 0, L_0x600002b7c460;  1 drivers
v0x60000285a1c0_0 .net *"_ivl_8", 31 0, L_0x600002b7d220;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000285a250_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x60000285a2e0_0 .net *"_ivl_82", 0 0, L_0x600002b7c000;  1 drivers
v0x60000285a370_0 .net *"_ivl_85", 0 0, L_0x60000316ce00;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000285a400_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x60000285a490_0 .net *"_ivl_88", 0 0, L_0x600002b7cfa0;  1 drivers
v0x60000285a520_0 .net "all_done", 0 0, L_0x60000316d960;  1 drivers
v0x60000285a5b0_0 .net "busy", 0 0, L_0x60000316ce70;  alias, 1 drivers
v0x60000285a640_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000285a6d0_0 .var "decoded_opcode", 7 0;
v0x60000285a760_0 .var "decoded_subop", 7 0;
v0x60000285a7f0_0 .net "dma_clear", 0 0, L_0x600002b7c320;  1 drivers
v0x60000285a880_0 .net "dma_cmd", 127 0, v0x60000285a910_0;  alias, 1 drivers
v0x60000285a910_0 .var "dma_cmd_reg", 127 0;
v0x60000285a9a0_0 .net "dma_done", 0 0, L_0x600003160540;  alias, 1 drivers
v0x60000285aa30_0 .net "dma_ready", 0 0, L_0x600002b75f40;  alias, 1 drivers
v0x60000285aac0_0 .net "dma_valid", 0 0, L_0x60000316cf50;  alias, 1 drivers
v0x60000285ab50_0 .var "dma_valid_reg", 0 0;
v0x60000285abe0_0 .net "done", 0 0, L_0x60000316cd20;  alias, 1 drivers
v0x60000285ac70_0 .var "done_reg", 0 0;
v0x60000285ad00_0 .net "error", 0 0, L_0x60000316cc40;  alias, 1 drivers
v0x60000285ad90_0 .var "error_reg", 0 0;
v0x60000285ae20_0 .net "global_sync_in", 0 0, v0x60000283f9f0_0;  alias, 1 drivers
v0x60000285aeb0_0 .net "imem_addr", 19 0, L_0x60000316d9d0;  alias, 1 drivers
v0x60000285af40_0 .var "imem_addr_reg", 19 0;
v0x60000285afd0_0 .net "imem_data", 127 0, v0x60000283c360_0;  alias, 1 drivers
v0x60000285b060_0 .net "imem_re", 0 0, L_0x60000316da40;  alias, 1 drivers
v0x60000285b0f0_0 .var "imem_re_reg", 0 0;
v0x60000285b180_0 .net "imem_valid", 0 0, L_0x60000316dc00;  alias, 1 drivers
v0x60000285b210_0 .var "instr_reg", 127 0;
v0x60000285b2a0_0 .net "loop_count", 15 0, L_0x600002b7d0e0;  1 drivers
v0x60000285b330 .array "loop_counter", 3 0, 15 0;
v0x60000285b3c0_0 .var "loop_sp", 1 0;
v0x60000285b450 .array "loop_start_addr", 3 0, 19 0;
v0x60000285b4e0_0 .net "mxu_clear", 0 0, L_0x600002b7c1e0;  1 drivers
v0x60000285b570_0 .net "mxu_cmd", 127 0, v0x60000285b600_0;  alias, 1 drivers
v0x60000285b600_0 .var "mxu_cmd_reg", 127 0;
v0x60000285b690_0 .net "mxu_done", 0 0, L_0x6000031601c0;  alias, 1 drivers
v0x60000285b720_0 .net "mxu_ready", 0 0, L_0x600003160150;  alias, 1 drivers
v0x60000285b7b0_0 .net "mxu_valid", 0 0, L_0x60000316d1f0;  alias, 1 drivers
v0x60000285b840_0 .var "mxu_valid_reg", 0 0;
v0x60000285b8d0_0 .net "opcode", 7 0, L_0x600002b7d680;  1 drivers
v0x60000285b960_0 .var "pc", 19 0;
v0x60000285b9f0_0 .var "pending_dma", 7 0;
v0x60000285ba80_0 .var "pending_mxu", 7 0;
v0x60000285bb10_0 .var "pending_vpu", 7 0;
v0x60000285bba0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000285bc30_0 .net "start", 0 0, v0x6000028303f0_0;  alias, 1 drivers
v0x60000285bcc0_0 .net "start_pc", 19 0, v0x600002830480_0;  alias, 1 drivers
v0x60000285bd50_0 .var "state", 3 0;
v0x60000285bde0_0 .net "subop", 7 0, L_0x600002b7d720;  1 drivers
v0x60000285be70_0 .net "sync_grant", 0 0, v0x600002830090_0;  alias, 1 drivers
v0x60000285bf00_0 .net "sync_mask", 7 0, L_0x600002b7d180;  1 drivers
v0x60000285c000_0 .net "sync_request", 0 0, L_0x60000316ccb0;  alias, 1 drivers
v0x60000285c090_0 .var "sync_request_reg", 0 0;
v0x60000285c120_0 .net "vpu_clear", 0 0, L_0x600002b7c280;  1 drivers
v0x60000285c1b0_0 .net "vpu_cmd", 127 0, v0x60000285c240_0;  alias, 1 drivers
v0x60000285c240_0 .var "vpu_cmd_reg", 127 0;
v0x60000285c2d0_0 .net "vpu_done", 0 0, L_0x600003160310;  alias, 1 drivers
v0x60000285c360_0 .net "vpu_ready", 0 0, L_0x600002b75a40;  alias, 1 drivers
v0x60000285c3f0_0 .net "vpu_valid", 0 0, L_0x60000316d030;  alias, 1 drivers
v0x60000285c480_0 .var "vpu_valid_reg", 0 0;
L_0x600002b7d680 .part v0x60000283c360_0, 120, 8;
L_0x600002b7d720 .part v0x60000283c360_0, 112, 8;
L_0x600002b7d0e0 .part v0x60000283c360_0, 32, 16;
L_0x600002b7d180 .part v0x60000283c360_0, 104, 8;
L_0x600002b7d220 .concat [ 8 24 0 0], v0x60000285ba80_0, L_0x128098010;
L_0x600002b7d2c0 .cmp/eq 32, L_0x600002b7d220, L_0x128098058;
L_0x600002b7d360 .concat [ 8 24 0 0], v0x60000285bb10_0, L_0x1280980a0;
L_0x600002b7d400 .cmp/eq 32, L_0x600002b7d360, L_0x1280980e8;
L_0x600002b7d4a0 .concat [ 8 24 0 0], v0x60000285b9f0_0, L_0x128098130;
L_0x600002b7c3c0 .cmp/eq 32, L_0x600002b7d4a0, L_0x128098178;
L_0x600002b7c0a0 .concat [ 8 24 0 0], v0x60000285ba80_0, L_0x1280981c0;
L_0x600002b7c1e0 .cmp/eq 32, L_0x600002b7c0a0, L_0x128098208;
L_0x600002b7c6e0 .concat [ 8 24 0 0], v0x60000285bb10_0, L_0x128098250;
L_0x600002b7c280 .cmp/eq 32, L_0x600002b7c6e0, L_0x128098298;
L_0x600002b7c5a0 .concat [ 8 24 0 0], v0x60000285b9f0_0, L_0x1280982e0;
L_0x600002b7c320 .cmp/eq 32, L_0x600002b7c5a0, L_0x128098328;
L_0x600002b7c460 .cmp/ne 4, v0x60000285bd50_0, L_0x128098370;
L_0x600002b7c000 .cmp/ne 4, v0x60000285bd50_0, L_0x1280983b8;
L_0x600002b7cfa0 .cmp/ne 4, v0x60000285bd50_0, L_0x128098400;
S_0x12066c1c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x120665f80;
 .timescale 0 0;
v0x600002859440_0 .var/i "i", 31 0;
S_0x120696020 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1206aa950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x12066bd80 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x12066bdc0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x12066be00 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x12066be40 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x12066be80 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x12066bec0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x12066bf00 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x12066bf40 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003177640 .functor OR 1, L_0x600002b72d00, L_0x600002b72da0, C4<0>, C4<0>;
L_0x6000031771e0 .functor AND 1, L_0x600002b72e40, v0x60000283d680_0, C4<1>, C4<1>;
L_0x600003177170 .functor AND 1, L_0x6000031771e0, L_0x600002b72ee0, C4<1>, C4<1>;
L_0x600003177100 .functor OR 1, L_0x600003177640, L_0x600003177170, C4<0>, C4<0>;
L_0x600003177090 .functor BUFZ 1, L_0x600003177100, C4<0>, C4<0>, C4<0>;
L_0x600003176fb0 .functor AND 1, L_0x600002b72f80, L_0x600002b73020, C4<1>, C4<1>;
L_0x600003177020 .functor AND 1, L_0x600002b73200, L_0x600002b732a0, C4<1>, C4<1>;
L_0x600003160000 .functor AND 1, L_0x600003177020, L_0x600002b73480, C4<1>, C4<1>;
v0x600002842d00_0 .net *"_ivl_101", 0 0, L_0x600002b73480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002842d90_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600002842e20_0 .net *"_ivl_39", 0 0, L_0x600002b72d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002842eb0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600002842f40_0 .net *"_ivl_43", 0 0, L_0x600002b72da0;  1 drivers
v0x600002842fd0_0 .net *"_ivl_46", 0 0, L_0x600003177640;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002843060_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x6000028430f0_0 .net *"_ivl_49", 0 0, L_0x600002b72e40;  1 drivers
v0x600002843180_0 .net *"_ivl_52", 0 0, L_0x6000031771e0;  1 drivers
v0x600002843210_0 .net *"_ivl_54", 0 0, L_0x600002b72ee0;  1 drivers
v0x6000028432a0_0 .net *"_ivl_56", 0 0, L_0x600003177170;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002843330_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000028433c0_0 .net *"_ivl_63", 0 0, L_0x600002b72f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002843450_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x6000028434e0_0 .net *"_ivl_67", 0 0, L_0x600002b73020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002843570_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002843600_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002843690_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600002843720_0 .net *"_ivl_83", 0 0, L_0x600002b73200;  1 drivers
v0x6000028437b0_0 .net *"_ivl_85", 0 0, L_0x600002b732a0;  1 drivers
v0x600002843840_0 .net *"_ivl_88", 0 0, L_0x600003177020;  1 drivers
v0x6000028438d0_0 .net *"_ivl_89", 31 0, L_0x600002b73340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002843960_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000028439f0_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002843a80_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600002843b10_0 .net *"_ivl_99", 31 0, L_0x600002b733e0;  1 drivers
v0x600002843ba0_0 .net "act_data", 31 0, v0x60000283b060_0;  1 drivers
v0x600002843c30 .array "act_h", 19 0;
v0x600002843c30_0 .net v0x600002843c30 0, 7 0, L_0x60000316caf0; 1 drivers
v0x600002843c30_1 .net v0x600002843c30 1, 7 0, v0x60000285d5f0_0; 1 drivers
v0x600002843c30_2 .net v0x600002843c30 2, 7 0, v0x60000285eb50_0; 1 drivers
v0x600002843c30_3 .net v0x600002843c30 3, 7 0, v0x600002850120_0; 1 drivers
v0x600002843c30_4 .net v0x600002843c30 4, 7 0, v0x600002851680_0; 1 drivers
v0x600002843c30_5 .net v0x600002843c30 5, 7 0, L_0x60000316c9a0; 1 drivers
v0x600002843c30_6 .net v0x600002843c30 6, 7 0, v0x600002852be0_0; 1 drivers
v0x600002843c30_7 .net v0x600002843c30 7, 7 0, v0x6000028541b0_0; 1 drivers
v0x600002843c30_8 .net v0x600002843c30 8, 7 0, v0x600002855710_0; 1 drivers
v0x600002843c30_9 .net v0x600002843c30 9, 7 0, v0x600002856c70_0; 1 drivers
v0x600002843c30_10 .net v0x600002843c30 10, 7 0, L_0x60000316ca10; 1 drivers
v0x600002843c30_11 .net v0x600002843c30 11, 7 0, v0x600002848240_0; 1 drivers
v0x600002843c30_12 .net v0x600002843c30 12, 7 0, v0x6000028497a0_0; 1 drivers
v0x600002843c30_13 .net v0x600002843c30 13, 7 0, v0x60000284ad00_0; 1 drivers
v0x600002843c30_14 .net v0x600002843c30 14, 7 0, v0x60000284c2d0_0; 1 drivers
v0x600002843c30_15 .net v0x600002843c30 15, 7 0, L_0x60000316c8c0; 1 drivers
v0x600002843c30_16 .net v0x600002843c30 16, 7 0, v0x60000284d830_0; 1 drivers
v0x600002843c30_17 .net v0x600002843c30 17, 7 0, v0x60000284ed90_0; 1 drivers
v0x600002843c30_18 .net v0x600002843c30 18, 7 0, v0x600002840360_0; 1 drivers
v0x600002843c30_19 .net v0x600002843c30 19, 7 0, v0x6000028418c0_0; 1 drivers
v0x600002843cc0_0 .net "act_ready", 0 0, L_0x600002b73160;  1 drivers
v0x600002843d50_0 .net "act_valid", 0 0, v0x60000283b180_0;  1 drivers
v0x600002843de0_0 .net "busy", 0 0, L_0x600003176fb0;  alias, 1 drivers
v0x600002843e70_0 .net "cfg_k_tiles", 15 0, L_0x600002b7da40;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002843f00_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600002844000_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002844090_0 .var "cycle_count", 15 0;
v0x600002844120_0 .var "cycle_count_next", 15 0;
v0x60000285c510_5 .array/port v0x60000285c510, 5;
v0x6000028441b0 .array "deskew_output", 3 0;
v0x6000028441b0_0 .net v0x6000028441b0 0, 31 0, v0x60000285c510_5; 1 drivers
v0x60000285c630_3 .array/port v0x60000285c630, 3;
v0x6000028441b0_1 .net v0x6000028441b0 1, 31 0, v0x60000285c630_3; 1 drivers
v0x60000285c750_1 .array/port v0x60000285c750, 1;
v0x6000028441b0_2 .net v0x6000028441b0 2, 31 0, v0x60000285c750_1; 1 drivers
v0x6000028441b0_3 .net v0x6000028441b0 3, 31 0, L_0x6000031767d0; 1 drivers
v0x600002844240_0 .net "done", 0 0, L_0x600002b730c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000028442d0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600002844360_0 .net "pe_enable", 0 0, L_0x600003177100;  1 drivers
v0x6000028443f0 .array "psum_bottom", 3 0;
v0x6000028443f0_0 .net v0x6000028443f0 0, 31 0, L_0x60000316b8e0; 1 drivers
v0x6000028443f0_1 .net v0x6000028443f0 1, 31 0, L_0x60000316bcd0; 1 drivers
v0x6000028443f0_2 .net v0x6000028443f0 2, 31 0, L_0x600003176a00; 1 drivers
v0x6000028443f0_3 .net v0x6000028443f0 3, 31 0, L_0x600003176ae0; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002844480 .array "psum_v", 19 0;
v0x600002844480_0 .net v0x600002844480 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002844480_1 .net v0x600002844480 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002844480_2 .net v0x600002844480 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002844480_3 .net v0x600002844480 3, 31 0, L_0x128098640; 1 drivers
v0x600002844480_4 .net v0x600002844480 4, 31 0, v0x60000285db00_0; 1 drivers
v0x600002844480_5 .net v0x600002844480 5, 31 0, v0x60000285f060_0; 1 drivers
v0x600002844480_6 .net v0x600002844480 6, 31 0, v0x600002850630_0; 1 drivers
v0x600002844480_7 .net v0x600002844480 7, 31 0, v0x600002851b90_0; 1 drivers
v0x600002844480_8 .net v0x600002844480 8, 31 0, v0x6000028530f0_0; 1 drivers
v0x600002844480_9 .net v0x600002844480 9, 31 0, v0x6000028546c0_0; 1 drivers
v0x600002844480_10 .net v0x600002844480 10, 31 0, v0x600002855c20_0; 1 drivers
v0x600002844480_11 .net v0x600002844480 11, 31 0, v0x600002857180_0; 1 drivers
v0x600002844480_12 .net v0x600002844480 12, 31 0, v0x600002848750_0; 1 drivers
v0x600002844480_13 .net v0x600002844480 13, 31 0, v0x600002849cb0_0; 1 drivers
v0x600002844480_14 .net v0x600002844480 14, 31 0, v0x60000284b210_0; 1 drivers
v0x600002844480_15 .net v0x600002844480 15, 31 0, v0x60000284c7e0_0; 1 drivers
v0x600002844480_16 .net v0x600002844480 16, 31 0, v0x60000284dd40_0; 1 drivers
v0x600002844480_17 .net v0x600002844480 17, 31 0, v0x60000284f2a0_0; 1 drivers
v0x600002844480_18 .net v0x600002844480 18, 31 0, v0x600002840870_0; 1 drivers
v0x600002844480_19 .net v0x600002844480 19, 31 0, v0x600002841dd0_0; 1 drivers
v0x600002844510_0 .net "result_data", 127 0, L_0x600002b72c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000028445a0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600002844630_0 .net "result_valid", 0 0, L_0x600003160000;  alias, 1 drivers
v0x6000028446c0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002844750_0 .net "skew_enable", 0 0, L_0x600003177090;  1 drivers
v0x6000028447e0 .array "skew_input", 3 0;
v0x6000028447e0_0 .net v0x6000028447e0 0, 7 0, L_0x600002b7db80; 1 drivers
v0x6000028447e0_1 .net v0x6000028447e0 1, 7 0, L_0x600002b7dcc0; 1 drivers
v0x6000028447e0_2 .net v0x6000028447e0 2, 7 0, L_0x600002b7de00; 1 drivers
v0x6000028447e0_3 .net v0x6000028447e0 3, 7 0, L_0x600002b7df40; 1 drivers
v0x600002844870 .array "skew_output", 3 0;
v0x600002844870_0 .net v0x600002844870 0, 7 0, v0x60000285c870_0; 1 drivers
v0x600002844870_1 .net v0x600002844870 1, 7 0, v0x60000285cb40_0; 1 drivers
v0x600002844870_2 .net v0x600002844870 2, 7 0, v0x60000285ce10_0; 1 drivers
v0x600002844870_3 .net v0x600002844870 3, 7 0, v0x60000285d0e0_0; 1 drivers
v0x600002844900_0 .net "start", 0 0, v0x60000283d680_0;  1 drivers
v0x600002844990_0 .var "state", 2 0;
v0x600002844a20_0 .var "state_next", 2 0;
v0x600002844ab0_0 .net "weight_load_col", 1 0, v0x60000283eb50_0;  1 drivers
v0x600002844b40_0 .net "weight_load_data", 31 0, L_0x600002b73520;  1 drivers
v0x600002844bd0_0 .net "weight_load_en", 0 0, v0x60000283ebe0_0;  1 drivers
E_0x600000f22b40/0 .event anyedge, v0x600002844990_0, v0x600002844090_0, v0x600002844900_0, v0x600002844bd0_0;
E_0x600000f22b40/1 .event anyedge, v0x600002843e70_0, v0x6000028442d0_0;
E_0x600000f22b40 .event/or E_0x600000f22b40/0, E_0x600000f22b40/1;
L_0x600002b7dae0 .part v0x60000283b060_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b7db80 .functor MUXZ 8, L_0x128098448, L_0x600002b7dae0, v0x60000283b180_0, C4<>;
L_0x600002b7dc20 .part v0x60000283b060_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b7dcc0 .functor MUXZ 8, L_0x128098490, L_0x600002b7dc20, v0x60000283b180_0, C4<>;
L_0x600002b7dd60 .part v0x60000283b060_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b7de00 .functor MUXZ 8, L_0x1280984d8, L_0x600002b7dd60, v0x60000283b180_0, C4<>;
L_0x600002b7dea0 .part v0x60000283b060_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002b7df40 .functor MUXZ 8, L_0x128098520, L_0x600002b7dea0, v0x60000283b180_0, C4<>;
L_0x600002b7e120 .part L_0x600002b73520, 0, 8;
L_0x600002b7e940 .part L_0x600002b73520, 0, 8;
L_0x600002b7f160 .part L_0x600002b73520, 0, 8;
L_0x600002b7f980 .part L_0x600002b73520, 0, 8;
L_0x600002b78aa0 .part L_0x600002b73520, 8, 8;
L_0x600002b7b5c0 .part L_0x600002b73520, 8, 8;
L_0x600002b7aee0 .part L_0x600002b73520, 8, 8;
L_0x600002b79fe0 .part L_0x600002b73520, 8, 8;
L_0x600002b79900 .part L_0x600002b73520, 16, 8;
L_0x600002b78fa0 .part L_0x600002b73520, 16, 8;
L_0x600002b78dc0 .part L_0x600002b73520, 16, 8;
L_0x600002b70500 .part L_0x600002b73520, 16, 8;
L_0x600002b70d20 .part L_0x600002b73520, 24, 8;
L_0x600002b71540 .part L_0x600002b73520, 24, 8;
L_0x600002b71d60 .part L_0x600002b73520, 24, 8;
L_0x600002b72580 .part L_0x600002b73520, 24, 8;
L_0x600002b72c60 .concat8 [ 32 32 32 32], L_0x600003176840, L_0x6000031768b0, L_0x600003177f00, L_0x600003177aa0;
L_0x600002b72d00 .cmp/eq 3, v0x600002844990_0, L_0x12809a188;
L_0x600002b72da0 .cmp/eq 3, v0x600002844990_0, L_0x12809a1d0;
L_0x600002b72e40 .cmp/eq 3, v0x600002844990_0, L_0x12809a218;
L_0x600002b72ee0 .reduce/nor v0x60000283ebe0_0;
L_0x600002b72f80 .cmp/ne 3, v0x600002844990_0, L_0x12809a260;
L_0x600002b73020 .cmp/ne 3, v0x600002844990_0, L_0x12809a2a8;
L_0x600002b730c0 .cmp/eq 3, v0x600002844990_0, L_0x12809a2f0;
L_0x600002b73160 .cmp/eq 3, v0x600002844990_0, L_0x12809a338;
L_0x600002b73200 .cmp/eq 3, v0x600002844990_0, L_0x12809a3c8;
L_0x600002b732a0 .cmp/ge 16, v0x600002844090_0, L_0x12809a380;
L_0x600002b73340 .concat [ 16 16 0 0], v0x600002844090_0, L_0x12809a410;
L_0x600002b733e0 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x600002b73480 .cmp/gt 32, L_0x600002b733e0, L_0x600002b73340;
S_0x1206917d0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x120696020;
 .timescale 0 0;
P_0x600003462180 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000034621c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000316b8e0 .functor BUFZ 32, v0x60000284dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12068f180 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1206917d0;
 .timescale 0 0;
v0x60000285c510 .array "delay_stages", 5 0, 31 0;
v0x60000285c5a0_0 .var/i "i", 31 0;
S_0x12068cb30 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x120696020;
 .timescale 0 0;
P_0x600003462280 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000034622c0 .param/l "col" 1 7 248, +C4<01>;
L_0x60000316bcd0 .functor BUFZ 32, v0x60000284f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12068a4e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x12068cb30;
 .timescale 0 0;
v0x60000285c630 .array "delay_stages", 3 0, 31 0;
v0x60000285c6c0_0 .var/i "i", 31 0;
S_0x120687e90 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x120696020;
 .timescale 0 0;
P_0x600003462680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000034626c0 .param/l "col" 1 7 248, +C4<010>;
L_0x600003176a00 .functor BUFZ 32, v0x600002840870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x120685840 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x120687e90;
 .timescale 0 0;
v0x60000285c750 .array "delay_stages", 1 0, 31 0;
v0x60000285c7e0_0 .var/i "i", 31 0;
S_0x1206831f0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x120696020;
 .timescale 0 0;
P_0x600003462700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003462740 .param/l "col" 1 7 248, +C4<011>;
L_0x600003176ae0 .functor BUFZ 32, v0x600002841dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x120680ba0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x1206831f0;
 .timescale 0 0;
L_0x6000031767d0 .functor BUFZ 32, L_0x600003176ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x12067e550 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f22dc0 .param/l "row" 1 7 142, +C4<00>;
v0x60000285c900_0 .net *"_ivl_1", 7 0, L_0x600002b7dae0;  1 drivers
v0x60000285c990_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x12067bf00 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x12067e550;
 .timescale 0 0;
v0x60000285c870_0 .var "out_reg", 7 0;
S_0x1206798b0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f22e40 .param/l "row" 1 7 142, +C4<01>;
v0x60000285cbd0_0 .net *"_ivl_1", 7 0, L_0x600002b7dc20;  1 drivers
v0x60000285cc60_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x120677260 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x1206798b0;
 .timescale 0 0;
v0x60000285ca20 .array "delay_stages", 0 0, 7 0;
v0x60000285cab0_0 .var/i "i", 31 0;
v0x60000285cb40_0 .var "out_reg", 7 0;
S_0x120674c10 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f22ec0 .param/l "row" 1 7 142, +C4<010>;
v0x60000285cea0_0 .net *"_ivl_1", 7 0, L_0x600002b7dd60;  1 drivers
v0x60000285cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x1206725c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x120674c10;
 .timescale 0 0;
v0x60000285ccf0 .array "delay_stages", 1 0, 7 0;
v0x60000285cd80_0 .var/i "i", 31 0;
v0x60000285ce10_0 .var "out_reg", 7 0;
S_0x12066ff70 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f22f40 .param/l "row" 1 7 142, +C4<011>;
v0x60000285d170_0 .net *"_ivl_1", 7 0, L_0x600002b7dea0;  1 drivers
v0x60000285d200_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x12066d920 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x12066ff70;
 .timescale 0 0;
v0x60000285cfc0 .array "delay_stages", 2 0, 7 0;
v0x60000285d050_0 .var/i "i", 31 0;
v0x60000285d0e0_0 .var "out_reg", 7 0;
S_0x12060baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f22d80 .param/l "row" 1 7 213, +C4<00>;
S_0x12060bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12060baa0;
 .timescale 0 0;
P_0x600000f23000 .param/l "col" 1 7 214, +C4<00>;
L_0x60000316c930 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7e080, C4<1>, C4<1>;
L_0x60000316c7e0 .functor AND 1, L_0x600002b7e260, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316c850 .functor OR 1, L_0x600002b7e1c0, L_0x60000316c7e0, C4<0>, C4<0>;
L_0x60000316c700 .functor AND 1, L_0x12809a4a0, L_0x60000316c850, C4<1>, C4<1>;
L_0x60000316c770 .functor AND 1, L_0x60000316c700, L_0x600002b7e3a0, C4<1>, C4<1>;
v0x60000285ddd0_0 .net *"_ivl_0", 2 0, L_0x600002b7dfe0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000285de60_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x60000285def0_0 .net *"_ivl_13", 0 0, L_0x600002b7e1c0;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000285df80_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x60000285e010_0 .net *"_ivl_17", 0 0, L_0x600002b7e260;  1 drivers
v0x60000285e0a0_0 .net *"_ivl_20", 0 0, L_0x60000316c7e0;  1 drivers
v0x60000285e130_0 .net *"_ivl_22", 0 0, L_0x60000316c850;  1 drivers
v0x60000285e1c0_0 .net *"_ivl_24", 0 0, L_0x60000316c700;  1 drivers
v0x60000285e250_0 .net *"_ivl_25", 31 0, L_0x600002b7e300;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000285e2e0_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000285e370_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000285e400_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x60000285e490_0 .net *"_ivl_31", 0 0, L_0x600002b7e3a0;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000285e520_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x60000285e5b0_0 .net *"_ivl_6", 0 0, L_0x600002b7e080;  1 drivers
v0x60000285e640_0 .net "do_clear", 0 0, L_0x60000316c770;  1 drivers
v0x60000285e6d0_0 .net "load_weight", 0 0, L_0x60000316c930;  1 drivers
v0x60000285e760_0 .net "weight_in", 7 0, L_0x600002b7e120;  1 drivers
L_0x600002b7dfe0 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128098688;
L_0x600002b7e080 .cmp/eq 3, L_0x600002b7dfe0, L_0x1280986d0;
L_0x600002b7e1c0 .cmp/eq 3, v0x600002844990_0, L_0x128098718;
L_0x600002b7e260 .cmp/eq 3, v0x600002844990_0, L_0x128098760;
L_0x600002b7e300 .concat [ 16 16 0 0], v0x600002844090_0, L_0x1280987a8;
L_0x600002b7e3a0 .cmp/eq 32, L_0x600002b7e300, L_0x1280987f0;
S_0x120619c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12060bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034628c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000285d290_0 .net *"_ivl_11", 0 0, L_0x600002b7e620;  1 drivers
v0x60000285d320_0 .net *"_ivl_12", 15 0, L_0x600002b7e6c0;  1 drivers
v0x60000285d3b0_0 .net/s *"_ivl_4", 15 0, L_0x600002b7e440;  1 drivers
v0x60000285d440_0 .net/s *"_ivl_6", 15 0, L_0x600002b7e4e0;  1 drivers
v0x60000285d4d0_0 .net/s "a_signed", 7 0, v0x60000285d680_0;  1 drivers
v0x60000285d560_0 .net "act_in", 7 0, L_0x60000316caf0;  alias, 1 drivers
v0x60000285d5f0_0 .var "act_out", 7 0;
v0x60000285d680_0 .var "act_reg", 7 0;
v0x60000285d710_0 .net "clear_acc", 0 0, L_0x60000316c770;  alias, 1 drivers
v0x60000285d7a0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000285d830_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000285d8c0_0 .net "load_weight", 0 0, L_0x60000316c930;  alias, 1 drivers
v0x60000285d950_0 .net/s "product", 15 0, L_0x600002b7e580;  1 drivers
v0x60000285d9e0_0 .net/s "product_ext", 31 0, L_0x600002b7e760;  1 drivers
v0x60000285da70_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x60000285db00_0 .var "psum_out", 31 0;
v0x60000285db90_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000285dc20_0 .net/s "w_signed", 7 0, v0x60000285dd40_0;  1 drivers
v0x60000285dcb0_0 .net "weight_in", 7 0, L_0x600002b7e120;  alias, 1 drivers
v0x60000285dd40_0 .var "weight_reg", 7 0;
L_0x600002b7e440 .extend/s 16, v0x60000285d680_0;
L_0x600002b7e4e0 .extend/s 16, v0x60000285dd40_0;
L_0x600002b7e580 .arith/mult 16, L_0x600002b7e440, L_0x600002b7e4e0;
L_0x600002b7e620 .part L_0x600002b7e580, 15, 1;
LS_0x600002b7e6c0_0_0 .concat [ 1 1 1 1], L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620;
LS_0x600002b7e6c0_0_4 .concat [ 1 1 1 1], L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620;
LS_0x600002b7e6c0_0_8 .concat [ 1 1 1 1], L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620;
LS_0x600002b7e6c0_0_12 .concat [ 1 1 1 1], L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620, L_0x600002b7e620;
L_0x600002b7e6c0 .concat [ 4 4 4 4], LS_0x600002b7e6c0_0_0, LS_0x600002b7e6c0_0_4, LS_0x600002b7e6c0_0_8, LS_0x600002b7e6c0_0_12;
L_0x600002b7e760 .concat [ 16 16 0 0], L_0x600002b7e580, L_0x600002b7e6c0;
S_0x120619db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12060baa0;
 .timescale 0 0;
P_0x600000f23180 .param/l "col" 1 7 214, +C4<01>;
L_0x60000316c540 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7e8a0, C4<1>, C4<1>;
L_0x60000316c5b0 .functor AND 1, L_0x600002b7ea80, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316c460 .functor OR 1, L_0x600002b7e9e0, L_0x60000316c5b0, C4<0>, C4<0>;
L_0x60000316c4d0 .functor AND 1, L_0x12809a4a0, L_0x60000316c460, C4<1>, C4<1>;
L_0x60000316c380 .functor AND 1, L_0x60000316c4d0, L_0x600002b7ebc0, C4<1>, C4<1>;
v0x60000285f330_0 .net *"_ivl_0", 2 0, L_0x600002b7e800;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000285f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x60000285f450_0 .net *"_ivl_13", 0 0, L_0x600002b7e9e0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000285f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x60000285f570_0 .net *"_ivl_17", 0 0, L_0x600002b7ea80;  1 drivers
v0x60000285f600_0 .net *"_ivl_20", 0 0, L_0x60000316c5b0;  1 drivers
v0x60000285f690_0 .net *"_ivl_22", 0 0, L_0x60000316c460;  1 drivers
v0x60000285f720_0 .net *"_ivl_24", 0 0, L_0x60000316c4d0;  1 drivers
v0x60000285f7b0_0 .net *"_ivl_25", 31 0, L_0x600002b7eb20;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000285f840_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000285f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000285f960_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x60000285f9f0_0 .net *"_ivl_31", 0 0, L_0x600002b7ebc0;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000285fa80_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x60000285fb10_0 .net *"_ivl_6", 0 0, L_0x600002b7e8a0;  1 drivers
v0x60000285fba0_0 .net "do_clear", 0 0, L_0x60000316c380;  1 drivers
v0x60000285fc30_0 .net "load_weight", 0 0, L_0x60000316c540;  1 drivers
v0x60000285fcc0_0 .net "weight_in", 7 0, L_0x600002b7e940;  1 drivers
L_0x600002b7e800 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128098838;
L_0x600002b7e8a0 .cmp/eq 3, L_0x600002b7e800, L_0x128098880;
L_0x600002b7e9e0 .cmp/eq 3, v0x600002844990_0, L_0x1280988c8;
L_0x600002b7ea80 .cmp/eq 3, v0x600002844990_0, L_0x128098910;
L_0x600002b7eb20 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128098958;
L_0x600002b7ebc0 .cmp/eq 32, L_0x600002b7eb20, L_0x1280989a0;
S_0x12061c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000285e7f0_0 .net *"_ivl_11", 0 0, L_0x600002b7ee40;  1 drivers
v0x60000285e880_0 .net *"_ivl_12", 15 0, L_0x600002b7eee0;  1 drivers
v0x60000285e910_0 .net/s *"_ivl_4", 15 0, L_0x600002b7ec60;  1 drivers
v0x60000285e9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002b7ed00;  1 drivers
v0x60000285ea30_0 .net/s "a_signed", 7 0, v0x60000285ebe0_0;  1 drivers
v0x60000285eac0_0 .net "act_in", 7 0, v0x60000285d5f0_0;  alias, 1 drivers
v0x60000285eb50_0 .var "act_out", 7 0;
v0x60000285ebe0_0 .var "act_reg", 7 0;
v0x60000285ec70_0 .net "clear_acc", 0 0, L_0x60000316c380;  alias, 1 drivers
v0x60000285ed00_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000285ed90_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000285ee20_0 .net "load_weight", 0 0, L_0x60000316c540;  alias, 1 drivers
v0x60000285eeb0_0 .net/s "product", 15 0, L_0x600002b7eda0;  1 drivers
v0x60000285ef40_0 .net/s "product_ext", 31 0, L_0x600002b7ef80;  1 drivers
v0x60000285efd0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x60000285f060_0 .var "psum_out", 31 0;
v0x60000285f0f0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000285f180_0 .net/s "w_signed", 7 0, v0x60000285f2a0_0;  1 drivers
v0x60000285f210_0 .net "weight_in", 7 0, L_0x600002b7e940;  alias, 1 drivers
v0x60000285f2a0_0 .var "weight_reg", 7 0;
L_0x600002b7ec60 .extend/s 16, v0x60000285ebe0_0;
L_0x600002b7ed00 .extend/s 16, v0x60000285f2a0_0;
L_0x600002b7eda0 .arith/mult 16, L_0x600002b7ec60, L_0x600002b7ed00;
L_0x600002b7ee40 .part L_0x600002b7eda0, 15, 1;
LS_0x600002b7eee0_0_0 .concat [ 1 1 1 1], L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40;
LS_0x600002b7eee0_0_4 .concat [ 1 1 1 1], L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40;
LS_0x600002b7eee0_0_8 .concat [ 1 1 1 1], L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40;
LS_0x600002b7eee0_0_12 .concat [ 1 1 1 1], L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40, L_0x600002b7ee40;
L_0x600002b7eee0 .concat [ 4 4 4 4], LS_0x600002b7eee0_0_0, LS_0x600002b7eee0_0_4, LS_0x600002b7eee0_0_8, LS_0x600002b7eee0_0_12;
L_0x600002b7ef80 .concat [ 16 16 0 0], L_0x600002b7eda0, L_0x600002b7eee0;
S_0x12061c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12060baa0;
 .timescale 0 0;
P_0x600000f23280 .param/l "col" 1 7 214, +C4<010>;
L_0x60000316d420 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7f0c0, C4<1>, C4<1>;
L_0x60000316d3b0 .functor AND 1, L_0x600002b7f2a0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316d340 .functor OR 1, L_0x600002b7f200, L_0x60000316d3b0, C4<0>, C4<0>;
L_0x60000316dce0 .functor AND 1, L_0x12809a4a0, L_0x60000316d340, C4<1>, C4<1>;
L_0x60000316dd50 .functor AND 1, L_0x60000316dce0, L_0x600002b7f3e0, C4<1>, C4<1>;
v0x600002850900_0 .net *"_ivl_0", 3 0, L_0x600002b7f020;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002850990_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600002850a20_0 .net *"_ivl_13", 0 0, L_0x600002b7f200;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002850ab0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600002850b40_0 .net *"_ivl_17", 0 0, L_0x600002b7f2a0;  1 drivers
v0x600002850bd0_0 .net *"_ivl_20", 0 0, L_0x60000316d3b0;  1 drivers
v0x600002850c60_0 .net *"_ivl_22", 0 0, L_0x60000316d340;  1 drivers
v0x600002850cf0_0 .net *"_ivl_24", 0 0, L_0x60000316dce0;  1 drivers
v0x600002850d80_0 .net *"_ivl_25", 31 0, L_0x600002b7f340;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002850e10_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002850ea0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002850f30_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600002850fc0_0 .net *"_ivl_31", 0 0, L_0x600002b7f3e0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002851050_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x6000028510e0_0 .net *"_ivl_6", 0 0, L_0x600002b7f0c0;  1 drivers
v0x600002851170_0 .net "do_clear", 0 0, L_0x60000316dd50;  1 drivers
v0x600002851200_0 .net "load_weight", 0 0, L_0x60000316d420;  1 drivers
v0x600002851290_0 .net "weight_in", 7 0, L_0x600002b7f160;  1 drivers
L_0x600002b7f020 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x1280989e8;
L_0x600002b7f0c0 .cmp/eq 4, L_0x600002b7f020, L_0x128098a30;
L_0x600002b7f200 .cmp/eq 3, v0x600002844990_0, L_0x128098a78;
L_0x600002b7f2a0 .cmp/eq 3, v0x600002844990_0, L_0x128098ac0;
L_0x600002b7f340 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128098b08;
L_0x600002b7f3e0 .cmp/eq 32, L_0x600002b7f340, L_0x128098b50;
S_0x12060ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12061c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034629c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000285fd50_0 .net *"_ivl_11", 0 0, L_0x600002b7f660;  1 drivers
v0x60000285fde0_0 .net *"_ivl_12", 15 0, L_0x600002b7f700;  1 drivers
v0x60000285fe70_0 .net/s *"_ivl_4", 15 0, L_0x600002b7f480;  1 drivers
v0x60000285ff00_0 .net/s *"_ivl_6", 15 0, L_0x600002b7f520;  1 drivers
v0x600002850000_0 .net/s "a_signed", 7 0, v0x6000028501b0_0;  1 drivers
v0x600002850090_0 .net "act_in", 7 0, v0x60000285eb50_0;  alias, 1 drivers
v0x600002850120_0 .var "act_out", 7 0;
v0x6000028501b0_0 .var "act_reg", 7 0;
v0x600002850240_0 .net "clear_acc", 0 0, L_0x60000316dd50;  alias, 1 drivers
v0x6000028502d0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002850360_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x6000028503f0_0 .net "load_weight", 0 0, L_0x60000316d420;  alias, 1 drivers
v0x600002850480_0 .net/s "product", 15 0, L_0x600002b7f5c0;  1 drivers
v0x600002850510_0 .net/s "product_ext", 31 0, L_0x600002b7f7a0;  1 drivers
v0x6000028505a0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600002850630_0 .var "psum_out", 31 0;
v0x6000028506c0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002850750_0 .net/s "w_signed", 7 0, v0x600002850870_0;  1 drivers
v0x6000028507e0_0 .net "weight_in", 7 0, L_0x600002b7f160;  alias, 1 drivers
v0x600002850870_0 .var "weight_reg", 7 0;
L_0x600002b7f480 .extend/s 16, v0x6000028501b0_0;
L_0x600002b7f520 .extend/s 16, v0x600002850870_0;
L_0x600002b7f5c0 .arith/mult 16, L_0x600002b7f480, L_0x600002b7f520;
L_0x600002b7f660 .part L_0x600002b7f5c0, 15, 1;
LS_0x600002b7f700_0_0 .concat [ 1 1 1 1], L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660;
LS_0x600002b7f700_0_4 .concat [ 1 1 1 1], L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660;
LS_0x600002b7f700_0_8 .concat [ 1 1 1 1], L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660;
LS_0x600002b7f700_0_12 .concat [ 1 1 1 1], L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660, L_0x600002b7f660;
L_0x600002b7f700 .concat [ 4 4 4 4], LS_0x600002b7f700_0_0, LS_0x600002b7f700_0_4, LS_0x600002b7f700_0_8, LS_0x600002b7f700_0_12;
L_0x600002b7f7a0 .concat [ 16 16 0 0], L_0x600002b7f5c0, L_0x600002b7f700;
S_0x1206100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12060baa0;
 .timescale 0 0;
P_0x600000f23140 .param/l "col" 1 7 214, +C4<011>;
L_0x60000316dea0 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7f8e0, C4<1>, C4<1>;
L_0x60000316df10 .functor AND 1, L_0x600002b7fac0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316df80 .functor OR 1, L_0x600002b7fa20, L_0x60000316df10, C4<0>, C4<0>;
L_0x60000316dff0 .functor AND 1, L_0x12809a4a0, L_0x60000316df80, C4<1>, C4<1>;
L_0x60000316e060 .functor AND 1, L_0x60000316dff0, L_0x600002b7fc00, C4<1>, C4<1>;
v0x600002851e60_0 .net *"_ivl_0", 3 0, L_0x600002b7f840;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002851ef0_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600002851f80_0 .net *"_ivl_13", 0 0, L_0x600002b7fa20;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002852010_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000028520a0_0 .net *"_ivl_17", 0 0, L_0x600002b7fac0;  1 drivers
v0x600002852130_0 .net *"_ivl_20", 0 0, L_0x60000316df10;  1 drivers
v0x6000028521c0_0 .net *"_ivl_22", 0 0, L_0x60000316df80;  1 drivers
v0x600002852250_0 .net *"_ivl_24", 0 0, L_0x60000316dff0;  1 drivers
v0x6000028522e0_0 .net *"_ivl_25", 31 0, L_0x600002b7fb60;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002852370_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002852400_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002852490_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600002852520_0 .net *"_ivl_31", 0 0, L_0x600002b7fc00;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000028525b0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600002852640_0 .net *"_ivl_6", 0 0, L_0x600002b7f8e0;  1 drivers
v0x6000028526d0_0 .net "do_clear", 0 0, L_0x60000316e060;  1 drivers
v0x600002852760_0 .net "load_weight", 0 0, L_0x60000316dea0;  1 drivers
v0x6000028527f0_0 .net "weight_in", 7 0, L_0x600002b7f980;  1 drivers
L_0x600002b7f840 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128098b98;
L_0x600002b7f8e0 .cmp/eq 4, L_0x600002b7f840, L_0x128098be0;
L_0x600002b7fa20 .cmp/eq 3, v0x600002844990_0, L_0x128098c28;
L_0x600002b7fac0 .cmp/eq 3, v0x600002844990_0, L_0x128098c70;
L_0x600002b7fb60 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128098cb8;
L_0x600002b7fc00 .cmp/eq 32, L_0x600002b7fb60, L_0x128098d00;
S_0x120604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1206100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002851320_0 .net *"_ivl_11", 0 0, L_0x600002b7fe80;  1 drivers
v0x6000028513b0_0 .net *"_ivl_12", 15 0, L_0x600002b7ff20;  1 drivers
v0x600002851440_0 .net/s *"_ivl_4", 15 0, L_0x600002b7fca0;  1 drivers
v0x6000028514d0_0 .net/s *"_ivl_6", 15 0, L_0x600002b7fd40;  1 drivers
v0x600002851560_0 .net/s "a_signed", 7 0, v0x600002851710_0;  1 drivers
v0x6000028515f0_0 .net "act_in", 7 0, v0x600002850120_0;  alias, 1 drivers
v0x600002851680_0 .var "act_out", 7 0;
v0x600002851710_0 .var "act_reg", 7 0;
v0x6000028517a0_0 .net "clear_acc", 0 0, L_0x60000316e060;  alias, 1 drivers
v0x600002851830_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x6000028518c0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002851950_0 .net "load_weight", 0 0, L_0x60000316dea0;  alias, 1 drivers
v0x6000028519e0_0 .net/s "product", 15 0, L_0x600002b7fde0;  1 drivers
v0x600002851a70_0 .net/s "product_ext", 31 0, L_0x600002b788c0;  1 drivers
v0x600002851b00_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600002851b90_0 .var "psum_out", 31 0;
v0x600002851c20_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002851cb0_0 .net/s "w_signed", 7 0, v0x600002851dd0_0;  1 drivers
v0x600002851d40_0 .net "weight_in", 7 0, L_0x600002b7f980;  alias, 1 drivers
v0x600002851dd0_0 .var "weight_reg", 7 0;
L_0x600002b7fca0 .extend/s 16, v0x600002851710_0;
L_0x600002b7fd40 .extend/s 16, v0x600002851dd0_0;
L_0x600002b7fde0 .arith/mult 16, L_0x600002b7fca0, L_0x600002b7fd40;
L_0x600002b7fe80 .part L_0x600002b7fde0, 15, 1;
LS_0x600002b7ff20_0_0 .concat [ 1 1 1 1], L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80;
LS_0x600002b7ff20_0_4 .concat [ 1 1 1 1], L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80;
LS_0x600002b7ff20_0_8 .concat [ 1 1 1 1], L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80;
LS_0x600002b7ff20_0_12 .concat [ 1 1 1 1], L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80, L_0x600002b7fe80;
L_0x600002b7ff20 .concat [ 4 4 4 4], LS_0x600002b7ff20_0_0, LS_0x600002b7ff20_0_4, LS_0x600002b7ff20_0_8, LS_0x600002b7ff20_0_12;
L_0x600002b788c0 .concat [ 16 16 0 0], L_0x600002b7fde0, L_0x600002b7ff20;
S_0x120604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f23440 .param/l "row" 1 7 213, +C4<01>;
S_0x120616100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x120604c80;
 .timescale 0 0;
P_0x600000f234c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000316e1b0 .functor AND 1, v0x60000283ebe0_0, L_0x600002b78a00, C4<1>, C4<1>;
L_0x60000316e290 .functor AND 1, L_0x600002b786e0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316e300 .functor OR 1, L_0x600002b78640, L_0x60000316e290, C4<0>, C4<0>;
L_0x60000316e370 .functor AND 1, L_0x12809a4a0, L_0x60000316e300, C4<1>, C4<1>;
L_0x60000316e3e0 .functor AND 1, L_0x60000316e370, L_0x600002b7b700, C4<1>, C4<1>;
v0x6000028533c0_0 .net *"_ivl_0", 2 0, L_0x600002b78960;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002853450_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x6000028534e0_0 .net *"_ivl_13", 0 0, L_0x600002b78640;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002853570_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600002853600_0 .net *"_ivl_17", 0 0, L_0x600002b786e0;  1 drivers
v0x600002853690_0 .net *"_ivl_20", 0 0, L_0x60000316e290;  1 drivers
v0x600002853720_0 .net *"_ivl_22", 0 0, L_0x60000316e300;  1 drivers
v0x6000028537b0_0 .net *"_ivl_24", 0 0, L_0x60000316e370;  1 drivers
v0x600002853840_0 .net *"_ivl_25", 31 0, L_0x600002b78780;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028538d0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002853960_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000028539f0_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600002853a80_0 .net *"_ivl_31", 0 0, L_0x600002b7b700;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002853b10_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600002853ba0_0 .net *"_ivl_6", 0 0, L_0x600002b78a00;  1 drivers
v0x600002853c30_0 .net "do_clear", 0 0, L_0x60000316e3e0;  1 drivers
v0x600002853cc0_0 .net "load_weight", 0 0, L_0x60000316e1b0;  1 drivers
v0x600002853d50_0 .net "weight_in", 7 0, L_0x600002b78aa0;  1 drivers
L_0x600002b78960 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128098d48;
L_0x600002b78a00 .cmp/eq 3, L_0x600002b78960, L_0x128098d90;
L_0x600002b78640 .cmp/eq 3, v0x600002844990_0, L_0x128098dd8;
L_0x600002b786e0 .cmp/eq 3, v0x600002844990_0, L_0x128098e20;
L_0x600002b78780 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128098e68;
L_0x600002b7b700 .cmp/eq 32, L_0x600002b78780, L_0x128098eb0;
S_0x120616270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120616100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002852880_0 .net *"_ivl_11", 0 0, L_0x600002b7bd40;  1 drivers
v0x600002852910_0 .net *"_ivl_12", 15 0, L_0x600002b7b8e0;  1 drivers
v0x6000028529a0_0 .net/s *"_ivl_4", 15 0, L_0x600002b7b7a0;  1 drivers
v0x600002852a30_0 .net/s *"_ivl_6", 15 0, L_0x600002b7be80;  1 drivers
v0x600002852ac0_0 .net/s "a_signed", 7 0, v0x600002852c70_0;  1 drivers
v0x600002852b50_0 .net "act_in", 7 0, L_0x60000316c9a0;  alias, 1 drivers
v0x600002852be0_0 .var "act_out", 7 0;
v0x600002852c70_0 .var "act_reg", 7 0;
v0x600002852d00_0 .net "clear_acc", 0 0, L_0x60000316e3e0;  alias, 1 drivers
v0x600002852d90_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002852e20_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002852eb0_0 .net "load_weight", 0 0, L_0x60000316e1b0;  alias, 1 drivers
v0x600002852f40_0 .net/s "product", 15 0, L_0x600002b7b840;  1 drivers
v0x600002852fd0_0 .net/s "product_ext", 31 0, L_0x600002b7bc00;  1 drivers
v0x600002853060_0 .net "psum_in", 31 0, v0x60000285db00_0;  alias, 1 drivers
v0x6000028530f0_0 .var "psum_out", 31 0;
v0x600002853180_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002853210_0 .net/s "w_signed", 7 0, v0x600002853330_0;  1 drivers
v0x6000028532a0_0 .net "weight_in", 7 0, L_0x600002b78aa0;  alias, 1 drivers
v0x600002853330_0 .var "weight_reg", 7 0;
L_0x600002b7b7a0 .extend/s 16, v0x600002852c70_0;
L_0x600002b7be80 .extend/s 16, v0x600002853330_0;
L_0x600002b7b840 .arith/mult 16, L_0x600002b7b7a0, L_0x600002b7be80;
L_0x600002b7bd40 .part L_0x600002b7b840, 15, 1;
LS_0x600002b7b8e0_0_0 .concat [ 1 1 1 1], L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40;
LS_0x600002b7b8e0_0_4 .concat [ 1 1 1 1], L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40;
LS_0x600002b7b8e0_0_8 .concat [ 1 1 1 1], L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40;
LS_0x600002b7b8e0_0_12 .concat [ 1 1 1 1], L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40, L_0x600002b7bd40;
L_0x600002b7b8e0 .concat [ 4 4 4 4], LS_0x600002b7b8e0_0_0, LS_0x600002b7b8e0_0_4, LS_0x600002b7b8e0_0_8, LS_0x600002b7b8e0_0_12;
L_0x600002b7bc00 .concat [ 16 16 0 0], L_0x600002b7b840, L_0x600002b7b8e0;
S_0x120698290 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x120604c80;
 .timescale 0 0;
P_0x600000f23100 .param/l "col" 1 7 214, +C4<01>;
L_0x60000316e530 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7bac0, C4<1>, C4<1>;
L_0x60000316e5a0 .functor AND 1, L_0x600002b7b480, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316e610 .functor OR 1, L_0x600002b7b660, L_0x60000316e5a0, C4<0>, C4<0>;
L_0x60000316e680 .functor AND 1, L_0x12809a4a0, L_0x60000316e610, C4<1>, C4<1>;
L_0x60000316e6f0 .functor AND 1, L_0x60000316e680, L_0x600002b7b340, C4<1>, C4<1>;
v0x600002854990_0 .net *"_ivl_0", 2 0, L_0x600002b7b980;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002854a20_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600002854ab0_0 .net *"_ivl_13", 0 0, L_0x600002b7b660;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002854b40_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600002854bd0_0 .net *"_ivl_17", 0 0, L_0x600002b7b480;  1 drivers
v0x600002854c60_0 .net *"_ivl_20", 0 0, L_0x60000316e5a0;  1 drivers
v0x600002854cf0_0 .net *"_ivl_22", 0 0, L_0x60000316e610;  1 drivers
v0x600002854d80_0 .net *"_ivl_24", 0 0, L_0x60000316e680;  1 drivers
v0x600002854e10_0 .net *"_ivl_25", 31 0, L_0x600002b7b520;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002854ea0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002854f30_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002854fc0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600002855050_0 .net *"_ivl_31", 0 0, L_0x600002b7b340;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000028550e0_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600002855170_0 .net *"_ivl_6", 0 0, L_0x600002b7bac0;  1 drivers
v0x600002855200_0 .net "do_clear", 0 0, L_0x60000316e6f0;  1 drivers
v0x600002855290_0 .net "load_weight", 0 0, L_0x60000316e530;  1 drivers
v0x600002855320_0 .net "weight_in", 7 0, L_0x600002b7b5c0;  1 drivers
L_0x600002b7b980 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128098ef8;
L_0x600002b7bac0 .cmp/eq 3, L_0x600002b7b980, L_0x128098f40;
L_0x600002b7b660 .cmp/eq 3, v0x600002844990_0, L_0x128098f88;
L_0x600002b7b480 .cmp/eq 3, v0x600002844990_0, L_0x128098fd0;
L_0x600002b7b520 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099018;
L_0x600002b7b340 .cmp/eq 32, L_0x600002b7b520, L_0x128099060;
S_0x120698400 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120698290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002853de0_0 .net *"_ivl_11", 0 0, L_0x600002b7b0c0;  1 drivers
v0x600002853e70_0 .net *"_ivl_12", 15 0, L_0x600002b7b160;  1 drivers
v0x600002853f00_0 .net/s *"_ivl_4", 15 0, L_0x600002b7b3e0;  1 drivers
v0x600002854000_0 .net/s *"_ivl_6", 15 0, L_0x600002b7b200;  1 drivers
v0x600002854090_0 .net/s "a_signed", 7 0, v0x600002854240_0;  1 drivers
v0x600002854120_0 .net "act_in", 7 0, v0x600002852be0_0;  alias, 1 drivers
v0x6000028541b0_0 .var "act_out", 7 0;
v0x600002854240_0 .var "act_reg", 7 0;
v0x6000028542d0_0 .net "clear_acc", 0 0, L_0x60000316e6f0;  alias, 1 drivers
v0x600002854360_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x6000028543f0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002854480_0 .net "load_weight", 0 0, L_0x60000316e530;  alias, 1 drivers
v0x600002854510_0 .net/s "product", 15 0, L_0x600002b7b2a0;  1 drivers
v0x6000028545a0_0 .net/s "product_ext", 31 0, L_0x600002b7af80;  1 drivers
v0x600002854630_0 .net "psum_in", 31 0, v0x60000285f060_0;  alias, 1 drivers
v0x6000028546c0_0 .var "psum_out", 31 0;
v0x600002854750_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x6000028547e0_0 .net/s "w_signed", 7 0, v0x600002854900_0;  1 drivers
v0x600002854870_0 .net "weight_in", 7 0, L_0x600002b7b5c0;  alias, 1 drivers
v0x600002854900_0 .var "weight_reg", 7 0;
L_0x600002b7b3e0 .extend/s 16, v0x600002854240_0;
L_0x600002b7b200 .extend/s 16, v0x600002854900_0;
L_0x600002b7b2a0 .arith/mult 16, L_0x600002b7b3e0, L_0x600002b7b200;
L_0x600002b7b0c0 .part L_0x600002b7b2a0, 15, 1;
LS_0x600002b7b160_0_0 .concat [ 1 1 1 1], L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0;
LS_0x600002b7b160_0_4 .concat [ 1 1 1 1], L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0;
LS_0x600002b7b160_0_8 .concat [ 1 1 1 1], L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0;
LS_0x600002b7b160_0_12 .concat [ 1 1 1 1], L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0, L_0x600002b7b0c0;
L_0x600002b7b160 .concat [ 4 4 4 4], LS_0x600002b7b160_0_0, LS_0x600002b7b160_0_4, LS_0x600002b7b160_0_8, LS_0x600002b7b160_0_12;
L_0x600002b7af80 .concat [ 16 16 0 0], L_0x600002b7b2a0, L_0x600002b7b160;
S_0x1206928d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x120604c80;
 .timescale 0 0;
P_0x600000f23680 .param/l "col" 1 7 214, +C4<010>;
L_0x60000316e840 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7ae40, C4<1>, C4<1>;
L_0x60000316e220 .functor AND 1, L_0x600002b7abc0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316e8b0 .functor OR 1, L_0x600002b7ab20, L_0x60000316e220, C4<0>, C4<0>;
L_0x60000316e920 .functor AND 1, L_0x12809a4a0, L_0x60000316e8b0, C4<1>, C4<1>;
L_0x60000316e990 .functor AND 1, L_0x60000316e920, L_0x600002b7a6c0, C4<1>, C4<1>;
v0x600002855ef0_0 .net *"_ivl_0", 3 0, L_0x600002b7b020;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002855f80_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600002856010_0 .net *"_ivl_13", 0 0, L_0x600002b7ab20;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028560a0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600002856130_0 .net *"_ivl_17", 0 0, L_0x600002b7abc0;  1 drivers
v0x6000028561c0_0 .net *"_ivl_20", 0 0, L_0x60000316e220;  1 drivers
v0x600002856250_0 .net *"_ivl_22", 0 0, L_0x60000316e8b0;  1 drivers
v0x6000028562e0_0 .net *"_ivl_24", 0 0, L_0x60000316e920;  1 drivers
v0x600002856370_0 .net *"_ivl_25", 31 0, L_0x600002b7a620;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002856400_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002856490_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002856520_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000028565b0_0 .net *"_ivl_31", 0 0, L_0x600002b7a6c0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002856640_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000028566d0_0 .net *"_ivl_6", 0 0, L_0x600002b7ae40;  1 drivers
v0x600002856760_0 .net "do_clear", 0 0, L_0x60000316e990;  1 drivers
v0x6000028567f0_0 .net "load_weight", 0 0, L_0x60000316e840;  1 drivers
v0x600002856880_0 .net "weight_in", 7 0, L_0x600002b7aee0;  1 drivers
L_0x600002b7b020 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x1280990a8;
L_0x600002b7ae40 .cmp/eq 4, L_0x600002b7b020, L_0x1280990f0;
L_0x600002b7ab20 .cmp/eq 3, v0x600002844990_0, L_0x128099138;
L_0x600002b7abc0 .cmp/eq 3, v0x600002844990_0, L_0x128099180;
L_0x600002b7a620 .concat [ 16 16 0 0], v0x600002844090_0, L_0x1280991c8;
L_0x600002b7a6c0 .cmp/eq 32, L_0x600002b7a620, L_0x128099210;
S_0x120692a40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1206928d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000028553b0_0 .net *"_ivl_11", 0 0, L_0x600002b7a440;  1 drivers
v0x600002855440_0 .net *"_ivl_12", 15 0, L_0x600002b7a260;  1 drivers
v0x6000028554d0_0 .net/s *"_ivl_4", 15 0, L_0x600002b7a4e0;  1 drivers
v0x600002855560_0 .net/s *"_ivl_6", 15 0, L_0x600002b7a580;  1 drivers
v0x6000028555f0_0 .net/s "a_signed", 7 0, v0x6000028557a0_0;  1 drivers
v0x600002855680_0 .net "act_in", 7 0, v0x6000028541b0_0;  alias, 1 drivers
v0x600002855710_0 .var "act_out", 7 0;
v0x6000028557a0_0 .var "act_reg", 7 0;
v0x600002855830_0 .net "clear_acc", 0 0, L_0x60000316e990;  alias, 1 drivers
v0x6000028558c0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002855950_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x6000028559e0_0 .net "load_weight", 0 0, L_0x60000316e840;  alias, 1 drivers
v0x600002855a70_0 .net/s "product", 15 0, L_0x600002b7a3a0;  1 drivers
v0x600002855b00_0 .net/s "product_ext", 31 0, L_0x600002b7a300;  1 drivers
v0x600002855b90_0 .net "psum_in", 31 0, v0x600002850630_0;  alias, 1 drivers
v0x600002855c20_0 .var "psum_out", 31 0;
v0x600002855cb0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002855d40_0 .net/s "w_signed", 7 0, v0x600002855e60_0;  1 drivers
v0x600002855dd0_0 .net "weight_in", 7 0, L_0x600002b7aee0;  alias, 1 drivers
v0x600002855e60_0 .var "weight_reg", 7 0;
L_0x600002b7a4e0 .extend/s 16, v0x6000028557a0_0;
L_0x600002b7a580 .extend/s 16, v0x600002855e60_0;
L_0x600002b7a3a0 .arith/mult 16, L_0x600002b7a4e0, L_0x600002b7a580;
L_0x600002b7a440 .part L_0x600002b7a3a0, 15, 1;
LS_0x600002b7a260_0_0 .concat [ 1 1 1 1], L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440;
LS_0x600002b7a260_0_4 .concat [ 1 1 1 1], L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440;
LS_0x600002b7a260_0_8 .concat [ 1 1 1 1], L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440;
LS_0x600002b7a260_0_12 .concat [ 1 1 1 1], L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440, L_0x600002b7a440;
L_0x600002b7a260 .concat [ 4 4 4 4], LS_0x600002b7a260_0_0, LS_0x600002b7a260_0_4, LS_0x600002b7a260_0_8, LS_0x600002b7a260_0_12;
L_0x600002b7a300 .concat [ 16 16 0 0], L_0x600002b7a3a0, L_0x600002b7a260;
S_0x120690280 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x120604c80;
 .timescale 0 0;
P_0x600000f23780 .param/l "col" 1 7 214, +C4<011>;
L_0x60000316eae0 .functor AND 1, v0x60000283ebe0_0, L_0x600002b7a1c0, C4<1>, C4<1>;
L_0x60000316eb50 .functor AND 1, L_0x600002b79ea0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316ebc0 .functor OR 1, L_0x600002b7a080, L_0x60000316eb50, C4<0>, C4<0>;
L_0x60000316ec30 .functor AND 1, L_0x12809a4a0, L_0x60000316ebc0, C4<1>, C4<1>;
L_0x60000316eca0 .functor AND 1, L_0x60000316ec30, L_0x600002b79d60, C4<1>, C4<1>;
v0x600002857450_0 .net *"_ivl_0", 3 0, L_0x600002b7a120;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028574e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600002857570_0 .net *"_ivl_13", 0 0, L_0x600002b7a080;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002857600_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x600002857690_0 .net *"_ivl_17", 0 0, L_0x600002b79ea0;  1 drivers
v0x600002857720_0 .net *"_ivl_20", 0 0, L_0x60000316eb50;  1 drivers
v0x6000028577b0_0 .net *"_ivl_22", 0 0, L_0x60000316ebc0;  1 drivers
v0x600002857840_0 .net *"_ivl_24", 0 0, L_0x60000316ec30;  1 drivers
v0x6000028578d0_0 .net *"_ivl_25", 31 0, L_0x600002b79f40;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002857960_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028579f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002857a80_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600002857b10_0 .net *"_ivl_31", 0 0, L_0x600002b79d60;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002857ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600002857c30_0 .net *"_ivl_6", 0 0, L_0x600002b7a1c0;  1 drivers
v0x600002857cc0_0 .net "do_clear", 0 0, L_0x60000316eca0;  1 drivers
v0x600002857d50_0 .net "load_weight", 0 0, L_0x60000316eae0;  1 drivers
v0x600002857de0_0 .net "weight_in", 7 0, L_0x600002b79fe0;  1 drivers
L_0x600002b7a120 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128099258;
L_0x600002b7a1c0 .cmp/eq 4, L_0x600002b7a120, L_0x1280992a0;
L_0x600002b7a080 .cmp/eq 3, v0x600002844990_0, L_0x1280992e8;
L_0x600002b79ea0 .cmp/eq 3, v0x600002844990_0, L_0x128099330;
L_0x600002b79f40 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099378;
L_0x600002b79d60 .cmp/eq 32, L_0x600002b79f40, L_0x1280993c0;
S_0x1206903f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120690280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002856910_0 .net *"_ivl_11", 0 0, L_0x600002b79ae0;  1 drivers
v0x6000028569a0_0 .net *"_ivl_12", 15 0, L_0x600002b79b80;  1 drivers
v0x600002856a30_0 .net/s *"_ivl_4", 15 0, L_0x600002b79e00;  1 drivers
v0x600002856ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002b79c20;  1 drivers
v0x600002856b50_0 .net/s "a_signed", 7 0, v0x600002856d00_0;  1 drivers
v0x600002856be0_0 .net "act_in", 7 0, v0x600002855710_0;  alias, 1 drivers
v0x600002856c70_0 .var "act_out", 7 0;
v0x600002856d00_0 .var "act_reg", 7 0;
v0x600002856d90_0 .net "clear_acc", 0 0, L_0x60000316eca0;  alias, 1 drivers
v0x600002856e20_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002856eb0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002856f40_0 .net "load_weight", 0 0, L_0x60000316eae0;  alias, 1 drivers
v0x600002856fd0_0 .net/s "product", 15 0, L_0x600002b79cc0;  1 drivers
v0x600002857060_0 .net/s "product_ext", 31 0, L_0x600002b799a0;  1 drivers
v0x6000028570f0_0 .net "psum_in", 31 0, v0x600002851b90_0;  alias, 1 drivers
v0x600002857180_0 .var "psum_out", 31 0;
v0x600002857210_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x6000028572a0_0 .net/s "w_signed", 7 0, v0x6000028573c0_0;  1 drivers
v0x600002857330_0 .net "weight_in", 7 0, L_0x600002b79fe0;  alias, 1 drivers
v0x6000028573c0_0 .var "weight_reg", 7 0;
L_0x600002b79e00 .extend/s 16, v0x600002856d00_0;
L_0x600002b79c20 .extend/s 16, v0x6000028573c0_0;
L_0x600002b79cc0 .arith/mult 16, L_0x600002b79e00, L_0x600002b79c20;
L_0x600002b79ae0 .part L_0x600002b79cc0, 15, 1;
LS_0x600002b79b80_0_0 .concat [ 1 1 1 1], L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0;
LS_0x600002b79b80_0_4 .concat [ 1 1 1 1], L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0;
LS_0x600002b79b80_0_8 .concat [ 1 1 1 1], L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0;
LS_0x600002b79b80_0_12 .concat [ 1 1 1 1], L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0, L_0x600002b79ae0;
L_0x600002b79b80 .concat [ 4 4 4 4], LS_0x600002b79b80_0_0, LS_0x600002b79b80_0_4, LS_0x600002b79b80_0_8, LS_0x600002b79b80_0_12;
L_0x600002b799a0 .concat [ 16 16 0 0], L_0x600002b79cc0, L_0x600002b79b80;
S_0x12068dc30 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f23880 .param/l "row" 1 7 213, +C4<010>;
S_0x12068dda0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12068dc30;
 .timescale 0 0;
P_0x600000f23900 .param/l "col" 1 7 214, +C4<00>;
L_0x60000316edf0 .functor AND 1, v0x60000283ebe0_0, L_0x600002b79860, C4<1>, C4<1>;
L_0x60000316ee60 .functor AND 1, L_0x600002b797c0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316eed0 .functor OR 1, L_0x600002b79720, L_0x60000316ee60, C4<0>, C4<0>;
L_0x60000316ef40 .functor AND 1, L_0x12809a4a0, L_0x60000316eed0, C4<1>, C4<1>;
L_0x60000316efb0 .functor AND 1, L_0x60000316ef40, L_0x600002b79680, C4<1>, C4<1>;
v0x600002848a20_0 .net *"_ivl_0", 2 0, L_0x600002b79a40;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002848ab0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x600002848b40_0 .net *"_ivl_13", 0 0, L_0x600002b79720;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002848bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x600002848c60_0 .net *"_ivl_17", 0 0, L_0x600002b797c0;  1 drivers
v0x600002848cf0_0 .net *"_ivl_20", 0 0, L_0x60000316ee60;  1 drivers
v0x600002848d80_0 .net *"_ivl_22", 0 0, L_0x60000316eed0;  1 drivers
v0x600002848e10_0 .net *"_ivl_24", 0 0, L_0x60000316ef40;  1 drivers
v0x600002848ea0_0 .net *"_ivl_25", 31 0, L_0x600002b795e0;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002848f30_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002848fc0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002849050_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x6000028490e0_0 .net *"_ivl_31", 0 0, L_0x600002b79680;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002849170_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x600002849200_0 .net *"_ivl_6", 0 0, L_0x600002b79860;  1 drivers
v0x600002849290_0 .net "do_clear", 0 0, L_0x60000316efb0;  1 drivers
v0x600002849320_0 .net "load_weight", 0 0, L_0x60000316edf0;  1 drivers
v0x6000028493b0_0 .net "weight_in", 7 0, L_0x600002b79900;  1 drivers
L_0x600002b79a40 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128099408;
L_0x600002b79860 .cmp/eq 3, L_0x600002b79a40, L_0x128099450;
L_0x600002b79720 .cmp/eq 3, v0x600002844990_0, L_0x128099498;
L_0x600002b797c0 .cmp/eq 3, v0x600002844990_0, L_0x1280994e0;
L_0x600002b795e0 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099528;
L_0x600002b79680 .cmp/eq 32, L_0x600002b795e0, L_0x128099570;
S_0x12068b5e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12068dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002857e70_0 .net *"_ivl_11", 0 0, L_0x600002b79400;  1 drivers
v0x600002857f00_0 .net *"_ivl_12", 15 0, L_0x600002b79220;  1 drivers
v0x600002848000_0 .net/s *"_ivl_4", 15 0, L_0x600002b794a0;  1 drivers
v0x600002848090_0 .net/s *"_ivl_6", 15 0, L_0x600002b79540;  1 drivers
v0x600002848120_0 .net/s "a_signed", 7 0, v0x6000028482d0_0;  1 drivers
v0x6000028481b0_0 .net "act_in", 7 0, L_0x60000316ca10;  alias, 1 drivers
v0x600002848240_0 .var "act_out", 7 0;
v0x6000028482d0_0 .var "act_reg", 7 0;
v0x600002848360_0 .net "clear_acc", 0 0, L_0x60000316efb0;  alias, 1 drivers
v0x6000028483f0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002848480_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002848510_0 .net "load_weight", 0 0, L_0x60000316edf0;  alias, 1 drivers
v0x6000028485a0_0 .net/s "product", 15 0, L_0x600002b79360;  1 drivers
v0x600002848630_0 .net/s "product_ext", 31 0, L_0x600002b792c0;  1 drivers
v0x6000028486c0_0 .net "psum_in", 31 0, v0x6000028530f0_0;  alias, 1 drivers
v0x600002848750_0 .var "psum_out", 31 0;
v0x6000028487e0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002848870_0 .net/s "w_signed", 7 0, v0x600002848990_0;  1 drivers
v0x600002848900_0 .net "weight_in", 7 0, L_0x600002b79900;  alias, 1 drivers
v0x600002848990_0 .var "weight_reg", 7 0;
L_0x600002b794a0 .extend/s 16, v0x6000028482d0_0;
L_0x600002b79540 .extend/s 16, v0x600002848990_0;
L_0x600002b79360 .arith/mult 16, L_0x600002b794a0, L_0x600002b79540;
L_0x600002b79400 .part L_0x600002b79360, 15, 1;
LS_0x600002b79220_0_0 .concat [ 1 1 1 1], L_0x600002b79400, L_0x600002b79400, L_0x600002b79400, L_0x600002b79400;
LS_0x600002b79220_0_4 .concat [ 1 1 1 1], L_0x600002b79400, L_0x600002b79400, L_0x600002b79400, L_0x600002b79400;
LS_0x600002b79220_0_8 .concat [ 1 1 1 1], L_0x600002b79400, L_0x600002b79400, L_0x600002b79400, L_0x600002b79400;
LS_0x600002b79220_0_12 .concat [ 1 1 1 1], L_0x600002b79400, L_0x600002b79400, L_0x600002b79400, L_0x600002b79400;
L_0x600002b79220 .concat [ 4 4 4 4], LS_0x600002b79220_0_0, LS_0x600002b79220_0_4, LS_0x600002b79220_0_8, LS_0x600002b79220_0_12;
L_0x600002b792c0 .concat [ 16 16 0 0], L_0x600002b79360, L_0x600002b79220;
S_0x12068b750 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12068dc30;
 .timescale 0 0;
P_0x600000f23a00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000316f100 .functor AND 1, v0x60000283ebe0_0, L_0x600002b79180, C4<1>, C4<1>;
L_0x60000316f170 .functor AND 1, L_0x600002b78e60, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316f1e0 .functor OR 1, L_0x600002b79040, L_0x60000316f170, C4<0>, C4<0>;
L_0x60000316f250 .functor AND 1, L_0x12809a4a0, L_0x60000316f1e0, C4<1>, C4<1>;
L_0x60000316f2c0 .functor AND 1, L_0x60000316f250, L_0x600002b7a9e0, C4<1>, C4<1>;
v0x600002849f80_0 .net *"_ivl_0", 2 0, L_0x600002b790e0;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000284a010_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000284a0a0_0 .net *"_ivl_13", 0 0, L_0x600002b79040;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284a130_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000284a1c0_0 .net *"_ivl_17", 0 0, L_0x600002b78e60;  1 drivers
v0x60000284a250_0 .net *"_ivl_20", 0 0, L_0x60000316f170;  1 drivers
v0x60000284a2e0_0 .net *"_ivl_22", 0 0, L_0x60000316f1e0;  1 drivers
v0x60000284a370_0 .net *"_ivl_24", 0 0, L_0x60000316f250;  1 drivers
v0x60000284a400_0 .net *"_ivl_25", 31 0, L_0x600002b78f00;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284a490_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284a520_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000284a5b0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x60000284a640_0 .net *"_ivl_31", 0 0, L_0x600002b7a9e0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000284a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x60000284a760_0 .net *"_ivl_6", 0 0, L_0x600002b79180;  1 drivers
v0x60000284a7f0_0 .net "do_clear", 0 0, L_0x60000316f2c0;  1 drivers
v0x60000284a880_0 .net "load_weight", 0 0, L_0x60000316f100;  1 drivers
v0x60000284a910_0 .net "weight_in", 7 0, L_0x600002b78fa0;  1 drivers
L_0x600002b790e0 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x1280995b8;
L_0x600002b79180 .cmp/eq 3, L_0x600002b790e0, L_0x128099600;
L_0x600002b79040 .cmp/eq 3, v0x600002844990_0, L_0x128099648;
L_0x600002b78e60 .cmp/eq 3, v0x600002844990_0, L_0x128099690;
L_0x600002b78f00 .concat [ 16 16 0 0], v0x600002844090_0, L_0x1280996d8;
L_0x600002b7a9e0 .cmp/eq 32, L_0x600002b78f00, L_0x128099720;
S_0x120688f90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12068b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002849440_0 .net *"_ivl_11", 0 0, L_0x600002b7a760;  1 drivers
v0x6000028494d0_0 .net *"_ivl_12", 15 0, L_0x600002b7a800;  1 drivers
v0x600002849560_0 .net/s *"_ivl_4", 15 0, L_0x600002b7aa80;  1 drivers
v0x6000028495f0_0 .net/s *"_ivl_6", 15 0, L_0x600002b7a8a0;  1 drivers
v0x600002849680_0 .net/s "a_signed", 7 0, v0x600002849830_0;  1 drivers
v0x600002849710_0 .net "act_in", 7 0, v0x600002848240_0;  alias, 1 drivers
v0x6000028497a0_0 .var "act_out", 7 0;
v0x600002849830_0 .var "act_reg", 7 0;
v0x6000028498c0_0 .net "clear_acc", 0 0, L_0x60000316f2c0;  alias, 1 drivers
v0x600002849950_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x6000028499e0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002849a70_0 .net "load_weight", 0 0, L_0x60000316f100;  alias, 1 drivers
v0x600002849b00_0 .net/s "product", 15 0, L_0x600002b7a940;  1 drivers
v0x600002849b90_0 .net/s "product_ext", 31 0, L_0x600002b78b40;  1 drivers
v0x600002849c20_0 .net "psum_in", 31 0, v0x6000028546c0_0;  alias, 1 drivers
v0x600002849cb0_0 .var "psum_out", 31 0;
v0x600002849d40_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002849dd0_0 .net/s "w_signed", 7 0, v0x600002849ef0_0;  1 drivers
v0x600002849e60_0 .net "weight_in", 7 0, L_0x600002b78fa0;  alias, 1 drivers
v0x600002849ef0_0 .var "weight_reg", 7 0;
L_0x600002b7aa80 .extend/s 16, v0x600002849830_0;
L_0x600002b7a8a0 .extend/s 16, v0x600002849ef0_0;
L_0x600002b7a940 .arith/mult 16, L_0x600002b7aa80, L_0x600002b7a8a0;
L_0x600002b7a760 .part L_0x600002b7a940, 15, 1;
LS_0x600002b7a800_0_0 .concat [ 1 1 1 1], L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760;
LS_0x600002b7a800_0_4 .concat [ 1 1 1 1], L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760;
LS_0x600002b7a800_0_8 .concat [ 1 1 1 1], L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760;
LS_0x600002b7a800_0_12 .concat [ 1 1 1 1], L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760, L_0x600002b7a760;
L_0x600002b7a800 .concat [ 4 4 4 4], LS_0x600002b7a800_0_0, LS_0x600002b7a800_0_4, LS_0x600002b7a800_0_8, LS_0x600002b7a800_0_12;
L_0x600002b78b40 .concat [ 16 16 0 0], L_0x600002b7a940, L_0x600002b7a800;
S_0x120689100 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12068dc30;
 .timescale 0 0;
P_0x600000f23b00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000316f410 .functor AND 1, v0x60000283ebe0_0, L_0x600002b78d20, C4<1>, C4<1>;
L_0x60000316f480 .functor AND 1, L_0x600002b7bca0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316f4f0 .functor OR 1, L_0x600002b7bde0, L_0x60000316f480, C4<0>, C4<0>;
L_0x60000316f560 .functor AND 1, L_0x12809a4a0, L_0x60000316f4f0, C4<1>, C4<1>;
L_0x60000316f5d0 .functor AND 1, L_0x60000316f560, L_0x600002b7ba20, C4<1>, C4<1>;
v0x60000284b4e0_0 .net *"_ivl_0", 3 0, L_0x600002b78be0;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000284b570_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x60000284b600_0 .net *"_ivl_13", 0 0, L_0x600002b7bde0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284b690_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x60000284b720_0 .net *"_ivl_17", 0 0, L_0x600002b7bca0;  1 drivers
v0x60000284b7b0_0 .net *"_ivl_20", 0 0, L_0x60000316f480;  1 drivers
v0x60000284b840_0 .net *"_ivl_22", 0 0, L_0x60000316f4f0;  1 drivers
v0x60000284b8d0_0 .net *"_ivl_24", 0 0, L_0x60000316f560;  1 drivers
v0x60000284b960_0 .net *"_ivl_25", 31 0, L_0x600002b7bb60;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284b9f0_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000284bb10_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x60000284bba0_0 .net *"_ivl_31", 0 0, L_0x600002b7ba20;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000284bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x60000284bcc0_0 .net *"_ivl_6", 0 0, L_0x600002b78d20;  1 drivers
v0x60000284bd50_0 .net "do_clear", 0 0, L_0x60000316f5d0;  1 drivers
v0x60000284bde0_0 .net "load_weight", 0 0, L_0x60000316f410;  1 drivers
v0x60000284be70_0 .net "weight_in", 7 0, L_0x600002b78dc0;  1 drivers
L_0x600002b78be0 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128099768;
L_0x600002b78d20 .cmp/eq 4, L_0x600002b78be0, L_0x1280997b0;
L_0x600002b7bde0 .cmp/eq 3, v0x600002844990_0, L_0x1280997f8;
L_0x600002b7bca0 .cmp/eq 3, v0x600002844990_0, L_0x128099840;
L_0x600002b7bb60 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099888;
L_0x600002b7ba20 .cmp/eq 32, L_0x600002b7bb60, L_0x1280998d0;
S_0x120686940 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120689100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000284a9a0_0 .net *"_ivl_11", 0 0, L_0x600002b701e0;  1 drivers
v0x60000284aa30_0 .net *"_ivl_12", 15 0, L_0x600002b70280;  1 drivers
v0x60000284aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002b70000;  1 drivers
v0x60000284ab50_0 .net/s *"_ivl_6", 15 0, L_0x600002b700a0;  1 drivers
v0x60000284abe0_0 .net/s "a_signed", 7 0, v0x60000284ad90_0;  1 drivers
v0x60000284ac70_0 .net "act_in", 7 0, v0x6000028497a0_0;  alias, 1 drivers
v0x60000284ad00_0 .var "act_out", 7 0;
v0x60000284ad90_0 .var "act_reg", 7 0;
v0x60000284ae20_0 .net "clear_acc", 0 0, L_0x60000316f5d0;  alias, 1 drivers
v0x60000284aeb0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000284af40_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000284afd0_0 .net "load_weight", 0 0, L_0x60000316f410;  alias, 1 drivers
v0x60000284b060_0 .net/s "product", 15 0, L_0x600002b70140;  1 drivers
v0x60000284b0f0_0 .net/s "product_ext", 31 0, L_0x600002b70320;  1 drivers
v0x60000284b180_0 .net "psum_in", 31 0, v0x600002855c20_0;  alias, 1 drivers
v0x60000284b210_0 .var "psum_out", 31 0;
v0x60000284b2a0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000284b330_0 .net/s "w_signed", 7 0, v0x60000284b450_0;  1 drivers
v0x60000284b3c0_0 .net "weight_in", 7 0, L_0x600002b78dc0;  alias, 1 drivers
v0x60000284b450_0 .var "weight_reg", 7 0;
L_0x600002b70000 .extend/s 16, v0x60000284ad90_0;
L_0x600002b700a0 .extend/s 16, v0x60000284b450_0;
L_0x600002b70140 .arith/mult 16, L_0x600002b70000, L_0x600002b700a0;
L_0x600002b701e0 .part L_0x600002b70140, 15, 1;
LS_0x600002b70280_0_0 .concat [ 1 1 1 1], L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0;
LS_0x600002b70280_0_4 .concat [ 1 1 1 1], L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0;
LS_0x600002b70280_0_8 .concat [ 1 1 1 1], L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0;
LS_0x600002b70280_0_12 .concat [ 1 1 1 1], L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0, L_0x600002b701e0;
L_0x600002b70280 .concat [ 4 4 4 4], LS_0x600002b70280_0_0, LS_0x600002b70280_0_4, LS_0x600002b70280_0_8, LS_0x600002b70280_0_12;
L_0x600002b70320 .concat [ 16 16 0 0], L_0x600002b70140, L_0x600002b70280;
S_0x120686ab0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12068dc30;
 .timescale 0 0;
P_0x600000f23c00 .param/l "col" 1 7 214, +C4<011>;
L_0x60000316f720 .functor AND 1, v0x60000283ebe0_0, L_0x600002b70460, C4<1>, C4<1>;
L_0x60000316f790 .functor AND 1, L_0x600002b70640, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316f800 .functor OR 1, L_0x600002b705a0, L_0x60000316f790, C4<0>, C4<0>;
L_0x60000316f870 .functor AND 1, L_0x12809a4a0, L_0x60000316f800, C4<1>, C4<1>;
L_0x60000316f8e0 .functor AND 1, L_0x60000316f870, L_0x600002b70780, C4<1>, C4<1>;
v0x60000284cab0_0 .net *"_ivl_0", 3 0, L_0x600002b703c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000284cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x60000284cbd0_0 .net *"_ivl_13", 0 0, L_0x600002b705a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x60000284ccf0_0 .net *"_ivl_17", 0 0, L_0x600002b70640;  1 drivers
v0x60000284cd80_0 .net *"_ivl_20", 0 0, L_0x60000316f790;  1 drivers
v0x60000284ce10_0 .net *"_ivl_22", 0 0, L_0x60000316f800;  1 drivers
v0x60000284cea0_0 .net *"_ivl_24", 0 0, L_0x60000316f870;  1 drivers
v0x60000284cf30_0 .net *"_ivl_25", 31 0, L_0x600002b706e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284cfc0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284d050_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000284d0e0_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x60000284d170_0 .net *"_ivl_31", 0 0, L_0x600002b70780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000284d200_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x60000284d290_0 .net *"_ivl_6", 0 0, L_0x600002b70460;  1 drivers
v0x60000284d320_0 .net "do_clear", 0 0, L_0x60000316f8e0;  1 drivers
v0x60000284d3b0_0 .net "load_weight", 0 0, L_0x60000316f720;  1 drivers
v0x60000284d440_0 .net "weight_in", 7 0, L_0x600002b70500;  1 drivers
L_0x600002b703c0 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128099918;
L_0x600002b70460 .cmp/eq 4, L_0x600002b703c0, L_0x128099960;
L_0x600002b705a0 .cmp/eq 3, v0x600002844990_0, L_0x1280999a8;
L_0x600002b70640 .cmp/eq 3, v0x600002844990_0, L_0x1280999f0;
L_0x600002b706e0 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099a38;
L_0x600002b70780 .cmp/eq 32, L_0x600002b706e0, L_0x128099a80;
S_0x1206842f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120686ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000284bf00_0 .net *"_ivl_11", 0 0, L_0x600002b70a00;  1 drivers
v0x60000284c000_0 .net *"_ivl_12", 15 0, L_0x600002b70aa0;  1 drivers
v0x60000284c090_0 .net/s *"_ivl_4", 15 0, L_0x600002b70820;  1 drivers
v0x60000284c120_0 .net/s *"_ivl_6", 15 0, L_0x600002b708c0;  1 drivers
v0x60000284c1b0_0 .net/s "a_signed", 7 0, v0x60000284c360_0;  1 drivers
v0x60000284c240_0 .net "act_in", 7 0, v0x60000284ad00_0;  alias, 1 drivers
v0x60000284c2d0_0 .var "act_out", 7 0;
v0x60000284c360_0 .var "act_reg", 7 0;
v0x60000284c3f0_0 .net "clear_acc", 0 0, L_0x60000316f8e0;  alias, 1 drivers
v0x60000284c480_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000284c510_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000284c5a0_0 .net "load_weight", 0 0, L_0x60000316f720;  alias, 1 drivers
v0x60000284c630_0 .net/s "product", 15 0, L_0x600002b70960;  1 drivers
v0x60000284c6c0_0 .net/s "product_ext", 31 0, L_0x600002b70b40;  1 drivers
v0x60000284c750_0 .net "psum_in", 31 0, v0x600002857180_0;  alias, 1 drivers
v0x60000284c7e0_0 .var "psum_out", 31 0;
v0x60000284c870_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000284c900_0 .net/s "w_signed", 7 0, v0x60000284ca20_0;  1 drivers
v0x60000284c990_0 .net "weight_in", 7 0, L_0x600002b70500;  alias, 1 drivers
v0x60000284ca20_0 .var "weight_reg", 7 0;
L_0x600002b70820 .extend/s 16, v0x60000284c360_0;
L_0x600002b708c0 .extend/s 16, v0x60000284ca20_0;
L_0x600002b70960 .arith/mult 16, L_0x600002b70820, L_0x600002b708c0;
L_0x600002b70a00 .part L_0x600002b70960, 15, 1;
LS_0x600002b70aa0_0_0 .concat [ 1 1 1 1], L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00;
LS_0x600002b70aa0_0_4 .concat [ 1 1 1 1], L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00;
LS_0x600002b70aa0_0_8 .concat [ 1 1 1 1], L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00;
LS_0x600002b70aa0_0_12 .concat [ 1 1 1 1], L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00, L_0x600002b70a00;
L_0x600002b70aa0 .concat [ 4 4 4 4], LS_0x600002b70aa0_0_0, LS_0x600002b70aa0_0_4, LS_0x600002b70aa0_0_8, LS_0x600002b70aa0_0_12;
L_0x600002b70b40 .concat [ 16 16 0 0], L_0x600002b70960, L_0x600002b70aa0;
S_0x120684460 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f23d00 .param/l "row" 1 7 213, +C4<011>;
S_0x120681ca0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x120684460;
 .timescale 0 0;
P_0x600000f23d80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000316fa30 .functor AND 1, v0x60000283ebe0_0, L_0x600002b70c80, C4<1>, C4<1>;
L_0x60000316faa0 .functor AND 1, L_0x600002b70e60, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316fb10 .functor OR 1, L_0x600002b70dc0, L_0x60000316faa0, C4<0>, C4<0>;
L_0x60000316fb80 .functor AND 1, L_0x12809a4a0, L_0x60000316fb10, C4<1>, C4<1>;
L_0x60000316fbf0 .functor AND 1, L_0x60000316fb80, L_0x600002b70fa0, C4<1>, C4<1>;
v0x60000284e010_0 .net *"_ivl_0", 2 0, L_0x600002b70be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000284e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x60000284e130_0 .net *"_ivl_13", 0 0, L_0x600002b70dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x60000284e250_0 .net *"_ivl_17", 0 0, L_0x600002b70e60;  1 drivers
v0x60000284e2e0_0 .net *"_ivl_20", 0 0, L_0x60000316faa0;  1 drivers
v0x60000284e370_0 .net *"_ivl_22", 0 0, L_0x60000316fb10;  1 drivers
v0x60000284e400_0 .net *"_ivl_24", 0 0, L_0x60000316fb80;  1 drivers
v0x60000284e490_0 .net *"_ivl_25", 31 0, L_0x600002b70f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284e520_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000284e640_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x60000284e6d0_0 .net *"_ivl_31", 0 0, L_0x600002b70fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284e760_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x60000284e7f0_0 .net *"_ivl_6", 0 0, L_0x600002b70c80;  1 drivers
v0x60000284e880_0 .net "do_clear", 0 0, L_0x60000316fbf0;  1 drivers
v0x60000284e910_0 .net "load_weight", 0 0, L_0x60000316fa30;  1 drivers
v0x60000284e9a0_0 .net "weight_in", 7 0, L_0x600002b70d20;  1 drivers
L_0x600002b70be0 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128099ac8;
L_0x600002b70c80 .cmp/eq 3, L_0x600002b70be0, L_0x128099b10;
L_0x600002b70dc0 .cmp/eq 3, v0x600002844990_0, L_0x128099b58;
L_0x600002b70e60 .cmp/eq 3, v0x600002844990_0, L_0x128099ba0;
L_0x600002b70f00 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099be8;
L_0x600002b70fa0 .cmp/eq 32, L_0x600002b70f00, L_0x128099c30;
S_0x120681e10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120681ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000284d4d0_0 .net *"_ivl_11", 0 0, L_0x600002b71220;  1 drivers
v0x60000284d560_0 .net *"_ivl_12", 15 0, L_0x600002b712c0;  1 drivers
v0x60000284d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002b71040;  1 drivers
v0x60000284d680_0 .net/s *"_ivl_6", 15 0, L_0x600002b710e0;  1 drivers
v0x60000284d710_0 .net/s "a_signed", 7 0, v0x60000284d8c0_0;  1 drivers
v0x60000284d7a0_0 .net "act_in", 7 0, L_0x60000316c8c0;  alias, 1 drivers
v0x60000284d830_0 .var "act_out", 7 0;
v0x60000284d8c0_0 .var "act_reg", 7 0;
v0x60000284d950_0 .net "clear_acc", 0 0, L_0x60000316fbf0;  alias, 1 drivers
v0x60000284d9e0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000284da70_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000284db00_0 .net "load_weight", 0 0, L_0x60000316fa30;  alias, 1 drivers
v0x60000284db90_0 .net/s "product", 15 0, L_0x600002b71180;  1 drivers
v0x60000284dc20_0 .net/s "product_ext", 31 0, L_0x600002b71360;  1 drivers
v0x60000284dcb0_0 .net "psum_in", 31 0, v0x600002848750_0;  alias, 1 drivers
v0x60000284dd40_0 .var "psum_out", 31 0;
v0x60000284ddd0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000284de60_0 .net/s "w_signed", 7 0, v0x60000284df80_0;  1 drivers
v0x60000284def0_0 .net "weight_in", 7 0, L_0x600002b70d20;  alias, 1 drivers
v0x60000284df80_0 .var "weight_reg", 7 0;
L_0x600002b71040 .extend/s 16, v0x60000284d8c0_0;
L_0x600002b710e0 .extend/s 16, v0x60000284df80_0;
L_0x600002b71180 .arith/mult 16, L_0x600002b71040, L_0x600002b710e0;
L_0x600002b71220 .part L_0x600002b71180, 15, 1;
LS_0x600002b712c0_0_0 .concat [ 1 1 1 1], L_0x600002b71220, L_0x600002b71220, L_0x600002b71220, L_0x600002b71220;
LS_0x600002b712c0_0_4 .concat [ 1 1 1 1], L_0x600002b71220, L_0x600002b71220, L_0x600002b71220, L_0x600002b71220;
LS_0x600002b712c0_0_8 .concat [ 1 1 1 1], L_0x600002b71220, L_0x600002b71220, L_0x600002b71220, L_0x600002b71220;
LS_0x600002b712c0_0_12 .concat [ 1 1 1 1], L_0x600002b71220, L_0x600002b71220, L_0x600002b71220, L_0x600002b71220;
L_0x600002b712c0 .concat [ 4 4 4 4], LS_0x600002b712c0_0_0, LS_0x600002b712c0_0_4, LS_0x600002b712c0_0_8, LS_0x600002b712c0_0_12;
L_0x600002b71360 .concat [ 16 16 0 0], L_0x600002b71180, L_0x600002b712c0;
S_0x12067f650 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x120684460;
 .timescale 0 0;
P_0x600000f23e80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000316fd40 .functor AND 1, v0x60000283ebe0_0, L_0x600002b714a0, C4<1>, C4<1>;
L_0x60000316fdb0 .functor AND 1, L_0x600002b71680, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316fe20 .functor OR 1, L_0x600002b715e0, L_0x60000316fdb0, C4<0>, C4<0>;
L_0x60000316fe90 .functor AND 1, L_0x12809a4a0, L_0x60000316fe20, C4<1>, C4<1>;
L_0x60000316ff00 .functor AND 1, L_0x60000316fe90, L_0x600002b717c0, C4<1>, C4<1>;
v0x60000284f570_0 .net *"_ivl_0", 2 0, L_0x600002b71400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000284f600_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x60000284f690_0 .net *"_ivl_13", 0 0, L_0x600002b715e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000284f720_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x60000284f7b0_0 .net *"_ivl_17", 0 0, L_0x600002b71680;  1 drivers
v0x60000284f840_0 .net *"_ivl_20", 0 0, L_0x60000316fdb0;  1 drivers
v0x60000284f8d0_0 .net *"_ivl_22", 0 0, L_0x60000316fe20;  1 drivers
v0x60000284f960_0 .net *"_ivl_24", 0 0, L_0x60000316fe90;  1 drivers
v0x60000284f9f0_0 .net *"_ivl_25", 31 0, L_0x600002b71720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284fa80_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000284fb10_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000284fba0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x60000284fc30_0 .net *"_ivl_31", 0 0, L_0x600002b717c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000284fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x60000284fd50_0 .net *"_ivl_6", 0 0, L_0x600002b714a0;  1 drivers
v0x60000284fde0_0 .net "do_clear", 0 0, L_0x60000316ff00;  1 drivers
v0x60000284fe70_0 .net "load_weight", 0 0, L_0x60000316fd40;  1 drivers
v0x60000284ff00_0 .net "weight_in", 7 0, L_0x600002b71540;  1 drivers
L_0x600002b71400 .concat [ 2 1 0 0], v0x60000283eb50_0, L_0x128099c78;
L_0x600002b714a0 .cmp/eq 3, L_0x600002b71400, L_0x128099cc0;
L_0x600002b715e0 .cmp/eq 3, v0x600002844990_0, L_0x128099d08;
L_0x600002b71680 .cmp/eq 3, v0x600002844990_0, L_0x128099d50;
L_0x600002b71720 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099d98;
L_0x600002b717c0 .cmp/eq 32, L_0x600002b71720, L_0x128099de0;
S_0x12067f7c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12067f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000284ea30_0 .net *"_ivl_11", 0 0, L_0x600002b71a40;  1 drivers
v0x60000284eac0_0 .net *"_ivl_12", 15 0, L_0x600002b71ae0;  1 drivers
v0x60000284eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002b71860;  1 drivers
v0x60000284ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002b71900;  1 drivers
v0x60000284ec70_0 .net/s "a_signed", 7 0, v0x60000284ee20_0;  1 drivers
v0x60000284ed00_0 .net "act_in", 7 0, v0x60000284d830_0;  alias, 1 drivers
v0x60000284ed90_0 .var "act_out", 7 0;
v0x60000284ee20_0 .var "act_reg", 7 0;
v0x60000284eeb0_0 .net "clear_acc", 0 0, L_0x60000316ff00;  alias, 1 drivers
v0x60000284ef40_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x60000284efd0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x60000284f060_0 .net "load_weight", 0 0, L_0x60000316fd40;  alias, 1 drivers
v0x60000284f0f0_0 .net/s "product", 15 0, L_0x600002b719a0;  1 drivers
v0x60000284f180_0 .net/s "product_ext", 31 0, L_0x600002b71b80;  1 drivers
v0x60000284f210_0 .net "psum_in", 31 0, v0x600002849cb0_0;  alias, 1 drivers
v0x60000284f2a0_0 .var "psum_out", 31 0;
v0x60000284f330_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x60000284f3c0_0 .net/s "w_signed", 7 0, v0x60000284f4e0_0;  1 drivers
v0x60000284f450_0 .net "weight_in", 7 0, L_0x600002b71540;  alias, 1 drivers
v0x60000284f4e0_0 .var "weight_reg", 7 0;
L_0x600002b71860 .extend/s 16, v0x60000284ee20_0;
L_0x600002b71900 .extend/s 16, v0x60000284f4e0_0;
L_0x600002b719a0 .arith/mult 16, L_0x600002b71860, L_0x600002b71900;
L_0x600002b71a40 .part L_0x600002b719a0, 15, 1;
LS_0x600002b71ae0_0_0 .concat [ 1 1 1 1], L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40;
LS_0x600002b71ae0_0_4 .concat [ 1 1 1 1], L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40;
LS_0x600002b71ae0_0_8 .concat [ 1 1 1 1], L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40;
LS_0x600002b71ae0_0_12 .concat [ 1 1 1 1], L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40, L_0x600002b71a40;
L_0x600002b71ae0 .concat [ 4 4 4 4], LS_0x600002b71ae0_0_0, LS_0x600002b71ae0_0_4, LS_0x600002b71ae0_0_8, LS_0x600002b71ae0_0_12;
L_0x600002b71b80 .concat [ 16 16 0 0], L_0x600002b719a0, L_0x600002b71ae0;
S_0x12067d000 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x120684460;
 .timescale 0 0;
P_0x600000f23f80 .param/l "col" 1 7 214, +C4<010>;
L_0x60000316b800 .functor AND 1, v0x60000283ebe0_0, L_0x600002b71cc0, C4<1>, C4<1>;
L_0x60000316b3a0 .functor AND 1, L_0x600002b71ea0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x60000316af40 .functor OR 1, L_0x600002b71e00, L_0x60000316b3a0, C4<0>, C4<0>;
L_0x60000316aae0 .functor AND 1, L_0x12809a4a0, L_0x60000316af40, C4<1>, C4<1>;
L_0x60000316a680 .functor AND 1, L_0x60000316aae0, L_0x600002b71fe0, C4<1>, C4<1>;
v0x600002840b40_0 .net *"_ivl_0", 3 0, L_0x600002b71c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002840bd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600002840c60_0 .net *"_ivl_13", 0 0, L_0x600002b71e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002840cf0_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600002840d80_0 .net *"_ivl_17", 0 0, L_0x600002b71ea0;  1 drivers
v0x600002840e10_0 .net *"_ivl_20", 0 0, L_0x60000316b3a0;  1 drivers
v0x600002840ea0_0 .net *"_ivl_22", 0 0, L_0x60000316af40;  1 drivers
v0x600002840f30_0 .net *"_ivl_24", 0 0, L_0x60000316aae0;  1 drivers
v0x600002840fc0_0 .net *"_ivl_25", 31 0, L_0x600002b71f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002841050_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028410e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002841170_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600002841200_0 .net *"_ivl_31", 0 0, L_0x600002b71fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002841290_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600002841320_0 .net *"_ivl_6", 0 0, L_0x600002b71cc0;  1 drivers
v0x6000028413b0_0 .net "do_clear", 0 0, L_0x60000316a680;  1 drivers
v0x600002841440_0 .net "load_weight", 0 0, L_0x60000316b800;  1 drivers
v0x6000028414d0_0 .net "weight_in", 7 0, L_0x600002b71d60;  1 drivers
L_0x600002b71c20 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128099e28;
L_0x600002b71cc0 .cmp/eq 4, L_0x600002b71c20, L_0x128099e70;
L_0x600002b71e00 .cmp/eq 3, v0x600002844990_0, L_0x128099eb8;
L_0x600002b71ea0 .cmp/eq 3, v0x600002844990_0, L_0x128099f00;
L_0x600002b71f40 .concat [ 16 16 0 0], v0x600002844090_0, L_0x128099f48;
L_0x600002b71fe0 .cmp/eq 32, L_0x600002b71f40, L_0x128099f90;
S_0x12067d170 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12067d000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003462f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003462fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002840000_0 .net *"_ivl_11", 0 0, L_0x600002b72260;  1 drivers
v0x600002840090_0 .net *"_ivl_12", 15 0, L_0x600002b72300;  1 drivers
v0x600002840120_0 .net/s *"_ivl_4", 15 0, L_0x600002b72080;  1 drivers
v0x6000028401b0_0 .net/s *"_ivl_6", 15 0, L_0x600002b72120;  1 drivers
v0x600002840240_0 .net/s "a_signed", 7 0, v0x6000028403f0_0;  1 drivers
v0x6000028402d0_0 .net "act_in", 7 0, v0x60000284ed90_0;  alias, 1 drivers
v0x600002840360_0 .var "act_out", 7 0;
v0x6000028403f0_0 .var "act_reg", 7 0;
v0x600002840480_0 .net "clear_acc", 0 0, L_0x60000316a680;  alias, 1 drivers
v0x600002840510_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x6000028405a0_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002840630_0 .net "load_weight", 0 0, L_0x60000316b800;  alias, 1 drivers
v0x6000028406c0_0 .net/s "product", 15 0, L_0x600002b721c0;  1 drivers
v0x600002840750_0 .net/s "product_ext", 31 0, L_0x600002b723a0;  1 drivers
v0x6000028407e0_0 .net "psum_in", 31 0, v0x60000284b210_0;  alias, 1 drivers
v0x600002840870_0 .var "psum_out", 31 0;
v0x600002840900_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002840990_0 .net/s "w_signed", 7 0, v0x600002840ab0_0;  1 drivers
v0x600002840a20_0 .net "weight_in", 7 0, L_0x600002b71d60;  alias, 1 drivers
v0x600002840ab0_0 .var "weight_reg", 7 0;
L_0x600002b72080 .extend/s 16, v0x6000028403f0_0;
L_0x600002b72120 .extend/s 16, v0x600002840ab0_0;
L_0x600002b721c0 .arith/mult 16, L_0x600002b72080, L_0x600002b72120;
L_0x600002b72260 .part L_0x600002b721c0, 15, 1;
LS_0x600002b72300_0_0 .concat [ 1 1 1 1], L_0x600002b72260, L_0x600002b72260, L_0x600002b72260, L_0x600002b72260;
LS_0x600002b72300_0_4 .concat [ 1 1 1 1], L_0x600002b72260, L_0x600002b72260, L_0x600002b72260, L_0x600002b72260;
LS_0x600002b72300_0_8 .concat [ 1 1 1 1], L_0x600002b72260, L_0x600002b72260, L_0x600002b72260, L_0x600002b72260;
LS_0x600002b72300_0_12 .concat [ 1 1 1 1], L_0x600002b72260, L_0x600002b72260, L_0x600002b72260, L_0x600002b72260;
L_0x600002b72300 .concat [ 4 4 4 4], LS_0x600002b72300_0_0, LS_0x600002b72300_0_4, LS_0x600002b72300_0_8, LS_0x600002b72300_0_12;
L_0x600002b723a0 .concat [ 16 16 0 0], L_0x600002b721c0, L_0x600002b72300;
S_0x120675d10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x120684460;
 .timescale 0 0;
P_0x600000f24000 .param/l "col" 1 7 214, +C4<011>;
L_0x600003169960 .functor AND 1, v0x60000283ebe0_0, L_0x600002b724e0, C4<1>, C4<1>;
L_0x600003169500 .functor AND 1, L_0x600002b726c0, v0x60000283d680_0, C4<1>, C4<1>;
L_0x6000031690a0 .functor OR 1, L_0x600002b72620, L_0x600003169500, C4<0>, C4<0>;
L_0x600003168c40 .functor AND 1, L_0x12809a4a0, L_0x6000031690a0, C4<1>, C4<1>;
L_0x6000031687e0 .functor AND 1, L_0x600003168c40, L_0x600002b72800, C4<1>, C4<1>;
v0x6000028420a0_0 .net *"_ivl_0", 3 0, L_0x600002b72440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002842130_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000028421c0_0 .net *"_ivl_13", 0 0, L_0x600002b72620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002842250_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x6000028422e0_0 .net *"_ivl_17", 0 0, L_0x600002b726c0;  1 drivers
v0x600002842370_0 .net *"_ivl_20", 0 0, L_0x600003169500;  1 drivers
v0x600002842400_0 .net *"_ivl_22", 0 0, L_0x6000031690a0;  1 drivers
v0x600002842490_0 .net *"_ivl_24", 0 0, L_0x600003168c40;  1 drivers
v0x600002842520_0 .net *"_ivl_25", 31 0, L_0x600002b72760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028425b0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002842640_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028426d0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600002842760_0 .net *"_ivl_31", 0 0, L_0x600002b72800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000028427f0_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600002842880_0 .net *"_ivl_6", 0 0, L_0x600002b724e0;  1 drivers
v0x600002842910_0 .net "do_clear", 0 0, L_0x6000031687e0;  1 drivers
v0x6000028429a0_0 .net "load_weight", 0 0, L_0x600003169960;  1 drivers
v0x600002842a30_0 .net "weight_in", 7 0, L_0x600002b72580;  1 drivers
L_0x600002b72440 .concat [ 2 2 0 0], v0x60000283eb50_0, L_0x128099fd8;
L_0x600002b724e0 .cmp/eq 4, L_0x600002b72440, L_0x12809a020;
L_0x600002b72620 .cmp/eq 3, v0x600002844990_0, L_0x12809a068;
L_0x600002b726c0 .cmp/eq 3, v0x600002844990_0, L_0x12809a0b0;
L_0x600002b72760 .concat [ 16 16 0 0], v0x600002844090_0, L_0x12809a0f8;
L_0x600002b72800 .cmp/eq 32, L_0x600002b72760, L_0x12809a140;
S_0x120675e80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x120675d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003463000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003463040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002841560_0 .net *"_ivl_11", 0 0, L_0x600002b72a80;  1 drivers
v0x6000028415f0_0 .net *"_ivl_12", 15 0, L_0x600002b72b20;  1 drivers
v0x600002841680_0 .net/s *"_ivl_4", 15 0, L_0x600002b728a0;  1 drivers
v0x600002841710_0 .net/s *"_ivl_6", 15 0, L_0x600002b72940;  1 drivers
v0x6000028417a0_0 .net/s "a_signed", 7 0, v0x600002841950_0;  1 drivers
v0x600002841830_0 .net "act_in", 7 0, v0x600002840360_0;  alias, 1 drivers
v0x6000028418c0_0 .var "act_out", 7 0;
v0x600002841950_0 .var "act_reg", 7 0;
v0x6000028419e0_0 .net "clear_acc", 0 0, L_0x6000031687e0;  alias, 1 drivers
v0x600002841a70_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002841b00_0 .net "enable", 0 0, L_0x600003177100;  alias, 1 drivers
v0x600002841b90_0 .net "load_weight", 0 0, L_0x600003169960;  alias, 1 drivers
v0x600002841c20_0 .net/s "product", 15 0, L_0x600002b729e0;  1 drivers
v0x600002841cb0_0 .net/s "product_ext", 31 0, L_0x600002b72bc0;  1 drivers
v0x600002841d40_0 .net "psum_in", 31 0, v0x60000284c7e0_0;  alias, 1 drivers
v0x600002841dd0_0 .var "psum_out", 31 0;
v0x600002841e60_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002841ef0_0 .net/s "w_signed", 7 0, v0x600002842010_0;  1 drivers
v0x600002841f80_0 .net "weight_in", 7 0, L_0x600002b72580;  alias, 1 drivers
v0x600002842010_0 .var "weight_reg", 7 0;
L_0x600002b728a0 .extend/s 16, v0x600002841950_0;
L_0x600002b72940 .extend/s 16, v0x600002842010_0;
L_0x600002b729e0 .arith/mult 16, L_0x600002b728a0, L_0x600002b72940;
L_0x600002b72a80 .part L_0x600002b729e0, 15, 1;
LS_0x600002b72b20_0_0 .concat [ 1 1 1 1], L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80;
LS_0x600002b72b20_0_4 .concat [ 1 1 1 1], L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80;
LS_0x600002b72b20_0_8 .concat [ 1 1 1 1], L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80;
LS_0x600002b72b20_0_12 .concat [ 1 1 1 1], L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80, L_0x600002b72a80;
L_0x600002b72b20 .concat [ 4 4 4 4], LS_0x600002b72b20_0_0, LS_0x600002b72b20_0_4, LS_0x600002b72b20_0_8, LS_0x600002b72b20_0_12;
L_0x600002b72bc0 .concat [ 16 16 0 0], L_0x600002b729e0, L_0x600002b72b20;
S_0x1206736c0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24100 .param/l "row" 1 7 198, +C4<00>;
L_0x60000316caf0 .functor BUFZ 8, v0x60000285c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x120673830 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24180 .param/l "row" 1 7 198, +C4<01>;
L_0x60000316c9a0 .functor BUFZ 8, v0x60000285cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x120671070 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24200 .param/l "row" 1 7 198, +C4<010>;
L_0x60000316ca10 .functor BUFZ 8, v0x60000285ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1206711e0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24280 .param/l "row" 1 7 198, +C4<011>;
L_0x60000316c8c0 .functor BUFZ 8, v0x60000285d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x12066ea20 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24300 .param/l "col" 1 7 279, +C4<00>;
L_0x600003176840 .functor BUFZ 32, v0x60000285c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002842ac0_0 .net *"_ivl_2", 31 0, L_0x600003176840;  1 drivers
S_0x12066eb90 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24380 .param/l "col" 1 7 279, +C4<01>;
L_0x6000031768b0 .functor BUFZ 32, v0x60000285c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002842b50_0 .net *"_ivl_2", 31 0, L_0x6000031768b0;  1 drivers
S_0x1206aa2d0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24400 .param/l "col" 1 7 279, +C4<010>;
L_0x600003177f00 .functor BUFZ 32, v0x60000285c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002842be0_0 .net *"_ivl_2", 31 0, L_0x600003177f00;  1 drivers
S_0x1206aa440 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24480 .param/l "col" 1 7 279, +C4<011>;
L_0x600003177aa0 .functor BUFZ 32, L_0x6000031767d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002842c70_0 .net *"_ivl_2", 31 0, L_0x600003177aa0;  1 drivers
S_0x1206a74c0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24500 .param/l "col" 1 7 206, +C4<00>;
S_0x1206a7630 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24580 .param/l "col" 1 7 206, +C4<01>;
S_0x12069a9a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24600 .param/l "col" 1 7 206, +C4<010>;
S_0x12069ab10 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x120696020;
 .timescale 0 0;
P_0x600000f24680 .param/l "col" 1 7 206, +C4<011>;
S_0x12069ae80 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1206aa950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x12066a100 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x12066a140 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x12066a180 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x12066a1c0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x12066a200 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x12066a240 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003160c40 .functor BUFZ 256, v0x6000028473c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160cb0 .functor BUFZ 256, v0x600002847f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160d20 .functor BUFZ 256, v0x600002846d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000028462e0_0 .var/i "b", 31 0;
v0x600002846370 .array "bank_addr", 3 0, 7 0;
v0x600002846400_0 .net "bank_dma", 1 0, L_0x600002b76760;  1 drivers
v0x600002846490_0 .var "bank_dma_d", 1 0;
v0x600002846520_0 .net "bank_mxu_a", 1 0, L_0x600002b76580;  1 drivers
v0x6000028465b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002846640_0 .net "bank_mxu_o", 1 0, L_0x600002b76620;  1 drivers
v0x6000028466d0_0 .net "bank_mxu_w", 1 0, L_0x600002b764e0;  1 drivers
v0x600002846760_0 .var "bank_mxu_w_d", 1 0;
v0x6000028467f0 .array "bank_rdata", 3 0;
v0x6000028467f0_0 .net v0x6000028467f0 0, 255 0, v0x600002844f30_0; 1 drivers
v0x6000028467f0_1 .net v0x6000028467f0 1, 255 0, v0x600002845440_0; 1 drivers
v0x6000028467f0_2 .net v0x6000028467f0 2, 255 0, v0x600002845950_0; 1 drivers
v0x6000028467f0_3 .net v0x6000028467f0 3, 255 0, v0x600002845e60_0; 1 drivers
v0x600002846880_0 .var "bank_re", 3 0;
v0x600002846910_0 .net "bank_vpu", 1 0, L_0x600002b766c0;  1 drivers
v0x6000028469a0_0 .var "bank_vpu_d", 1 0;
v0x600002846a30 .array "bank_wdata", 3 0, 255 0;
v0x600002846ac0_0 .var "bank_we", 3 0;
v0x600002846b50_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002846be0_0 .net "dma_addr", 19 0, v0x600002858e10_0;  alias, 1 drivers
v0x600002846c70_0 .net "dma_rdata", 255 0, L_0x600003160d20;  alias, 1 drivers
v0x600002846d00_0 .var "dma_rdata_reg", 255 0;
v0x600002846d90_0 .net "dma_re", 0 0, L_0x600003160700;  alias, 1 drivers
v0x600002846e20_0 .net "dma_ready", 0 0, L_0x600002b76da0;  alias, 1 drivers
v0x600002846eb0_0 .net "dma_wdata", 255 0, L_0x600003160620;  alias, 1 drivers
v0x600002846f40_0 .net "dma_we", 0 0, L_0x600003160690;  alias, 1 drivers
v0x600002846fd0_0 .var "grant_dma", 3 0;
v0x600002847060_0 .var "grant_mxu_a", 3 0;
v0x6000028470f0_0 .var "grant_mxu_o", 3 0;
v0x600002847180_0 .var "grant_mxu_w", 3 0;
v0x600002847210_0 .var "grant_vpu", 3 0;
v0x6000028472a0_0 .net "mxu_a_addr", 19 0, L_0x600002b73980;  alias, 1 drivers
v0x600002847330_0 .net "mxu_a_rdata", 255 0, L_0x600003160c40;  alias, 1 drivers
v0x6000028473c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002847450_0 .net "mxu_a_re", 0 0, L_0x600002b73a20;  alias, 1 drivers
v0x6000028474e0_0 .net "mxu_a_ready", 0 0, L_0x600002b76c60;  alias, 1 drivers
v0x600002847570_0 .net "mxu_o_addr", 19 0, L_0x600002b73c00;  alias, 1 drivers
v0x600002847600_0 .net "mxu_o_ready", 0 0, L_0x600002b76d00;  alias, 1 drivers
v0x600002847690_0 .net "mxu_o_wdata", 255 0, L_0x600002b73de0;  alias, 1 drivers
v0x600002847720_0 .net "mxu_o_we", 0 0, L_0x6000031600e0;  alias, 1 drivers
v0x6000028477b0_0 .net "mxu_w_addr", 19 0, L_0x600002b73700;  alias, 1 drivers
v0x600002847840_0 .net "mxu_w_rdata", 255 0, v0x6000028478d0_0;  alias, 1 drivers
v0x6000028478d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002847960_0 .net "mxu_w_re", 0 0, L_0x600002b737a0;  alias, 1 drivers
v0x6000028479f0_0 .net "mxu_w_ready", 0 0, L_0x600002b76b20;  alias, 1 drivers
v0x600002847a80_0 .var "req_dma", 3 0;
v0x600002847b10_0 .var "req_mxu_a", 3 0;
v0x600002847ba0_0 .var "req_mxu_o", 3 0;
v0x600002847c30_0 .var "req_mxu_w", 3 0;
v0x600002847cc0_0 .var "req_vpu", 3 0;
v0x600002847d50_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002847de0_0 .net "vpu_addr", 19 0, v0x600002839710_0;  alias, 1 drivers
v0x600002847e70_0 .net "vpu_rdata", 255 0, L_0x600003160cb0;  alias, 1 drivers
v0x600002847f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002838000_0 .net "vpu_re", 0 0, L_0x6000031604d0;  alias, 1 drivers
v0x600002838090_0 .net "vpu_ready", 0 0, L_0x600002b76bc0;  alias, 1 drivers
v0x600002838120_0 .net "vpu_wdata", 255 0, L_0x6000031603f0;  alias, 1 drivers
v0x6000028381b0_0 .net "vpu_we", 0 0, L_0x600003160460;  alias, 1 drivers
v0x600002838240_0 .net "word_dma", 7 0, L_0x600002b76a80;  1 drivers
v0x6000028382d0_0 .net "word_mxu_a", 7 0, L_0x600002b768a0;  1 drivers
v0x600002838360_0 .net "word_mxu_o", 7 0, L_0x600002b76940;  1 drivers
v0x6000028383f0_0 .net "word_mxu_w", 7 0, L_0x600002b76800;  1 drivers
v0x600002838480_0 .net "word_vpu", 7 0, L_0x600002b769e0;  1 drivers
E_0x600000f24e80/0 .event anyedge, v0x600002846760_0, v0x600002844f30_0, v0x600002845440_0, v0x600002845950_0;
E_0x600000f24e80/1 .event anyedge, v0x600002845e60_0, v0x6000028465b0_0, v0x6000028469a0_0, v0x600002846490_0;
E_0x600000f24e80 .event/or E_0x600000f24e80/0, E_0x600000f24e80/1;
E_0x600000f24f00/0 .event anyedge, v0x600002847c30_0, v0x600002847b10_0, v0x600002847ba0_0, v0x600002847cc0_0;
E_0x600000f24f00/1 .event anyedge, v0x600002847a80_0, v0x600002847180_0, v0x6000028383f0_0, v0x600002847060_0;
E_0x600000f24f00/2 .event anyedge, v0x6000028382d0_0, v0x6000028470f0_0, v0x600002838360_0, v0x600002847690_0;
E_0x600000f24f00/3 .event anyedge, v0x600002847210_0, v0x600002838480_0, v0x600002838120_0, v0x6000028381b0_0;
E_0x600000f24f00/4 .event anyedge, v0x600002838000_0, v0x600002846fd0_0, v0x600002838240_0, v0x6000028590e0_0;
E_0x600000f24f00/5 .event anyedge, v0x600002859200_0, v0x600002858f30_0;
E_0x600000f24f00 .event/or E_0x600000f24f00/0, E_0x600000f24f00/1, E_0x600000f24f00/2, E_0x600000f24f00/3, E_0x600000f24f00/4, E_0x600000f24f00/5;
E_0x600000f24f40/0 .event anyedge, v0x600002847960_0, v0x6000028466d0_0, v0x600002847450_0, v0x600002846520_0;
E_0x600000f24f40/1 .event anyedge, v0x600002847720_0, v0x600002846640_0, v0x6000028381b0_0, v0x600002838000_0;
E_0x600000f24f40/2 .event anyedge, v0x600002846910_0, v0x600002859200_0, v0x600002858f30_0, v0x600002846400_0;
E_0x600000f24f40 .event/or E_0x600000f24f40/0, E_0x600000f24f40/1, E_0x600000f24f40/2;
L_0x600002b75fe0 .part v0x600002846ac0_0, 0, 1;
L_0x600002b76080 .part v0x600002846880_0, 0, 1;
L_0x600002b76120 .part v0x600002846ac0_0, 1, 1;
L_0x600002b761c0 .part v0x600002846880_0, 1, 1;
L_0x600002b76260 .part v0x600002846ac0_0, 2, 1;
L_0x600002b76300 .part v0x600002846880_0, 2, 1;
L_0x600002b763a0 .part v0x600002846ac0_0, 3, 1;
L_0x600002b76440 .part v0x600002846880_0, 3, 1;
L_0x600002b764e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x600002b73700 (v0x6000028460a0_0) S_0x12069b780;
L_0x600002b76580 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x600002b73980 (v0x6000028460a0_0) S_0x12069b780;
L_0x600002b76620 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x600002b73c00 (v0x6000028460a0_0) S_0x12069b780;
L_0x600002b766c0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x600002839710_0 (v0x6000028460a0_0) S_0x12069b780;
L_0x600002b76760 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x600002858e10_0 (v0x6000028460a0_0) S_0x12069b780;
L_0x600002b76800 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x600002b73700 (v0x6000028461c0_0) S_0x12069b8f0;
L_0x600002b768a0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x600002b73980 (v0x6000028461c0_0) S_0x12069b8f0;
L_0x600002b76940 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x600002b73c00 (v0x6000028461c0_0) S_0x12069b8f0;
L_0x600002b769e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x600002839710_0 (v0x6000028461c0_0) S_0x12069b8f0;
L_0x600002b76a80 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x600002858e10_0 (v0x6000028461c0_0) S_0x12069b8f0;
L_0x600002b76b20 .part/v v0x600002847180_0, L_0x600002b764e0, 1;
L_0x600002b76c60 .part/v v0x600002847060_0, L_0x600002b76580, 1;
L_0x600002b76d00 .part/v v0x6000028470f0_0, L_0x600002b76620, 1;
L_0x600002b76bc0 .part/v v0x600002847210_0, L_0x600002b766c0, 1;
L_0x600002b76da0 .part/v v0x600002846fd0_0, L_0x600002b76760, 1;
S_0x12066afb0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x12069ae80;
 .timescale 0 0;
P_0x600000f24f80 .param/l "i" 1 9 184, +C4<00>;
S_0x12066b120 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12066afb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003462080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034620c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002846370_0 .array/port v0x600002846370, 0;
v0x600002844cf0_0 .net "addr", 7 0, v0x600002846370_0;  1 drivers
v0x600002844d80_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002844e10_0 .var/i "i", 31 0;
v0x600002844ea0 .array "mem", 255 0, 255 0;
v0x600002844f30_0 .var "rdata", 255 0;
v0x600002844fc0_0 .net "re", 0 0, L_0x600002b76080;  1 drivers
v0x600002846a30_0 .array/port v0x600002846a30, 0;
v0x600002845050_0 .net "wdata", 255 0, v0x600002846a30_0;  1 drivers
v0x6000028450e0_0 .net "we", 0 0, L_0x600002b75fe0;  1 drivers
E_0x600000f25080 .event posedge, v0x600002858090_0;
S_0x12066b290 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x12069ae80;
 .timescale 0 0;
P_0x600000f25100 .param/l "i" 1 9 184, +C4<01>;
S_0x12066b400 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x12066b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003463080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034630c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002846370_1 .array/port v0x600002846370, 1;
v0x600002845200_0 .net "addr", 7 0, v0x600002846370_1;  1 drivers
v0x600002845290_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002845320_0 .var/i "i", 31 0;
v0x6000028453b0 .array "mem", 255 0, 255 0;
v0x600002845440_0 .var "rdata", 255 0;
v0x6000028454d0_0 .net "re", 0 0, L_0x600002b761c0;  1 drivers
v0x600002846a30_1 .array/port v0x600002846a30, 1;
v0x600002845560_0 .net "wdata", 255 0, v0x600002846a30_1;  1 drivers
v0x6000028455f0_0 .net "we", 0 0, L_0x600002b76120;  1 drivers
S_0x1206a1410 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x12069ae80;
 .timescale 0 0;
P_0x600000f25240 .param/l "i" 1 9 184, +C4<010>;
S_0x1206a1580 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1206a1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003463100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003463140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002846370_2 .array/port v0x600002846370, 2;
v0x600002845710_0 .net "addr", 7 0, v0x600002846370_2;  1 drivers
v0x6000028457a0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002845830_0 .var/i "i", 31 0;
v0x6000028458c0 .array "mem", 255 0, 255 0;
v0x600002845950_0 .var "rdata", 255 0;
v0x6000028459e0_0 .net "re", 0 0, L_0x600002b76300;  1 drivers
v0x600002846a30_2 .array/port v0x600002846a30, 2;
v0x600002845a70_0 .net "wdata", 255 0, v0x600002846a30_2;  1 drivers
v0x600002845b00_0 .net "we", 0 0, L_0x600002b76260;  1 drivers
S_0x1206a16f0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x12069ae80;
 .timescale 0 0;
P_0x600000f25380 .param/l "i" 1 9 184, +C4<011>;
S_0x12069b610 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1206a16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003463180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034631c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002846370_3 .array/port v0x600002846370, 3;
v0x600002845c20_0 .net "addr", 7 0, v0x600002846370_3;  1 drivers
v0x600002845cb0_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002845d40_0 .var/i "i", 31 0;
v0x600002845dd0 .array "mem", 255 0, 255 0;
v0x600002845e60_0 .var "rdata", 255 0;
v0x600002845ef0_0 .net "re", 0 0, L_0x600002b76440;  1 drivers
v0x600002846a30_3 .array/port v0x600002846a30, 3;
v0x600002845f80_0 .net "wdata", 255 0, v0x600002846a30_3;  1 drivers
v0x600002846010_0 .net "we", 0 0, L_0x600002b763a0;  1 drivers
S_0x12069b780 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x12069ae80;
 .timescale 0 0;
v0x6000028460a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x12069b780
TD_tb_tpc.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000028460a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000028460a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x12069b8f0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x12069ae80;
 .timescale 0 0;
v0x6000028461c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x12069b8f0
TD_tb_tpc.dut.sram_inst.get_word ;
    %load/vec4 v0x6000028461c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x12069bc60 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1206aa950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12080f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x12080f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x12080f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x12080f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x12080f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x12080f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x12080f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x12080f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x12080f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x12080f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x12080f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x12080f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x12080f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x12080f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x12080f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x12080f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x12080f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x12080f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x12080f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x12080f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x12080f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x12080f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x12080f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x12080f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x12080fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x12080fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x12080fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x12080fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x12080fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003160230 .functor BUFZ 256, L_0x600002b757c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031602a0 .functor BUFZ 256, L_0x600002b75900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160310 .functor BUFZ 1, v0x600002838ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031603f0 .functor BUFZ 256, v0x600002839a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003160460 .functor BUFZ 1, v0x600002839b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000031604d0 .functor BUFZ 1, v0x6000028398c0_0, C4<0>, C4<0>, C4<0>;
v0x600002838510_0 .net *"_ivl_48", 255 0, L_0x600002b757c0;  1 drivers
v0x6000028385a0_0 .net *"_ivl_50", 6 0, L_0x600002b75860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002838630_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x6000028386c0_0 .net *"_ivl_56", 255 0, L_0x600002b75900;  1 drivers
v0x600002838750_0 .net *"_ivl_58", 6 0, L_0x600002b759a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028387e0_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002838870_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x600002838900_0 .var "addr_reg", 19 0;
v0x600002838990_0 .var "alu_result", 255 0;
v0x600002838a20_0 .net "clk", 0 0, v0x60000283f8d0_0;  alias, 1 drivers
v0x600002838ab0_0 .net "cmd", 127 0, v0x60000285c240_0;  alias, 1 drivers
v0x600002838b40_0 .net "cmd_done", 0 0, L_0x600003160310;  alias, 1 drivers
v0x600002838bd0_0 .net "cmd_ready", 0 0, L_0x600002b75a40;  alias, 1 drivers
v0x600002838c60_0 .var "cmd_reg", 127 0;
v0x600002838cf0_0 .net "cmd_valid", 0 0, L_0x60000316d030;  alias, 1 drivers
v0x600002838d80_0 .net "count", 15 0, L_0x600002b75720;  1 drivers
v0x600002838e10_0 .var "count_reg", 15 0;
v0x600002838ea0_0 .var "done_reg", 0 0;
v0x600002838f30_0 .var "elem_count", 15 0;
v0x600002838fc0_0 .net "imm", 15 0, L_0x600002b755e0;  1 drivers
v0x600002839050_0 .var "imm_reg", 15 0;
v0x6000028390e0_0 .var/i "lane", 31 0;
v0x600002839170 .array "lane_a", 15 0;
v0x600002839170_0 .net v0x600002839170 0, 15 0, L_0x600002b73f20; 1 drivers
v0x600002839170_1 .net v0x600002839170 1, 15 0, L_0x600002b74000; 1 drivers
v0x600002839170_2 .net v0x600002839170 2, 15 0, L_0x600002b74140; 1 drivers
v0x600002839170_3 .net v0x600002839170 3, 15 0, L_0x600002b74280; 1 drivers
v0x600002839170_4 .net v0x600002839170 4, 15 0, L_0x600002b743c0; 1 drivers
v0x600002839170_5 .net v0x600002839170 5, 15 0, L_0x600002b74500; 1 drivers
v0x600002839170_6 .net v0x600002839170 6, 15 0, L_0x600002b74640; 1 drivers
v0x600002839170_7 .net v0x600002839170 7, 15 0, L_0x600002b74780; 1 drivers
v0x600002839170_8 .net v0x600002839170 8, 15 0, L_0x600002b748c0; 1 drivers
v0x600002839170_9 .net v0x600002839170 9, 15 0, L_0x600002b74a00; 1 drivers
v0x600002839170_10 .net v0x600002839170 10, 15 0, L_0x600002b74be0; 1 drivers
v0x600002839170_11 .net v0x600002839170 11, 15 0, L_0x600002b74c80; 1 drivers
v0x600002839170_12 .net v0x600002839170 12, 15 0, L_0x600002b74dc0; 1 drivers
v0x600002839170_13 .net v0x600002839170 13, 15 0, L_0x600002b74f00; 1 drivers
v0x600002839170_14 .net v0x600002839170 14, 15 0, L_0x600002b75040; 1 drivers
v0x600002839170_15 .net v0x600002839170 15, 15 0, L_0x600002b75180; 1 drivers
v0x600002839200 .array "lane_b", 15 0;
v0x600002839200_0 .net v0x600002839200 0, 15 0, L_0x600002b7bf20; 1 drivers
v0x600002839200_1 .net v0x600002839200 1, 15 0, L_0x600002b740a0; 1 drivers
v0x600002839200_2 .net v0x600002839200 2, 15 0, L_0x600002b741e0; 1 drivers
v0x600002839200_3 .net v0x600002839200 3, 15 0, L_0x600002b74320; 1 drivers
v0x600002839200_4 .net v0x600002839200 4, 15 0, L_0x600002b74460; 1 drivers
v0x600002839200_5 .net v0x600002839200 5, 15 0, L_0x600002b745a0; 1 drivers
v0x600002839200_6 .net v0x600002839200 6, 15 0, L_0x600002b746e0; 1 drivers
v0x600002839200_7 .net v0x600002839200 7, 15 0, L_0x600002b74820; 1 drivers
v0x600002839200_8 .net v0x600002839200 8, 15 0, L_0x600002b74960; 1 drivers
v0x600002839200_9 .net v0x600002839200 9, 15 0, L_0x600002b74b40; 1 drivers
v0x600002839200_10 .net v0x600002839200 10, 15 0, L_0x600002b74aa0; 1 drivers
v0x600002839200_11 .net v0x600002839200 11, 15 0, L_0x600002b74d20; 1 drivers
v0x600002839200_12 .net v0x600002839200 12, 15 0, L_0x600002b74e60; 1 drivers
v0x600002839200_13 .net v0x600002839200 13, 15 0, L_0x600002b74fa0; 1 drivers
v0x600002839200_14 .net v0x600002839200 14, 15 0, L_0x600002b750e0; 1 drivers
v0x600002839200_15 .net v0x600002839200 15, 15 0, L_0x600002b75220; 1 drivers
v0x600002839290 .array "lane_result", 15 0, 15 0;
v0x600002839320_0 .net "mem_addr", 19 0, L_0x600002b75680;  1 drivers
v0x6000028393b0_0 .var "mem_addr_reg", 19 0;
v0x600002839440_0 .net "opcode", 7 0, L_0x600002b752c0;  1 drivers
v0x6000028394d0_0 .var "reduce_result", 15 0;
v0x600002839560 .array "reduce_tree", 79 0, 15 0;
v0x6000028395f0_0 .net "rst_n", 0 0, v0x600002830000_0;  alias, 1 drivers
v0x600002839680_0 .net "sram_addr", 19 0, v0x600002839710_0;  alias, 1 drivers
v0x600002839710_0 .var "sram_addr_reg", 19 0;
v0x6000028397a0_0 .net "sram_rdata", 255 0, L_0x600003160cb0;  alias, 1 drivers
v0x600002839830_0 .net "sram_re", 0 0, L_0x6000031604d0;  alias, 1 drivers
v0x6000028398c0_0 .var "sram_re_reg", 0 0;
v0x600002839950_0 .net "sram_ready", 0 0, L_0x600002b76bc0;  alias, 1 drivers
v0x6000028399e0_0 .net "sram_wdata", 255 0, L_0x6000031603f0;  alias, 1 drivers
v0x600002839a70_0 .var "sram_wdata_reg", 255 0;
v0x600002839b00_0 .net "sram_we", 0 0, L_0x600003160460;  alias, 1 drivers
v0x600002839b90_0 .var "sram_we_reg", 0 0;
v0x600002839c20_0 .var/i "stage", 31 0;
v0x600002839cb0_0 .var "state", 2 0;
v0x600002839d40_0 .net "subop", 7 0, L_0x600002b75360;  1 drivers
v0x600002839dd0_0 .var "subop_reg", 7 0;
v0x600002839e60_0 .net "vd", 4 0, L_0x600002b75400;  1 drivers
v0x600002839ef0_0 .var "vd_reg", 4 0;
v0x600002839f80 .array "vrf", 31 0, 255 0;
v0x60000283a010_0 .net "vs1", 4 0, L_0x600002b754a0;  1 drivers
v0x60000283a0a0_0 .net "vs1_data", 255 0, L_0x600003160230;  1 drivers
v0x60000283a130_0 .var "vs1_reg", 4 0;
v0x60000283a1c0_0 .net "vs2", 4 0, L_0x600002b75540;  1 drivers
v0x60000283a250_0 .net "vs2_data", 255 0, L_0x6000031602a0;  1 drivers
v0x60000283a2e0_0 .var "vs2_reg", 4 0;
E_0x600000f25c80/0 .event anyedge, v0x600002839170_0, v0x600002839170_1, v0x600002839170_2, v0x600002839170_3;
E_0x600000f25c80/1 .event anyedge, v0x600002839170_4, v0x600002839170_5, v0x600002839170_6, v0x600002839170_7;
E_0x600000f25c80/2 .event anyedge, v0x600002839170_8, v0x600002839170_9, v0x600002839170_10, v0x600002839170_11;
E_0x600000f25c80/3 .event anyedge, v0x600002839170_12, v0x600002839170_13, v0x600002839170_14, v0x600002839170_15;
v0x600002839560_0 .array/port v0x600002839560, 0;
v0x600002839560_1 .array/port v0x600002839560, 1;
v0x600002839560_2 .array/port v0x600002839560, 2;
E_0x600000f25c80/4 .event anyedge, v0x600002839dd0_0, v0x600002839560_0, v0x600002839560_1, v0x600002839560_2;
v0x600002839560_3 .array/port v0x600002839560, 3;
v0x600002839560_4 .array/port v0x600002839560, 4;
v0x600002839560_5 .array/port v0x600002839560, 5;
v0x600002839560_6 .array/port v0x600002839560, 6;
E_0x600000f25c80/5 .event anyedge, v0x600002839560_3, v0x600002839560_4, v0x600002839560_5, v0x600002839560_6;
v0x600002839560_7 .array/port v0x600002839560, 7;
v0x600002839560_8 .array/port v0x600002839560, 8;
v0x600002839560_9 .array/port v0x600002839560, 9;
v0x600002839560_10 .array/port v0x600002839560, 10;
E_0x600000f25c80/6 .event anyedge, v0x600002839560_7, v0x600002839560_8, v0x600002839560_9, v0x600002839560_10;
v0x600002839560_11 .array/port v0x600002839560, 11;
v0x600002839560_12 .array/port v0x600002839560, 12;
v0x600002839560_13 .array/port v0x600002839560, 13;
v0x600002839560_14 .array/port v0x600002839560, 14;
E_0x600000f25c80/7 .event anyedge, v0x600002839560_11, v0x600002839560_12, v0x600002839560_13, v0x600002839560_14;
v0x600002839560_15 .array/port v0x600002839560, 15;
v0x600002839560_16 .array/port v0x600002839560, 16;
v0x600002839560_17 .array/port v0x600002839560, 17;
v0x600002839560_18 .array/port v0x600002839560, 18;
E_0x600000f25c80/8 .event anyedge, v0x600002839560_15, v0x600002839560_16, v0x600002839560_17, v0x600002839560_18;
v0x600002839560_19 .array/port v0x600002839560, 19;
v0x600002839560_20 .array/port v0x600002839560, 20;
v0x600002839560_21 .array/port v0x600002839560, 21;
v0x600002839560_22 .array/port v0x600002839560, 22;
E_0x600000f25c80/9 .event anyedge, v0x600002839560_19, v0x600002839560_20, v0x600002839560_21, v0x600002839560_22;
v0x600002839560_23 .array/port v0x600002839560, 23;
v0x600002839560_24 .array/port v0x600002839560, 24;
v0x600002839560_25 .array/port v0x600002839560, 25;
v0x600002839560_26 .array/port v0x600002839560, 26;
E_0x600000f25c80/10 .event anyedge, v0x600002839560_23, v0x600002839560_24, v0x600002839560_25, v0x600002839560_26;
v0x600002839560_27 .array/port v0x600002839560, 27;
v0x600002839560_28 .array/port v0x600002839560, 28;
v0x600002839560_29 .array/port v0x600002839560, 29;
v0x600002839560_30 .array/port v0x600002839560, 30;
E_0x600000f25c80/11 .event anyedge, v0x600002839560_27, v0x600002839560_28, v0x600002839560_29, v0x600002839560_30;
v0x600002839560_31 .array/port v0x600002839560, 31;
v0x600002839560_32 .array/port v0x600002839560, 32;
v0x600002839560_33 .array/port v0x600002839560, 33;
v0x600002839560_34 .array/port v0x600002839560, 34;
E_0x600000f25c80/12 .event anyedge, v0x600002839560_31, v0x600002839560_32, v0x600002839560_33, v0x600002839560_34;
v0x600002839560_35 .array/port v0x600002839560, 35;
v0x600002839560_36 .array/port v0x600002839560, 36;
v0x600002839560_37 .array/port v0x600002839560, 37;
v0x600002839560_38 .array/port v0x600002839560, 38;
E_0x600000f25c80/13 .event anyedge, v0x600002839560_35, v0x600002839560_36, v0x600002839560_37, v0x600002839560_38;
v0x600002839560_39 .array/port v0x600002839560, 39;
v0x600002839560_40 .array/port v0x600002839560, 40;
v0x600002839560_41 .array/port v0x600002839560, 41;
v0x600002839560_42 .array/port v0x600002839560, 42;
E_0x600000f25c80/14 .event anyedge, v0x600002839560_39, v0x600002839560_40, v0x600002839560_41, v0x600002839560_42;
v0x600002839560_43 .array/port v0x600002839560, 43;
v0x600002839560_44 .array/port v0x600002839560, 44;
v0x600002839560_45 .array/port v0x600002839560, 45;
v0x600002839560_46 .array/port v0x600002839560, 46;
E_0x600000f25c80/15 .event anyedge, v0x600002839560_43, v0x600002839560_44, v0x600002839560_45, v0x600002839560_46;
v0x600002839560_47 .array/port v0x600002839560, 47;
v0x600002839560_48 .array/port v0x600002839560, 48;
v0x600002839560_49 .array/port v0x600002839560, 49;
v0x600002839560_50 .array/port v0x600002839560, 50;
E_0x600000f25c80/16 .event anyedge, v0x600002839560_47, v0x600002839560_48, v0x600002839560_49, v0x600002839560_50;
v0x600002839560_51 .array/port v0x600002839560, 51;
v0x600002839560_52 .array/port v0x600002839560, 52;
v0x600002839560_53 .array/port v0x600002839560, 53;
v0x600002839560_54 .array/port v0x600002839560, 54;
E_0x600000f25c80/17 .event anyedge, v0x600002839560_51, v0x600002839560_52, v0x600002839560_53, v0x600002839560_54;
v0x600002839560_55 .array/port v0x600002839560, 55;
v0x600002839560_56 .array/port v0x600002839560, 56;
v0x600002839560_57 .array/port v0x600002839560, 57;
v0x600002839560_58 .array/port v0x600002839560, 58;
E_0x600000f25c80/18 .event anyedge, v0x600002839560_55, v0x600002839560_56, v0x600002839560_57, v0x600002839560_58;
v0x600002839560_59 .array/port v0x600002839560, 59;
v0x600002839560_60 .array/port v0x600002839560, 60;
v0x600002839560_61 .array/port v0x600002839560, 61;
v0x600002839560_62 .array/port v0x600002839560, 62;
E_0x600000f25c80/19 .event anyedge, v0x600002839560_59, v0x600002839560_60, v0x600002839560_61, v0x600002839560_62;
v0x600002839560_63 .array/port v0x600002839560, 63;
v0x600002839560_64 .array/port v0x600002839560, 64;
v0x600002839560_65 .array/port v0x600002839560, 65;
v0x600002839560_66 .array/port v0x600002839560, 66;
E_0x600000f25c80/20 .event anyedge, v0x600002839560_63, v0x600002839560_64, v0x600002839560_65, v0x600002839560_66;
v0x600002839560_67 .array/port v0x600002839560, 67;
v0x600002839560_68 .array/port v0x600002839560, 68;
v0x600002839560_69 .array/port v0x600002839560, 69;
v0x600002839560_70 .array/port v0x600002839560, 70;
E_0x600000f25c80/21 .event anyedge, v0x600002839560_67, v0x600002839560_68, v0x600002839560_69, v0x600002839560_70;
v0x600002839560_71 .array/port v0x600002839560, 71;
v0x600002839560_72 .array/port v0x600002839560, 72;
v0x600002839560_73 .array/port v0x600002839560, 73;
v0x600002839560_74 .array/port v0x600002839560, 74;
E_0x600000f25c80/22 .event anyedge, v0x600002839560_71, v0x600002839560_72, v0x600002839560_73, v0x600002839560_74;
v0x600002839560_75 .array/port v0x600002839560, 75;
v0x600002839560_76 .array/port v0x600002839560, 76;
v0x600002839560_77 .array/port v0x600002839560, 77;
v0x600002839560_78 .array/port v0x600002839560, 78;
E_0x600000f25c80/23 .event anyedge, v0x600002839560_75, v0x600002839560_76, v0x600002839560_77, v0x600002839560_78;
v0x600002839560_79 .array/port v0x600002839560, 79;
E_0x600000f25c80/24 .event anyedge, v0x600002839560_79;
E_0x600000f25c80 .event/or E_0x600000f25c80/0, E_0x600000f25c80/1, E_0x600000f25c80/2, E_0x600000f25c80/3, E_0x600000f25c80/4, E_0x600000f25c80/5, E_0x600000f25c80/6, E_0x600000f25c80/7, E_0x600000f25c80/8, E_0x600000f25c80/9, E_0x600000f25c80/10, E_0x600000f25c80/11, E_0x600000f25c80/12, E_0x600000f25c80/13, E_0x600000f25c80/14, E_0x600000f25c80/15, E_0x600000f25c80/16, E_0x600000f25c80/17, E_0x600000f25c80/18, E_0x600000f25c80/19, E_0x600000f25c80/20, E_0x600000f25c80/21, E_0x600000f25c80/22, E_0x600000f25c80/23, E_0x600000f25c80/24;
L_0x600002b73f20 .part L_0x600003160230, 0, 16;
L_0x600002b7bf20 .part L_0x6000031602a0, 0, 16;
L_0x600002b74000 .part L_0x600003160230, 16, 16;
L_0x600002b740a0 .part L_0x6000031602a0, 16, 16;
L_0x600002b74140 .part L_0x600003160230, 32, 16;
L_0x600002b741e0 .part L_0x6000031602a0, 32, 16;
L_0x600002b74280 .part L_0x600003160230, 48, 16;
L_0x600002b74320 .part L_0x6000031602a0, 48, 16;
L_0x600002b743c0 .part L_0x600003160230, 64, 16;
L_0x600002b74460 .part L_0x6000031602a0, 64, 16;
L_0x600002b74500 .part L_0x600003160230, 80, 16;
L_0x600002b745a0 .part L_0x6000031602a0, 80, 16;
L_0x600002b74640 .part L_0x600003160230, 96, 16;
L_0x600002b746e0 .part L_0x6000031602a0, 96, 16;
L_0x600002b74780 .part L_0x600003160230, 112, 16;
L_0x600002b74820 .part L_0x6000031602a0, 112, 16;
L_0x600002b748c0 .part L_0x600003160230, 128, 16;
L_0x600002b74960 .part L_0x6000031602a0, 128, 16;
L_0x600002b74a00 .part L_0x600003160230, 144, 16;
L_0x600002b74b40 .part L_0x6000031602a0, 144, 16;
L_0x600002b74be0 .part L_0x600003160230, 160, 16;
L_0x600002b74aa0 .part L_0x6000031602a0, 160, 16;
L_0x600002b74c80 .part L_0x600003160230, 176, 16;
L_0x600002b74d20 .part L_0x6000031602a0, 176, 16;
L_0x600002b74dc0 .part L_0x600003160230, 192, 16;
L_0x600002b74e60 .part L_0x6000031602a0, 192, 16;
L_0x600002b74f00 .part L_0x600003160230, 208, 16;
L_0x600002b74fa0 .part L_0x6000031602a0, 208, 16;
L_0x600002b75040 .part L_0x600003160230, 224, 16;
L_0x600002b750e0 .part L_0x6000031602a0, 224, 16;
L_0x600002b75180 .part L_0x600003160230, 240, 16;
L_0x600002b75220 .part L_0x6000031602a0, 240, 16;
L_0x600002b752c0 .part v0x60000285c240_0, 120, 8;
L_0x600002b75360 .part v0x60000285c240_0, 112, 8;
L_0x600002b75400 .part v0x60000285c240_0, 107, 5;
L_0x600002b754a0 .part v0x60000285c240_0, 102, 5;
L_0x600002b75540 .part v0x60000285c240_0, 97, 5;
L_0x600002b755e0 .part v0x60000285c240_0, 32, 16;
L_0x600002b75680 .part v0x60000285c240_0, 76, 20;
L_0x600002b75720 .part v0x60000285c240_0, 48, 16;
L_0x600002b757c0 .array/port v0x600002839f80, L_0x600002b75860;
L_0x600002b75860 .concat [ 5 2 0 0], v0x60000283a130_0, L_0x12809a848;
L_0x600002b75900 .array/port v0x600002839f80, L_0x600002b759a0;
L_0x600002b759a0 .concat [ 5 2 0 0], v0x60000283a2e0_0, L_0x12809a890;
L_0x600002b75a40 .cmp/eq 3, v0x600002839cb0_0, L_0x12809a8d8;
S_0x12069c0e0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25cc0 .param/l "i" 1 10 137, +C4<00>;
v0x600002839290_0 .array/port v0x600002839290, 0;
v0x600002839290_1 .array/port v0x600002839290, 1;
v0x600002839290_2 .array/port v0x600002839290, 2;
v0x600002839290_3 .array/port v0x600002839290, 3;
E_0x600000f25d40/0 .event anyedge, v0x600002839290_0, v0x600002839290_1, v0x600002839290_2, v0x600002839290_3;
v0x600002839290_4 .array/port v0x600002839290, 4;
v0x600002839290_5 .array/port v0x600002839290, 5;
v0x600002839290_6 .array/port v0x600002839290, 6;
v0x600002839290_7 .array/port v0x600002839290, 7;
E_0x600000f25d40/1 .event anyedge, v0x600002839290_4, v0x600002839290_5, v0x600002839290_6, v0x600002839290_7;
v0x600002839290_8 .array/port v0x600002839290, 8;
v0x600002839290_9 .array/port v0x600002839290, 9;
v0x600002839290_10 .array/port v0x600002839290, 10;
v0x600002839290_11 .array/port v0x600002839290, 11;
E_0x600000f25d40/2 .event anyedge, v0x600002839290_8, v0x600002839290_9, v0x600002839290_10, v0x600002839290_11;
v0x600002839290_12 .array/port v0x600002839290, 12;
v0x600002839290_13 .array/port v0x600002839290, 13;
v0x600002839290_14 .array/port v0x600002839290, 14;
v0x600002839290_15 .array/port v0x600002839290, 15;
E_0x600000f25d40/3 .event anyedge, v0x600002839290_12, v0x600002839290_13, v0x600002839290_14, v0x600002839290_15;
E_0x600000f25d40 .event/or E_0x600000f25d40/0, E_0x600000f25d40/1, E_0x600000f25d40/2, E_0x600000f25d40/3;
E_0x600000f25d80/0 .event anyedge, v0x600002839dd0_0, v0x600002839170_0, v0x600002839170_1, v0x600002839170_2;
E_0x600000f25d80/1 .event anyedge, v0x600002839170_3, v0x600002839170_4, v0x600002839170_5, v0x600002839170_6;
E_0x600000f25d80/2 .event anyedge, v0x600002839170_7, v0x600002839170_8, v0x600002839170_9, v0x600002839170_10;
E_0x600000f25d80/3 .event anyedge, v0x600002839170_11, v0x600002839170_12, v0x600002839170_13, v0x600002839170_14;
E_0x600000f25d80/4 .event anyedge, v0x600002839170_15, v0x600002839200_0, v0x600002839200_1, v0x600002839200_2;
E_0x600000f25d80/5 .event anyedge, v0x600002839200_3, v0x600002839200_4, v0x600002839200_5, v0x600002839200_6;
E_0x600000f25d80/6 .event anyedge, v0x600002839200_7, v0x600002839200_8, v0x600002839200_9, v0x600002839200_10;
E_0x600000f25d80/7 .event anyedge, v0x600002839200_11, v0x600002839200_12, v0x600002839200_13, v0x600002839200_14;
E_0x600000f25d80/8 .event anyedge, v0x600002839200_15, v0x600002839050_0;
E_0x600000f25d80 .event/or E_0x600000f25d80/0, E_0x600000f25d80/1, E_0x600000f25d80/2, E_0x600000f25d80/3, E_0x600000f25d80/4, E_0x600000f25d80/5, E_0x600000f25d80/6, E_0x600000f25d80/7, E_0x600000f25d80/8;
S_0x12069c250 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25dc0 .param/l "i" 1 10 137, +C4<01>;
S_0x12069c3c0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25e40 .param/l "i" 1 10 137, +C4<010>;
S_0x12069c530 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25ec0 .param/l "i" 1 10 137, +C4<011>;
S_0x12069c6a0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25f80 .param/l "i" 1 10 137, +C4<0100>;
S_0x12069c810 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26000 .param/l "i" 1 10 137, +C4<0101>;
S_0x12069c980 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26080 .param/l "i" 1 10 137, +C4<0110>;
S_0x12069caf0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26100 .param/l "i" 1 10 137, +C4<0111>;
S_0x12069cc60 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f25f40 .param/l "i" 1 10 137, +C4<01000>;
S_0x12069cdd0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f261c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x12069cf40 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26240 .param/l "i" 1 10 137, +C4<01010>;
S_0x12069d0b0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f262c0 .param/l "i" 1 10 137, +C4<01011>;
S_0x12069d220 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26340 .param/l "i" 1 10 137, +C4<01100>;
S_0x12069d390 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f263c0 .param/l "i" 1 10 137, +C4<01101>;
S_0x12069d500 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f26440 .param/l "i" 1 10 137, +C4<01110>;
S_0x12069d670 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x12069bc60;
 .timescale 0 0;
P_0x600000f264c0 .param/l "i" 1 10 137, +C4<01111>;
S_0x12069dc60 .scope task, "load_instr" "load_instr" 3 70, 3 70 0, S_0x1206a8790;
 .timescale -9 -12;
v0x60000283ec70_0 .var "addr", 11 0;
v0x60000283ed00_0 .var "instr", 127 0;
E_0x600000f26a40 .event negedge, v0x600002858090_0;
TD_tb_tpc.load_instr ;
    %wait E_0x600000f26a40;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x60000283ec70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000283fa80_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x60000283ed00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000283fb10_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283fba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283fcc0_0, 0, 1;
    %wait E_0x600000f25080;
T_2.0 ;
    %load/vec4 v0x60000283fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %wait E_0x600000f25080;
    %jmp T_2.0;
T_2.1 ;
    %wait E_0x600000f26a40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283fba0_0, 0, 1;
    %end;
S_0x12069ddd0 .scope task, "run_tpc" "run_tpc" 3 87, 3 87 0, S_0x1206a8790;
 .timescale -9 -12;
v0x60000283ed90_0 .var "pc", 19 0;
TD_tb_tpc.run_tpc ;
    %wait E_0x600000f26a40;
    %load/vec4 v0x60000283ed90_0;
    %store/vec4 v0x600002830480_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028303f0_0, 0, 1;
    %wait E_0x600000f25080;
    %wait E_0x600000f26a40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028303f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028301b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000028302d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x6000028301b0_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %wait E_0x600000f25080;
    %load/vec4 v0x6000028301b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028301b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x120665f80;
T_4 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000285bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285b9f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000285b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000285ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x60000285ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000285ba80_0, 0;
T_4.2 ;
    %load/vec4 v0x60000285c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000285bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x60000285bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000285bb10_0, 0;
T_4.5 ;
    %load/vec4 v0x60000285a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000285b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x60000285b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000285b9f0_0, 0;
T_4.8 ;
    %load/vec4 v0x60000285b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x60000285b720_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x60000285ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000285ba80_0, 0;
T_4.11 ;
    %load/vec4 v0x60000285c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x60000285c360_0;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x60000285bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000285bb10_0, 0;
T_4.14 ;
    %load/vec4 v0x60000285ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x60000285aa30_0;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x60000285b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000285b9f0_0, 0;
T_4.17 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120665f80;
T_5 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000285bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000285b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000285af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000285b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000285c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000285a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285a760_0, 0;
    %fork t_1, S_0x12066c1c0;
    %jmp t_0;
    .scope S_0x12066c1c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002859440_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002859440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002859440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002859440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285b330, 0, 4;
    %load/vec4 v0x600002859440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002859440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x120665f80;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000285b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x60000285b720_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285b840_0, 0;
T_5.4 ;
    %load/vec4 v0x60000285c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x60000285c360_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285c480_0, 0;
T_5.7 ;
    %load/vec4 v0x60000285ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x60000285aa30_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ab50_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285b0f0_0, 0;
    %load/vec4 v0x60000285bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.24;
T_5.13 ;
    %load/vec4 v0x60000285bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v0x60000285bcc0_0;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.25 ;
    %jmp T_5.24;
T_5.14 ;
    %load/vec4 v0x60000285b960_0;
    %assign/vec4 v0x60000285af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.24;
T_5.15 ;
    %load/vec4 v0x60000285b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x60000285afd0_0;
    %assign/vec4 v0x60000285b210_0, 0;
    %load/vec4 v0x60000285afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000285a6d0_0, 0;
    %load/vec4 v0x60000285afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000285a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.27 ;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x60000285a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.29 ;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.34 ;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.40, 5;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285b450, 0, 4;
    %load/vec4 v0x60000285b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285b330, 0, 4;
    %load/vec4 v0x60000285b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.41 ;
    %jmp T_5.39;
T_5.35 ;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.42, 5;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000285b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000285b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285b330, 0, 4;
    %load/vec4 v0x60000285b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000285b450, 4;
    %assign/vec4 v0x60000285b960_0, 0;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0x60000285b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
T_5.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.43;
T_5.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.43 ;
    %jmp T_5.39;
T_5.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.39;
T_5.37 ;
    %load/vec4 v0x60000285a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.46 ;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.17 ;
    %load/vec4 v0x60000285a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.48 ;
    %jmp T_5.24;
T_5.18 ;
    %load/vec4 v0x60000285a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v0x60000285b210_0;
    %assign/vec4 v0x60000285b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285b840_0, 0;
    %load/vec4 v0x60000285b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.55 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v0x60000285b210_0;
    %assign/vec4 v0x60000285c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285c480_0, 0;
    %load/vec4 v0x60000285c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.57 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x60000285b210_0;
    %assign/vec4 v0x60000285a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000285ab50_0, 0;
    %load/vec4 v0x60000285aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.59 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.19 ;
    %load/vec4 v0x60000285a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
    %jmp T_5.66;
T_5.61 ;
    %load/vec4 v0x60000285b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.67, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.67 ;
    %jmp T_5.66;
T_5.62 ;
    %load/vec4 v0x60000285c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.69, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.69 ;
    %jmp T_5.66;
T_5.63 ;
    %load/vec4 v0x60000285a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.71, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.71 ;
    %jmp T_5.66;
T_5.64 ;
    %load/vec4 v0x60000285a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.73, 8;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.73 ;
    %jmp T_5.66;
T_5.66 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.20 ;
    %load/vec4 v0x60000285be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285c090_0, 0;
    %load/vec4 v0x60000285b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.75 ;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x60000285bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.77, 8;
    %load/vec4 v0x60000285bcc0_0;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.77 ;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v0x60000285bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000285ad90_0, 0;
    %load/vec4 v0x60000285bcc0_0;
    %assign/vec4 v0x60000285b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000285b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000285bd50_0, 0;
T_5.79 ;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12067bf00;
T_6 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285c870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002844750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028447e0, 4;
    %assign/vec4 v0x60000285c870_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x120677260;
T_7 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285cab0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000285cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000285cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ca20, 0, 4;
    %load/vec4 v0x60000285cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285cab0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285cb40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002844750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285cab0_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000285cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000285cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285ca20, 4;
    %ix/getv/s 3, v0x60000285cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ca20, 0, 4;
    %load/vec4 v0x60000285cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285cab0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000285ca20, 4;
    %assign/vec4 v0x60000285cb40_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1206725c0;
T_8 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285cd80_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x60000285cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000285cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ccf0, 0, 4;
    %load/vec4 v0x60000285cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285cd80_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285ce10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002844750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285cd80_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x60000285cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.7, 5;
    %load/vec4 v0x60000285cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285ccf0, 4;
    %ix/getv/s 3, v0x60000285cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285ccf0, 0, 4;
    %load/vec4 v0x60000285cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285cd80_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000285ccf0, 4;
    %assign/vec4 v0x60000285ce10_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12066d920;
T_9 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285d050_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x60000285d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000285d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285cfc0, 0, 4;
    %load/vec4 v0x60000285d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285d050_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285d0e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002844750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028447e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285d050_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x60000285d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x60000285d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285cfc0, 4;
    %ix/getv/s 3, v0x60000285d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285cfc0, 0, 4;
    %load/vec4 v0x60000285d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285d050_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000285cfc0, 4;
    %assign/vec4 v0x60000285d0e0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x120619c40;
T_10 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000285db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000285db00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60000285d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60000285dcb0_0;
    %assign/vec4 v0x60000285dd40_0, 0;
T_10.2 ;
    %load/vec4 v0x60000285d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x60000285d560_0;
    %assign/vec4 v0x60000285d680_0, 0;
    %load/vec4 v0x60000285d680_0;
    %assign/vec4 v0x60000285d5f0_0, 0;
    %load/vec4 v0x60000285d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x60000285d9e0_0;
    %assign/vec4 v0x60000285db00_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x60000285da70_0;
    %load/vec4 v0x60000285d9e0_0;
    %add;
    %assign/vec4 v0x60000285db00_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12061c0a0;
T_11 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000285f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000285eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000285f060_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000285ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x60000285f210_0;
    %assign/vec4 v0x60000285f2a0_0, 0;
T_11.2 ;
    %load/vec4 v0x60000285ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x60000285eac0_0;
    %assign/vec4 v0x60000285ebe0_0, 0;
    %load/vec4 v0x60000285ebe0_0;
    %assign/vec4 v0x60000285eb50_0, 0;
    %load/vec4 v0x60000285ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x60000285ef40_0;
    %assign/vec4 v0x60000285f060_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x60000285efd0_0;
    %load/vec4 v0x60000285ef40_0;
    %add;
    %assign/vec4 v0x60000285f060_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12060ff40;
T_12 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028506c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002850870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028501b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002850120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002850630_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000028503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000028507e0_0;
    %assign/vec4 v0x600002850870_0, 0;
T_12.2 ;
    %load/vec4 v0x600002850360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002850090_0;
    %assign/vec4 v0x6000028501b0_0, 0;
    %load/vec4 v0x6000028501b0_0;
    %assign/vec4 v0x600002850120_0, 0;
    %load/vec4 v0x600002850240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002850510_0;
    %assign/vec4 v0x600002850630_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000028505a0_0;
    %load/vec4 v0x600002850510_0;
    %add;
    %assign/vec4 v0x600002850630_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x120604b10;
T_13 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002851c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002851dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002851710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002851680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002851b90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002851950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002851d40_0;
    %assign/vec4 v0x600002851dd0_0, 0;
T_13.2 ;
    %load/vec4 v0x6000028518c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000028515f0_0;
    %assign/vec4 v0x600002851710_0, 0;
    %load/vec4 v0x600002851710_0;
    %assign/vec4 v0x600002851680_0, 0;
    %load/vec4 v0x6000028517a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002851a70_0;
    %assign/vec4 v0x600002851b90_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002851b00_0;
    %load/vec4 v0x600002851a70_0;
    %add;
    %assign/vec4 v0x600002851b90_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x120616270;
T_14 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002853180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002853330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002852c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002852be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028530f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002852eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000028532a0_0;
    %assign/vec4 v0x600002853330_0, 0;
T_14.2 ;
    %load/vec4 v0x600002852e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002852b50_0;
    %assign/vec4 v0x600002852c70_0, 0;
    %load/vec4 v0x600002852c70_0;
    %assign/vec4 v0x600002852be0_0, 0;
    %load/vec4 v0x600002852d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002852fd0_0;
    %assign/vec4 v0x6000028530f0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002853060_0;
    %load/vec4 v0x600002852fd0_0;
    %add;
    %assign/vec4 v0x6000028530f0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x120698400;
T_15 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002854750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002854900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002854240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028541b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028546c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002854480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002854870_0;
    %assign/vec4 v0x600002854900_0, 0;
T_15.2 ;
    %load/vec4 v0x6000028543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002854120_0;
    %assign/vec4 v0x600002854240_0, 0;
    %load/vec4 v0x600002854240_0;
    %assign/vec4 v0x6000028541b0_0, 0;
    %load/vec4 v0x6000028542d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000028545a0_0;
    %assign/vec4 v0x6000028546c0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002854630_0;
    %load/vec4 v0x6000028545a0_0;
    %add;
    %assign/vec4 v0x6000028546c0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x120692a40;
T_16 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002855cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002855e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028557a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002855710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002855c20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000028559e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002855dd0_0;
    %assign/vec4 v0x600002855e60_0, 0;
T_16.2 ;
    %load/vec4 v0x600002855950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002855680_0;
    %assign/vec4 v0x6000028557a0_0, 0;
    %load/vec4 v0x6000028557a0_0;
    %assign/vec4 v0x600002855710_0, 0;
    %load/vec4 v0x600002855830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002855b00_0;
    %assign/vec4 v0x600002855c20_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002855b90_0;
    %load/vec4 v0x600002855b00_0;
    %add;
    %assign/vec4 v0x600002855c20_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1206903f0;
T_17 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002857210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028573c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002856d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002856c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002857180_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002856f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002857330_0;
    %assign/vec4 v0x6000028573c0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002856eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002856be0_0;
    %assign/vec4 v0x600002856d00_0, 0;
    %load/vec4 v0x600002856d00_0;
    %assign/vec4 v0x600002856c70_0, 0;
    %load/vec4 v0x600002856d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002857060_0;
    %assign/vec4 v0x600002857180_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000028570f0_0;
    %load/vec4 v0x600002857060_0;
    %add;
    %assign/vec4 v0x600002857180_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12068b5e0;
T_18 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028487e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002848990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028482d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002848240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002848750_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002848510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002848900_0;
    %assign/vec4 v0x600002848990_0, 0;
T_18.2 ;
    %load/vec4 v0x600002848480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000028481b0_0;
    %assign/vec4 v0x6000028482d0_0, 0;
    %load/vec4 v0x6000028482d0_0;
    %assign/vec4 v0x600002848240_0, 0;
    %load/vec4 v0x600002848360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002848630_0;
    %assign/vec4 v0x600002848750_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000028486c0_0;
    %load/vec4 v0x600002848630_0;
    %add;
    %assign/vec4 v0x600002848750_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x120688f90;
T_19 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002849d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002849ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002849830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028497a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002849cb0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002849a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002849e60_0;
    %assign/vec4 v0x600002849ef0_0, 0;
T_19.2 ;
    %load/vec4 v0x6000028499e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002849710_0;
    %assign/vec4 v0x600002849830_0, 0;
    %load/vec4 v0x600002849830_0;
    %assign/vec4 v0x6000028497a0_0, 0;
    %load/vec4 v0x6000028498c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002849b90_0;
    %assign/vec4 v0x600002849cb0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002849c20_0;
    %load/vec4 v0x600002849b90_0;
    %add;
    %assign/vec4 v0x600002849cb0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x120686940;
T_20 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000284b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000284b210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000284afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000284b3c0_0;
    %assign/vec4 v0x60000284b450_0, 0;
T_20.2 ;
    %load/vec4 v0x60000284af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000284ac70_0;
    %assign/vec4 v0x60000284ad90_0, 0;
    %load/vec4 v0x60000284ad90_0;
    %assign/vec4 v0x60000284ad00_0, 0;
    %load/vec4 v0x60000284ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000284b0f0_0;
    %assign/vec4 v0x60000284b210_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000284b180_0;
    %load/vec4 v0x60000284b0f0_0;
    %add;
    %assign/vec4 v0x60000284b210_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1206842f0;
T_21 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000284c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000284c7e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000284c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000284c990_0;
    %assign/vec4 v0x60000284ca20_0, 0;
T_21.2 ;
    %load/vec4 v0x60000284c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000284c240_0;
    %assign/vec4 v0x60000284c360_0, 0;
    %load/vec4 v0x60000284c360_0;
    %assign/vec4 v0x60000284c2d0_0, 0;
    %load/vec4 v0x60000284c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000284c6c0_0;
    %assign/vec4 v0x60000284c7e0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000284c750_0;
    %load/vec4 v0x60000284c6c0_0;
    %add;
    %assign/vec4 v0x60000284c7e0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x120681e10;
T_22 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000284ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000284dd40_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x60000284db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x60000284def0_0;
    %assign/vec4 v0x60000284df80_0, 0;
T_22.2 ;
    %load/vec4 v0x60000284da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x60000284d7a0_0;
    %assign/vec4 v0x60000284d8c0_0, 0;
    %load/vec4 v0x60000284d8c0_0;
    %assign/vec4 v0x60000284d830_0, 0;
    %load/vec4 v0x60000284d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x60000284dc20_0;
    %assign/vec4 v0x60000284dd40_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x60000284dcb0_0;
    %load/vec4 v0x60000284dc20_0;
    %add;
    %assign/vec4 v0x60000284dd40_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12067f7c0;
T_23 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000284f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000284ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000284f2a0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60000284f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x60000284f450_0;
    %assign/vec4 v0x60000284f4e0_0, 0;
T_23.2 ;
    %load/vec4 v0x60000284efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x60000284ed00_0;
    %assign/vec4 v0x60000284ee20_0, 0;
    %load/vec4 v0x60000284ee20_0;
    %assign/vec4 v0x60000284ed90_0, 0;
    %load/vec4 v0x60000284eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x60000284f180_0;
    %assign/vec4 v0x60000284f2a0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x60000284f210_0;
    %load/vec4 v0x60000284f180_0;
    %add;
    %assign/vec4 v0x60000284f2a0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x12067d170;
T_24 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002840900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002840ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028403f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002840360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002840870_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002840630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600002840a20_0;
    %assign/vec4 v0x600002840ab0_0, 0;
T_24.2 ;
    %load/vec4 v0x6000028405a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x6000028402d0_0;
    %assign/vec4 v0x6000028403f0_0, 0;
    %load/vec4 v0x6000028403f0_0;
    %assign/vec4 v0x600002840360_0, 0;
    %load/vec4 v0x600002840480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600002840750_0;
    %assign/vec4 v0x600002840870_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x6000028407e0_0;
    %load/vec4 v0x600002840750_0;
    %add;
    %assign/vec4 v0x600002840870_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x120675e80;
T_25 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002841e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002842010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002841950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028418c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002841dd0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002841b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600002841f80_0;
    %assign/vec4 v0x600002842010_0, 0;
T_25.2 ;
    %load/vec4 v0x600002841b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600002841830_0;
    %assign/vec4 v0x600002841950_0, 0;
    %load/vec4 v0x600002841950_0;
    %assign/vec4 v0x6000028418c0_0, 0;
    %load/vec4 v0x6000028419e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600002841cb0_0;
    %assign/vec4 v0x600002841dd0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x600002841d40_0;
    %load/vec4 v0x600002841cb0_0;
    %add;
    %assign/vec4 v0x600002841dd0_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12068f180;
T_26 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285c5a0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000285c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000285c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c510, 0, 4;
    %load/vec4 v0x60000285c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c5a0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002844360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285c5a0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000285c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000285c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285c510, 4;
    %ix/getv/s 3, v0x60000285c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c510, 0, 4;
    %load/vec4 v0x60000285c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c5a0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x12068a4e0;
T_27 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285c6c0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x60000285c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000285c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c630, 0, 4;
    %load/vec4 v0x60000285c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c6c0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002844360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285c6c0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x60000285c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x60000285c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285c630, 4;
    %ix/getv/s 3, v0x60000285c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c630, 0, 4;
    %load/vec4 v0x60000285c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c6c0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x120685840;
T_28 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000285c7e0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x60000285c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000285c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c750, 0, 4;
    %load/vec4 v0x60000285c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c7e0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002844360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028443f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000285c7e0_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x60000285c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x60000285c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000285c750, 4;
    %ix/getv/s 3, v0x60000285c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000285c750, 0, 4;
    %load/vec4 v0x60000285c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000285c7e0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x120696020;
T_29 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028446c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002844990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002844090_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002844a20_0;
    %assign/vec4 v0x600002844990_0, 0;
    %load/vec4 v0x600002844120_0;
    %assign/vec4 v0x600002844090_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x120696020;
T_30 ;
    %wait E_0x600000f22b40;
    %load/vec4 v0x600002844990_0;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %load/vec4 v0x600002844090_0;
    %store/vec4 v0x600002844120_0, 0, 16;
    %load/vec4 v0x600002844990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.0 ;
    %load/vec4 v0x600002844900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x600002844bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
T_30.6 ;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x600002844bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
T_30.10 ;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x600002844090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
    %load/vec4 v0x600002843e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002844090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
T_30.12 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x600002844090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
    %load/vec4 v0x6000028442d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002844090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002844120_0, 0, 16;
T_30.14 ;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002844a20_0, 0, 3;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x12069c0e0;
T_31 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x12069c0e0;
T_32 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12069c250;
T_33 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x12069c250;
T_34 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x12069c3c0;
T_35 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12069c3c0;
T_36 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12069c530;
T_37 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x12069c530;
T_38 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12069c6a0;
T_39 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12069c6a0;
T_40 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x12069c810;
T_41 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12069c810;
T_42 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12069c980;
T_43 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x12069c980;
T_44 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12069caf0;
T_45 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12069caf0;
T_46 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x12069cc60;
T_47 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12069cc60;
T_48 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12069cdd0;
T_49 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12069cdd0;
T_50 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x12069cf40;
T_51 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12069cf40;
T_52 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x12069d0b0;
T_53 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12069d0b0;
T_54 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x12069d220;
T_55 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12069d220;
T_56 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12069d390;
T_57 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12069d390;
T_58 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12069d500;
T_59 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x12069d500;
T_60 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12069d670;
T_61 ;
    %wait E_0x600000f25d80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600002839050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002839290, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x12069d670;
T_62 ;
    %wait E_0x600000f25d40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002838990_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x12069bc60;
T_63 ;
    %wait E_0x600000f25c80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028390e0_0, 0, 32;
T_63.0 ;
    %load/vec4 v0x6000028390e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_63.1, 5;
    %ix/getv/s 4, v0x6000028390e0_0;
    %load/vec4a v0x600002839170, 4;
    %ix/getv/s 4, v0x6000028390e0_0;
    %store/vec4a v0x600002839560, 4, 0;
    %load/vec4 v0x6000028390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028390e0_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002839c20_0, 0, 32;
T_63.2 ;
    %load/vec4 v0x600002839c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_63.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028390e0_0, 0, 32;
T_63.4 ;
    %load/vec4 v0x6000028390e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002839c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_63.5, 5;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %load/vec4 v0x600002839c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002839560, 4, 0;
    %jmp T_63.10;
T_63.6 ;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %add;
    %load/vec4 v0x600002839c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002839560, 4, 0;
    %jmp T_63.10;
T_63.7 ;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.11, 8;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %jmp/1 T_63.12, 8;
T_63.11 ; End of true expr.
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %jmp/0 T_63.12, 8;
 ; End of false expr.
    %blend;
T_63.12;
    %load/vec4 v0x600002839c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002839560, 4, 0;
    %jmp T_63.10;
T_63.8 ;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.13, 8;
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %jmp/1 T_63.14, 8;
T_63.13 ; End of true expr.
    %load/vec4 v0x600002839c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002839560, 4;
    %jmp/0 T_63.14, 8;
 ; End of false expr.
    %blend;
T_63.14;
    %load/vec4 v0x600002839c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028390e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002839560, 4, 0;
    %jmp T_63.10;
T_63.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000028390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028390e0_0, 0, 32;
    %jmp T_63.4;
T_63.5 ;
    %load/vec4 v0x600002839c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002839c20_0, 0, 32;
    %jmp T_63.2;
T_63.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002839560, 4;
    %store/vec4 v0x6000028394d0_0, 0, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x12069bc60;
T_64 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x6000028395f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002838c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002838f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002838900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002839b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028398c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002838ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002839dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002839ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000283a130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000283a2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002839050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000028393b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002838e10_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002839b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028398c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002838ea0_0, 0;
    %load/vec4 v0x600002839cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.10;
T_64.2 ;
    %load/vec4 v0x600002838cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.11, 8;
    %load/vec4 v0x600002838ab0_0;
    %assign/vec4 v0x600002838c60_0, 0;
    %load/vec4 v0x600002839d40_0;
    %assign/vec4 v0x600002839dd0_0, 0;
    %load/vec4 v0x600002839e60_0;
    %assign/vec4 v0x600002839ef0_0, 0;
    %load/vec4 v0x60000283a010_0;
    %assign/vec4 v0x60000283a130_0, 0;
    %load/vec4 v0x60000283a1c0_0;
    %assign/vec4 v0x60000283a2e0_0, 0;
    %load/vec4 v0x600002838fc0_0;
    %assign/vec4 v0x600002839050_0, 0;
    %load/vec4 v0x600002839320_0;
    %assign/vec4 v0x6000028393b0_0, 0;
    %load/vec4 v0x600002838d80_0;
    %assign/vec4 v0x600002838e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
T_64.11 ;
    %jmp T_64.10;
T_64.3 ;
    %load/vec4 v0x600002838e10_0;
    %assign/vec4 v0x600002838f30_0, 0;
    %load/vec4 v0x6000028393b0_0;
    %assign/vec4 v0x600002838900_0, 0;
    %load/vec4 v0x600002839dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_64.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028398c0_0, 0;
    %load/vec4 v0x6000028393b0_0;
    %assign/vec4 v0x600002839710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002839b90_0, 0;
    %load/vec4 v0x6000028393b0_0;
    %assign/vec4 v0x600002839710_0, 0;
    %load/vec4 v0x60000283a0a0_0;
    %assign/vec4 v0x600002839a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.19;
T_64.19 ;
    %pop/vec4 1;
    %jmp T_64.10;
T_64.4 ;
    %load/vec4 v0x600002838990_0;
    %load/vec4 v0x600002839ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002839f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.10;
T_64.5 ;
    %load/vec4 v0x600002839950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %load/vec4 v0x600002839dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_64.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.23;
T_64.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
T_64.23 ;
T_64.20 ;
    %jmp T_64.10;
T_64.6 ;
    %load/vec4 v0x6000028397a0_0;
    %load/vec4 v0x600002839ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002839f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.10;
T_64.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000028394d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002839ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002839f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.10;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002838ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002839cb0_0, 0;
    %jmp T_64.10;
T_64.10 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12069b210;
T_65 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x600002858cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002858b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000028583f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000028587e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002858630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000028586c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002858900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002858990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002858480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002858e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002859170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002859290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002858fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002867450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002867060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002867570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002867180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002867cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028606c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002858510_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002859290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002858fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002858510_0, 0;
    %load/vec4 v0x600002859320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_65.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_65.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_65.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_65.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.17;
T_65.2 ;
    %load/vec4 v0x6000028582d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.18, 8;
    %load/vec4 v0x6000028593b0_0;
    %assign/vec4 v0x600002858b40_0, 0;
    %load/vec4 v0x6000028585a0_0;
    %assign/vec4 v0x600002858630_0, 0;
    %load/vec4 v0x600002858870_0;
    %assign/vec4 v0x600002858900_0, 0;
    %load/vec4 v0x600002858000_0;
    %assign/vec4 v0x600002858c60_0, 0;
    %load/vec4 v0x600002860630_0;
    %assign/vec4 v0x6000028583f0_0, 0;
    %load/vec4 v0x600002858750_0;
    %assign/vec4 v0x6000028587e0_0, 0;
    %load/vec4 v0x600002858a20_0;
    %assign/vec4 v0x600002858ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.18 ;
    %jmp T_65.17;
T_65.3 ;
    %load/vec4 v0x600002858630_0;
    %assign/vec4 v0x6000028586c0_0, 0;
    %load/vec4 v0x600002858900_0;
    %assign/vec4 v0x600002858990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858360_0, 0;
    %load/vec4 v0x600002858b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.23;
T_65.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.23;
T_65.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.23;
T_65.23 ;
    %pop/vec4 1;
    %jmp T_65.17;
T_65.4 ;
    %load/vec4 v0x6000028586c0_0;
    %assign/vec4 v0x600002867060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002867180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002867330_0, 0;
    %load/vec4 v0x600002867210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.26, 9;
    %load/vec4 v0x600002867330_0;
    %and;
T_65.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002867b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.24 ;
    %jmp T_65.17;
T_65.5 ;
    %load/vec4 v0x600002867ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.29, 9;
    %load/vec4 v0x600002867b10_0;
    %and;
T_65.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.27, 8;
    %load/vec4 v0x600002867960_0;
    %assign/vec4 v0x600002858480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.27 ;
    %jmp T_65.17;
T_65.6 ;
    %load/vec4 v0x600002858990_0;
    %assign/vec4 v0x600002858e10_0, 0;
    %load/vec4 v0x600002858480_0;
    %assign/vec4 v0x600002859170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002859290_0, 0;
    %load/vec4 v0x600002859050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.30 ;
    %jmp T_65.17;
T_65.7 ;
    %load/vec4 v0x600002858990_0;
    %assign/vec4 v0x600002858e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002858fc0_0, 0;
    %load/vec4 v0x600002859050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.32 ;
    %jmp T_65.17;
T_65.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.17;
T_65.9 ;
    %load/vec4 v0x600002858ea0_0;
    %assign/vec4 v0x600002858480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.17;
T_65.10 ;
    %load/vec4 v0x6000028586c0_0;
    %assign/vec4 v0x600002867450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002867570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002867720_0, 0;
    %load/vec4 v0x600002867600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.36, 9;
    %load/vec4 v0x600002867720_0;
    %and;
T_65.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.34 ;
    %jmp T_65.17;
T_65.11 ;
    %load/vec4 v0x600002858480_0;
    %assign/vec4 v0x600002867cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002867de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028606c0_0, 0;
    %load/vec4 v0x600002867e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.39, 9;
    %load/vec4 v0x6000028606c0_0;
    %and;
T_65.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028606c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002867de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.37 ;
    %jmp T_65.17;
T_65.12 ;
    %load/vec4 v0x6000028678d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
T_65.40 ;
    %jmp T_65.17;
T_65.13 ;
    %load/vec4 v0x600002858360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002858360_0, 0;
    %load/vec4 v0x6000028586c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000028586c0_0, 0;
    %load/vec4 v0x600002858990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002858990_0, 0;
    %load/vec4 v0x6000028583f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002858360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.43;
T_65.42 ;
    %load/vec4 v0x600002858b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.47;
T_65.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.47;
T_65.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.47;
T_65.47 ;
    %pop/vec4 1;
T_65.43 ;
    %jmp T_65.17;
T_65.14 ;
    %load/vec4 v0x600002858bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002858bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002858360_0, 0;
    %load/vec4 v0x600002858c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002858bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.49;
T_65.48 ;
    %load/vec4 v0x600002858630_0;
    %load/vec4 v0x600002858bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000028587e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000028586c0_0, 0;
    %load/vec4 v0x600002858900_0;
    %load/vec4 v0x600002858bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002858ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002858990_0, 0;
    %load/vec4 v0x600002858b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.53;
T_65.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
T_65.49 ;
    %jmp T_65.17;
T_65.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002858510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002859320_0, 0;
    %jmp T_65.17;
T_65.17 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x12066b120;
T_66 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x6000028450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002845050_0;
    %load/vec4 v0x600002844cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002844ea0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002844fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002844cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002844ea0, 4;
    %assign/vec4 v0x600002844f30_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12066b120;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002844e10_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002844e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002844e10_0;
    %store/vec4a v0x600002844ea0, 4, 0;
    %load/vec4 v0x600002844e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002844e10_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x12066b400;
T_68 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x6000028455f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002845560_0;
    %load/vec4 v0x600002845200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028453b0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000028454d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002845200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000028453b0, 4;
    %assign/vec4 v0x600002845440_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12066b400;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002845320_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002845320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002845320_0;
    %store/vec4a v0x6000028453b0, 4, 0;
    %load/vec4 v0x600002845320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002845320_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x1206a1580;
T_70 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x600002845b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002845a70_0;
    %load/vec4 v0x600002845710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028458c0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000028459e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002845710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000028458c0, 4;
    %assign/vec4 v0x600002845950_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x1206a1580;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002845830_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002845830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002845830_0;
    %store/vec4a v0x6000028458c0, 4, 0;
    %load/vec4 v0x600002845830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002845830_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x12069b610;
T_72 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x600002846010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600002845f80_0;
    %load/vec4 v0x600002845c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002845dd0, 0, 4;
T_72.0 ;
    %load/vec4 v0x600002845ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600002845c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002845dd0, 4;
    %assign/vec4 v0x600002845e60_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x12069b610;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002845d40_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002845d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002845d40_0;
    %store/vec4a v0x600002845dd0, 4, 0;
    %load/vec4 v0x600002845d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002845d40_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x12069ae80;
T_74 ;
    %wait E_0x600000f24f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028462e0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x6000028462e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x600002847960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0x6000028466d0_0;
    %pad/u 32;
    %load/vec4 v0x6000028462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847c30_0, 4, 1;
    %load/vec4 v0x600002847450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.3, 8;
    %load/vec4 v0x600002846520_0;
    %pad/u 32;
    %load/vec4 v0x6000028462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.3;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847b10_0, 4, 1;
    %load/vec4 v0x600002847720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.4, 8;
    %load/vec4 v0x600002846640_0;
    %pad/u 32;
    %load/vec4 v0x6000028462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.4;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847ba0_0, 4, 1;
    %load/vec4 v0x6000028381b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.6, 8;
    %load/vec4 v0x600002838000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.6;
    %flag_get/vec4 8;
    %jmp/0 T_74.5, 8;
    %load/vec4 v0x600002846910_0;
    %pad/u 32;
    %load/vec4 v0x6000028462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.5;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847cc0_0, 4, 1;
    %load/vec4 v0x600002846f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.8, 8;
    %load/vec4 v0x600002846d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.8;
    %flag_get/vec4 8;
    %jmp/0 T_74.7, 8;
    %load/vec4 v0x600002846400_0;
    %pad/u 32;
    %load/vec4 v0x6000028462e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.7;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847a80_0, 4, 1;
    %load/vec4 v0x6000028462e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028462e0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x12069ae80;
T_75 ;
    %wait E_0x600000f24f00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028462e0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x6000028462e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_75.1, 5;
    %load/vec4 v0x600002847c30_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847180_0, 4, 1;
    %load/vec4 v0x600002847b10_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0x600002847c30_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.2;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847060_0, 4, 1;
    %load/vec4 v0x600002847ba0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v0x600002847c30_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.3, 8;
    %load/vec4 v0x600002847b10_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.3;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x6000028470f0_0, 4, 1;
    %load/vec4 v0x600002847cc0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.7, 10;
    %load/vec4 v0x600002847c30_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.6, 9;
    %load/vec4 v0x600002847b10_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.5, 8;
    %load/vec4 v0x600002847ba0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.5;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002847210_0, 4, 1;
    %load/vec4 v0x600002847a80_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.11, 11;
    %load/vec4 v0x600002847c30_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.10, 10;
    %load/vec4 v0x600002847b10_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.9, 9;
    %load/vec4 v0x600002847ba0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.8, 8;
    %load/vec4 v0x600002847cc0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.8;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846fd0_0, 4, 1;
    %load/vec4 v0x600002847180_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.12, 8;
    %load/vec4 v0x6000028383f0_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
    %jmp T_75.13;
T_75.12 ;
    %load/vec4 v0x600002847060_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %load/vec4 v0x6000028382d0_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
    %jmp T_75.15;
T_75.14 ;
    %load/vec4 v0x6000028470f0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %load/vec4 v0x600002838360_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %load/vec4 v0x600002847690_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
    %jmp T_75.17;
T_75.16 ;
    %load/vec4 v0x600002847210_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.18, 8;
    %load/vec4 v0x600002838480_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %load/vec4 v0x600002838120_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %load/vec4 v0x6000028381b0_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %load/vec4 v0x600002838000_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
    %jmp T_75.19;
T_75.18 ;
    %load/vec4 v0x600002846fd0_0;
    %load/vec4 v0x6000028462e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x600002838240_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %load/vec4 v0x600002846eb0_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %load/vec4 v0x600002846f40_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %load/vec4 v0x600002846d90_0;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
    %jmp T_75.21;
T_75.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4a v0x600002846a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000028462e0_0;
    %store/vec4 v0x600002846880_0, 4, 1;
T_75.21 ;
T_75.19 ;
T_75.17 ;
T_75.15 ;
T_75.13 ;
    %load/vec4 v0x6000028462e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028462e0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x12069ae80;
T_76 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x6000028466d0_0;
    %assign/vec4 v0x600002846760_0, 0;
    %load/vec4 v0x600002846520_0;
    %assign/vec4 v0x6000028465b0_0, 0;
    %load/vec4 v0x600002846910_0;
    %assign/vec4 v0x6000028469a0_0, 0;
    %load/vec4 v0x600002846400_0;
    %assign/vec4 v0x600002846490_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12069ae80;
T_77 ;
    %wait E_0x600000f24e80;
    %load/vec4 v0x600002846760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028467f0, 4;
    %store/vec4 v0x6000028478d0_0, 0, 256;
    %load/vec4 v0x6000028465b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028467f0, 4;
    %store/vec4 v0x6000028473c0_0, 0, 256;
    %load/vec4 v0x6000028469a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028467f0, 4;
    %store/vec4 v0x600002847f00_0, 0, 256;
    %load/vec4 v0x600002846490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028467f0, 4;
    %store/vec4 v0x600002846d00_0, 0, 256;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x1206aa950;
T_78 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000283e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000283c360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283c3f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x60000283c6c0_0;
    %assign/vec4 v0x60000283c3f0_0, 0;
    %load/vec4 v0x60000283c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x60000283c5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x60000283c2d0, 4;
    %assign/vec4 v0x60000283c360_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1206aa950;
T_79 ;
    %wait E_0x600000f25080;
    %load/vec4 v0x60000283dd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.3, 10;
    %load/vec4 v0x60000283dcb0_0;
    %and;
T_79.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x60000283dc20_0;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x60000283db90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000283db00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000283c2d0, 0, 4;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1206aa950;
T_80 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000283e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283ebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000283eb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283b180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283d680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000283b060_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x60000283d710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000283ebe0_0, 0;
    %load/vec4 v0x60000283ce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000283eb50_0, 0;
    %load/vec4 v0x60000283d710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000283b0f0_0, 0;
    %load/vec4 v0x60000283b0f0_0;
    %assign/vec4 v0x60000283b180_0, 0;
    %load/vec4 v0x60000283d5f0_0;
    %assign/vec4 v0x60000283d680_0, 0;
    %load/vec4 v0x60000283cab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x60000283b060_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x1206aa950;
T_81 ;
    %wait E_0x600000f22240;
    %load/vec4 v0x60000283e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000283cea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000283d3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000283ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000283d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283cf30_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283cf30_0, 0;
    %load/vec4 v0x60000283e370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.5, 10;
    %load/vec4 v0x60000283d200_0;
    %and;
T_81.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x60000283d710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_81.6, 4;
    %load/vec4 v0x60000283d710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.6;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x60000283d3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000283d3b0_0, 0;
T_81.2 ;
    %load/vec4 v0x60000283d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.11, 6;
    %jmp T_81.12;
T_81.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000283d440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000283d3b0_0, 0;
    %load/vec4 v0x60000283c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000283d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000283ce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
T_81.13 ;
    %jmp T_81.12;
T_81.8 ;
    %load/vec4 v0x60000283d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.15, 8;
    %load/vec4 v0x60000283ce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000283ce10_0, 0;
    %load/vec4 v0x60000283ce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000283d5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000283cea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
T_81.17 ;
T_81.15 ;
    %jmp T_81.12;
T_81.9 ;
    %load/vec4 v0x60000283cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.19, 8;
    %load/vec4 v0x60000283cea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000283cea0_0, 0;
T_81.19 ;
    %load/vec4 v0x60000283e250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
T_81.21 ;
    %jmp T_81.12;
T_81.10 ;
    %load/vec4 v0x60000283d3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
T_81.23 ;
    %jmp T_81.12;
T_81.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000283cf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000283d710_0, 0;
    %jmp T_81.12;
T_81.12 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1206a8790;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002830000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028303f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002830480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002830090_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000283fb10_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000283fa80_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283fba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283fe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283f180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283ef40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000283f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283f3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000283f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000283f330_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000283f450_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
    %end;
    .thread T_82, $init;
    .scope S_0x1206a8790;
T_83 ;
    %delay 5000, 0;
    %load/vec4 v0x60000283f8d0_0;
    %inv;
    %store/vec4 v0x60000283f8d0_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1206a8790;
T_84 ;
    %vpi_call/w 3 105 "$display", "\000" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\221           TPC Integration Testbench                        \342\225\221" {0 0 0};
    %vpi_call/w 3 108 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002830000_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 113 "$display", "\000" {0 0 0};
    %vpi_call/w 3 114 "$display", "[TEST 1] Reset State" {0 0 0};
    %load/vec4 v0x600002830240_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_84.4, 11;
    %load/vec4 v0x6000028302d0_0;
    %nor/r;
    %and;
T_84.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.3, 10;
    %load/vec4 v0x600002830360_0;
    %nor/r;
    %and;
T_84.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x60000283fc30_0;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call/w 3 115 "$display", "  PASS: TPC idle" {0 0 0};
    %jmp T_84.1;
T_84.0 ;
    %vpi_call/w 3 116 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
T_84.1 ;
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "[TEST 2] Load Instructions via NoC" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %vpi_call/w 3 124 "$display", "  PASS: 3 instructions loaded (NOP, NOP, HALT)" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 129 "$display", "\000" {0 0 0};
    %vpi_call/w 3 130 "$display", "[TEST 3] Execute NOP, NOP, HALT" {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000283ed90_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x12069ddd0;
    %join;
    %load/vec4 v0x6000028302d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.7, 9;
    %load/vec4 v0x600002830360_0;
    %nor/r;
    %and;
T_84.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %vpi_call/w 3 132 "$display", "  PASS: Program completed (%0d cycles)", v0x6000028301b0_0 {0 0 0};
    %jmp T_84.6;
T_84.5 ;
    %vpi_call/w 3 133 "$display", "  FAIL: done=%b error=%b", v0x6000028302d0_0, v0x600002830360_0 {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
T_84.6 ;
    %delay 100000, 0;
    %vpi_call/w 3 138 "$display", "\000" {0 0 0};
    %vpi_call/w 3 139 "$display", "[TEST 4] Busy During Execution" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 17, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 18, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 19, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %wait E_0x600000f26a40;
    %pushi/vec4 16, 0, 20;
    %store/vec4 v0x600002830480_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028303f0_0, 0, 1;
    %wait E_0x600000f25080;
    %wait E_0x600000f26a40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028303f0_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x600002830240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %vpi_call/w 3 152 "$display", "  PASS: TPC busy during execution" {0 0 0};
    %jmp T_84.9;
T_84.8 ;
    %vpi_call/w 3 153 "$display", "  FAIL: not busy" {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
T_84.9 ;
T_84.10 ;
    %load/vec4 v0x6000028302d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_84.11, 8;
    %wait E_0x600000f25080;
    %jmp T_84.10;
T_84.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 159 "$display", "\000" {0 0 0};
    %vpi_call/w 3 160 "$display", "[TEST 5] Multiple Programs" {0 0 0};
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 33, 0, 12;
    %store/vec4 v0x60000283ec70_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000283ed00_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x12069dc60;
    %join;
    %pushi/vec4 32, 0, 20;
    %store/vec4 v0x60000283ed90_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x12069ddd0;
    %join;
    %load/vec4 v0x6000028302d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.12, 8;
    %vpi_call/w 3 164 "$display", "  PASS: Second program completed" {0 0 0};
    %jmp T_84.13;
T_84.12 ;
    %vpi_call/w 3 165 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
T_84.13 ;
    %delay 100000, 0;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$display", "[TEST 6] Error-Free Completion" {0 0 0};
    %load/vec4 v0x600002830360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %vpi_call/w 3 172 "$display", "  PASS: No errors" {0 0 0};
    %jmp T_84.15;
T_84.14 ;
    %vpi_call/w 3 173 "$display", "  FAIL: error flag set" {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000283f960_0, 0, 32;
T_84.15 ;
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 178 "$display", "Tests: 6, Errors: %0d", v0x60000283f960_0 {0 0 0};
    %load/vec4 v0x60000283f960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.16, 4;
    %vpi_call/w 3 179 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_84.17;
T_84.16 ;
    %vpi_call/w 3 180 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_84.17 ;
    %vpi_call/w 3 181 "$display", "\000" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_0x1206a8790;
T_85 ;
    %vpi_call/w 3 185 "$dumpfile", "tpc.vcd" {0 0 0};
    %vpi_call/w 3 185 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1206a8790 {0 0 0};
    %end;
    .thread T_85;
    .scope S_0x1206a8790;
T_86 ;
    %delay 100000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 186 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tpc.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
