[["Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel).", ["Thomas Pennino"], "https://doi.org/10.1145/277044.277045", 0], ["Asynchronous Interface Specification, Analysis and Synthesis.", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", 6], ["Automatic Synthesis of Interfaces Between Incompatible Protocols.", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", 6], ["Automated Composition of Hardware Components.", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277048", 6], ["Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's.", ["Mike Chou", "Jacob White"], "https://doi.org/10.1145/277044.277049", 6], ["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation.", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", 6], ["Efficient Analog Test Methodology Based on Adaptive Algorithms.", ["Luigi Carro", "Marcelo Negreiros"], "https://doi.org/10.1145/277044.277051", 6], ["General AC Constraint Transformation for Analog ICs.", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", 6], ["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver.", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", 6], ["A Video Signal Processor for MIMD Multiprocessing.", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", 6], ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications.", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", 6], ["A Multiprocessor DSP System Using PADDI-2.", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", 4], ["Design and Implementation of the NUMAchine Multiprocessor.", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", 4], ["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement.", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", 6], ["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer.", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", 6], ["Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design.", ["Ireneusz Karkowski", "Henk Corporaal"], "https://doi.org/10.1145/277044.277060", 6], ["Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems.", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277061", 6], ["Design Methodologies for Noise in Digital Integrated Circuits.", ["Kenneth L. Shepard"], "https://doi.org/10.1145/277044.277062", 6], ["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel).", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", 2], ["FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions.", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277066", 6], ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions.", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", 6], ["The DT-Model: High-Level Synthesis Using Data Transfers.", ["Shantanu Tarafdar", "Miriam Leeser"], "https://doi.org/10.1145/277044.277069", 4], ["Rate Optimal VLSI Design from Data Flow Graph.", ["Moonwook Oh", "Soonhoi Ha"], "", 4], ["Planning for Performance.", ["Ralph H. J. M. Otten", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277071", 6], ["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together.", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", 7], ["Framework Encapsulations: A New Approach to CAD Tool Interoperability.", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/277044.277074", 6], ["A Geographically Distributed Framework for Embedded System Design and Validation.", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277075", 6], ["WELD - An Environment for Web-based Electronic Design.", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", 6], ["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification.", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", 6], ["User Defined Coverage - A Tool Supported Methodology for Design Verification.", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", 6], ["Enhanced Visibility and Performance in Functional Verification by Reconstruction.", ["Joshua Marantz"], "https://doi.org/10.1145/277044.277083", 6], ["Virtual Chip: Making Functional Models Work on Real Target Systems.", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", 4], ["Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel).", ["Peter Heller"], "https://doi.org/10.1145/277044.277086", 2], ["Power Optimization of Variable Voltage Core-Based Systems.", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", 6], ["Policy Optimization for Dynamic Power Management.", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", 6], ["A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems.", ["Yanbing Li", "Jorg Henkel"], "https://doi.org/10.1145/277044.277097", 6], ["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability.", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", 6], ["Fast Exact Minimization of BDDs.", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", 6], ["Boolean Matching for Large Libraries.", ["Uwe Hinsberger", "Reiner Kolla"], "https://doi.org/10.1145/277044.277100", 6], ["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction.", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", 6], ["Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction.", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/277044.277102", 6], ["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions.", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", 6], ["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor.", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", 6], ["A Top-Down Design Environment for Developing Pipelined Datapaths.", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", 6], ["Validation of an Architectural Level Power Analysis Technique.", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", 4], ["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4.", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", 4], ["How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel).", ["Stephan Ohr"], "https://doi.org/10.1145/277044.277112", 0], ["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance.", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", 6], ["A Tool for Performance Estimation of Networked Embedded End-systems.", ["Asawaree Kalavade", "Pratyush Moghe"], "https://doi.org/10.1145/277044.277116", 6], ["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems.", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", 6], ["Generic Global Placement and Floorplanning.", ["Hans Eisenmann", "Frank M. Johannes"], "https://doi.org/10.1145/277044.277119", 6], ["Congestion Driven Quadratic Placement.", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", 4], ["Potential-NRG: Placement with Incomplete Data.", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", 4], ["Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication.", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/277044.277125", 4], ["Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce.", ["Jaewon Oh", "Massoud Pedram"], "https://doi.org/10.1145/277044.277128", 4], ["Layout Extraction and Verification Methodology CMOS I/O Circuits.", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", 6], ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects.", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", 6], ["Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis.", ["Byron Krauter", "Sharad Mehrotra"], "https://doi.org/10.1145/277044.277133", 6], ["A Methodology for Guided Behavioral-Level Optimization.", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", 6], ["A Programming Environment for the Design of Complex High Speed ASICs.", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", 6], ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor.", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", 6], ["User Experience with High Level Formal Verification (Panel).", ["Randal E. Bryant", "Gerry Musgrave"], "https://doi.org/10.1145/277044.277137", 0], ["What's Between Simulation and Formal Verification? (Extended Abstract).", ["David L. Dill"], "https://doi.org/10.1145/277044.277138", 2], ["Optimal FPGA Mapping and Retiming with Efficient Initial State Computation.", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/277044.277139", 6], ["M32: A Constructive multilevel Logic Synthesis System.", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277140", 6], ["Efficient Boolean Division and Substitution.", ["Shih-Chieh Chang", "David Ihsin Cheng"], "https://doi.org/10.1145/277044.277141", 6], ["Delay-Optimal Technology Mapping by DAG Covering.", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", 4], ["A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries.", ["David S. Kung"], "https://doi.org/10.1145/277044.277143", 4], ["Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs.", ["Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1145/277044.277144", 6], ["Buffer Insertion for Noise and Delay Optimization.", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", 6], ["Table-Lookup Methods for Improved Performance-Driven Routing.", ["John Lillis", "Premal Buch"], "https://doi.org/10.1145/277044.277146", 6], ["Global Routing with Crosstalk Constraints.", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/277044.277147", 4], ["Timing and Crosstalk Driven Area Routing.", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", 4], ["Process Multi-Circuit Optimization.", ["Arun N. Lokanathan", "Jay B. Brockman"], "https://doi.org/10.1145/277044.277149", 6], ["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization.", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", 4], ["A Practical Repeater Insertion Method in High Speed VLSI Circuits.", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", 4], ["Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?", ["Paolo Ienne", "Alexander Griessing"], "https://doi.org/10.1145/277044.277152", 6], ["A Statistical Performance Simulation Methodology for VLSI Circuits.", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", 6], ["RF IC Design Challenges.", ["Behzad Razavi"], "https://doi.org/10.1145/277044.277154", 6], ["Tools and Methodology for RF IC Design.", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", 7], ["Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards.", ["Frank Y. Yuan"], "https://doi.org/10.1145/277044.277164", 6], ["Efficient Coloring of a Large Spectrum of Graphs.", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/277044.277165", 6], ["Arithmetic Optimization Using Carry-Save-Adders.", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", 6], ["Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions.", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277167", 6], ["Approximation and Decomposition of Binary Decision Diagrams.", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", 6], ["Approximate Reachability with BDDs Using Overlapping Projections.", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", 6], ["Incremental CTL Model Checking Using BDD Subsetting.", ["Abelardo Pardo", "Gary D. Hachtel"], "https://doi.org/10.1145/277044.277171", 6], ["PRIMO: Probability Interpretation of Moments for Delay Calculation.", ["Rony Kay", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277172", 6], ["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models.", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", 4], ["Extending Moment Computation to 2-Port Circuit Representations.", ["Fang-Jou Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/277044.277176", 4], ["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation.", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", 6], ["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques.", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", 6], ["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits.", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", 6], ["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns.", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", 6], ["Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel).", ["A. Richard Newton"], "https://doi.org/10.1145/277044.277181", 0], ["Software Synthesis of Process-Based Concurrent Programs.", ["Bill Lin"], "https://doi.org/10.1145/277044.277182", 4], ["Don't Care-Based BDD Minimization for Embedded Software.", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", 4], ["Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator.", ["Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/277044.277184", 6], ["Code Compression for Embedded Systems.", ["Haris Lekatsas", "Wayne H. Wolf"], "https://doi.org/10.1145/277044.277185", 6], ["A Decision Procedure for Bit-Vector Arithmetic.", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", 6], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability.", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", 6], ["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation.", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", 4], ["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment.", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", 4], ["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip.", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", 6], ["Introducing Redundant Computations in a Behavior for Reducing BIST Resources.", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", 6], ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis.", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", 6], ["Figures of Merit to Characterize the Importance of On-Chip Inductance.", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", 6], ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance.", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", 6], ["A Practical Approach to Static Signal Electromigration Analysis.", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", 6], ["Design Productivity: How To Measure It, How To Improve It (Panel).", ["Carlos Dangelo"], "https://doi.org/10.1145/277044.277196", 2], ["Hierarchical Functional Timing Analysis.", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277197", 6], ["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares.", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", 5], ["Delay Estimation VLSI Circuits from a High-Level View.", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1145/277044.277199", 4], ["TETA: Transistor-Level Engine for Timing Analysis.", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277200", 4], ["Validation with Guided Search of the State Space.", ["C. Han Yang", "David L. Dill"], "https://doi.org/10.1145/277044.277201", 6], ["Efficient State Classification of Finite State Markov Chains.", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1145/277044.277202", 6], ["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification.", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", 4], ["Hybrid Verification Using Saturated Simulation.", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", 4], ["Fast State Verification.", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", 6], ["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance.", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", 7], ["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits.", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", 6], ["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor.", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", 6], ["Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data.", ["Yossi Malka", "Avi Ziv"], "https://doi.org/10.1145/277044.277209", 6], ["Functional Verification of Large ASICs.", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", 6], ["The EDA Start-up Experience: The First Product (Panel).", ["Erach Desai"], "https://doi.org/10.1145/277044.277211", 2], ["Digital System Simulation: Methodologies and Examples.", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", 6], ["Hybrid Techniques for Fast Functional Simulation.", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", 4], ["A Reconfigurable Logic Machine for Fast Event-Driven Simulation.", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", 4], ["Parallel Algorithms for Power Estimation.", ["Victor Kim", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277215", 6], ["A Power Macromodeling Technique Based on Power Sensitivity.", ["Zhanping Chen", "Kaushik Roy"], "https://doi.org/10.1145/277044.277216", 6], ["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics.", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", 6], ["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits.", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", 4], ["Using Complementation and Resequencing to Minimize Transitions.", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", 4], ["Technology Mapping for Large Complex PLDs.", ["Jason Helge Anderson", "Stephen Dean Brown"], "https://doi.org/10.1145/277044.277220", 6], ["Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs.", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/277044.277221", 4], ["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs.", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", 4], ["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis.", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", 6], ["In-Place Power Optimization for LUT-Based FPGAs.", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", 4], ["A Re-engineering Approach to Low Power FPGA Design Using SPFD.", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", 4], ["Power Considerations in the Design of the Alpha 21264 Microprocessor.", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", 6], ["Reducing Power in High-Performance Microprocessors.", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", 6], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors.", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", 6], ["Full-Chip Verification Methods for DSM Power Distribution Systems.", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", 6], ["System Chip Test Challenges, Are There Solutions Today? (Panel).", ["Prab Varma"], "https://doi.org/10.1145/277044.277232", 2], ["System-Chip Test Strategies (Tutorial).", ["Yervant Zorian"], "https://doi.org/10.1145/277044.277234", 6], ["Finite State Machine Decomposition For Low Power.", ["Jose C. Monteiro", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277235", 6], ["Computational Kernels and their Application to Sequential Power Optimization.", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", 6], ["Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions.", ["Andrew Seawright", "Wolfgang Meyer"], "https://doi.org/10.1145/277044.277239", 6], ["Watermarking Techniques for Intellectual Property Protection.", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", 6], ["Robust IP Watermarking Methodologies for Physical Design.", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", 6], ["Data Security for Web-based CAD.", ["Scott Hauck", "Stephen Knol"], "https://doi.org/10.1145/277044.277242", 6], ["Design of a SPDIF Receiver Using Protocol Compiler.", ["Ulrich Holtmann", "Peter Blinzer"], "https://doi.org/10.1145/277044.277243", 6], ["MetaCore: An Application Specific DSP Development System.", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", 4], ["A Case Study in Embedded System Design: An Engine Control Unit.", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", 4], ["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design.", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", 4], ["System-level exploration with SpecSyn.", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", 6]]