US	US	PRP	0
20070001303	20070001303	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11160624	11160624	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
01	01	CD	0
L	L	NNP	0
23	23	CD	0
52	52	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
257751000	257751000	CD	0
257774000	257774000	CD	0
257758000	257758000	CD	0
INTEGRATED	INTEGRATED	NNP	B-NP
CIRCUIT	CIRCUIT	NNP	I-NP
SYSTEM	SYSTEM	NNP	I-NP
USING	USING	NNP	0
DUAL	DUAL	NNP	0
DAMASCENE	DAMASCENE	NNP	0
PROCESS	PROCESS	NNP	B-NP
Lim	Lim	NNP	I-NP
Yeow	Yeow	NNP	I-NP
Kheng	Kheng	NNPS	I-NP
Chartered	Chartered	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
Manufacturing	Manufacturing	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
738406	738406	CD	0
SG	SG	NNPS	B-NP
Chartered	Chartered	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
Manufacturing	Manufacturing	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
738406	738406	CD	0
SG	SG	NNPS	B-NP
Chartered	Chartered	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
Manufacturing	Manufacturing	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
738406	738406	CD	0
SG	SG	NNPS	B-NP
Chartered	Chartered	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
Manufacturing	Manufacturing	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
738406	738406	CD	0
SG	SG	NNPS	B-NP
Chartered	Chartered	NNP	B-NP
Semiconductor	Semiconductor	NNP	I-NP
Manufacturing	Manufacturing	NNP	0
,	,	,	0
Ltd.	Ltd.	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
738406	738406	CD	0
SG	SG	NNPS	B-NP
333	333	CD	0
W.	W.	NNP	B-NP
EL	EL	NNP	I-NP
CAMINO	CAMINO	NNP	I-NP
REAL	REAL	NNP	0
SUITE	SUITE	NNP	0
330	330	CD	0
SUNNYVALE	SUNNYVALE	NNP	B-NP
CA	CA	NNP	I-NP
94087	94087	CD	0
US	US	NNP	0
60	60	NNP	0
Woodlands	Woodlands	NNP	0
Industrial	Industrial	NNP	B-NP
Park	Park	NNP	I-NP
D	D	NNP	I-NP
Street	Street	NNP	0
2	2	CD	0
Singapore	Singapore	NNP	B-NP
SG	SG	NNPS	I-NP
An	An	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
includes	includes	VBZ	0
providing	providing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
provided	provided	VBD	0
thereon	thereon	VBN	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
.	.	.	0
A	A	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NNS	0
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
wet	wet	JJ	0
cleaned	cleaned	NN	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
to	to	TO	0
line	line	VB	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
selectively	selectively	RB	0
etched	etched	VBN	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
relates	relates	VBZ	0
generally	generally	RB	0
to	to	TO	0
semiconductor	semiconductor	NN	B-NP
technology	technology	NN	I-NP
and	and	CC	0
more	more	RBR	0
specifically	specifically	RB	0
to	to	TO	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
interconnects	interconnects	NN	0
in	in	IN	0
semiconductors	semiconductors	NNS	0
.	.	.	0
In	In	IN	0
the	the	DT	0
manufacture	manufacture	NN	0
of	of	IN	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
,	,	,	0
after	after	IN	0
the	the	DT	0
individual	individual	JJ	B-NP
device	device	NN	I-NP
such	such	JJ	0
as	as	IN	0
the	the	DT	0
transistors	transistors	NNS	0
have	have	VBP	0
been	been	VBN	0
fabricated	fabricated	VBN	0
in	in	IN	0
and	and	CC	0
on	on	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NNS	0
or	or	CC	0
wafer	wafer	NN	0
,	,	,	0
they	they	PRP	0
must	must	MD	0
be	be	VB	0
connected	connected	VBN	0
,	,	,	0
or	or	CC	0
wired	wired	NN	0
,	,	,	0
together	together	RB	0
to	to	TO	0
perform	perform	VB	0
the	the	DT	0
desired	desired	JJ	0
circuit	circuit	NN	B-NP
function	function	NN	I-NP
.	.	.	0
This	This	DT	0
interconnection	interconnection	JJ	B-NP
process	process	NN	I-NP
is	is	VBZ	0
generally	generally	RB	0
called	called	VBN	B-NP
metallization	metallization	NN	I-NP
and	and	CC	0
is	is	VBZ	0
performed	performed	VBN	0
using	using	VBG	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
different	different	JJ	0
photolithographic	photolithographic	NN	B-NP
,	,	,	0
deposition	deposition	NN	B-NP
,	,	,	0
and	and	CC	0
removal	removal	NN	0
processes	processes	VBZ	0
to	to	TO	0
create	create	VB	0
contacts	contacts	NNS	0
to	to	TO	0
the	the	DT	0
transistors	transistors	NN	0
,	,	,	0
wire	wire	NN	0
/	/	CD	0
channels	channels	NNS	0
to	to	TO	0
the	the	DT	0
contacts	contacts	NNS	0
,	,	,	0
and	and	CC	0
via	via	IN	B-NP
interconnecting	interconnecting	VBP	0
the	the	DT	0
channels	channels	NNS	0
where	where	WRB	0
there	there	EX	0
are	are	VBP	0
more	more	JJR	0
than	than	IN	0
one	one	CD	0
level	level	NN	0
of	of	IN	0
channels	channels	NNS	0
.	.	.	0
There	There	EX	0
are	are	VBP	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
different	different	JJ	0
metalization	metalization	JJ	B-NP
technique	technique	NN	I-NP
,	,	,	0
but	but	CC	0
generally	generally	RB	0
,	,	,	0
a	a	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
over	over	IN	0
the	the	DT	0
transistors	transistors	NN	0
,	,	,	0
openings	openings	NNS	0
are	are	VBP	0
formed	formed	VBN	0
through	through	IN	0
the	the	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
down	down	RB	0
to	to	TO	0
transistor	transistor	VB	B-NP
junction	junction	NN	I-NP
and	and	CC	0
gates	gates	NNS	0
,	,	,	0
and	and	CC	0
the	the	DT	0
openings	openings	NNS	0
are	are	VBP	0
filled	filled	VBN	0
with	with	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
metal	metal	NN	I-NP
to	to	TO	0
form	form	VB	0
contacts	contacts	NNS	0
.	.	.	0
In	In	IN	0
one	one	CD	0
technique	technique	NN	0
called	called	VBD	0
the	the	DT	0
single	single	JJ	0
damascene	damascene	NN	0
or	or	CC	0
single	single	JJ	0
inlaid	inlaid	JJ	0
process	process	NN	0
,	,	,	0
the	the	DT	0
formation	formation	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
starts	starts	VBZ	0
with	with	IN	0
the	the	DT	0
deposition	deposition	NN	B-NP
of	of	IN	0
a	a	DT	0
thin	thin	JJ	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
over	over	IN	0
the	the	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
is	is	VBZ	0
an	an	DT	0
etch	etch	JJ	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
subject	subject	JJ	0
to	to	TO	0
a	a	DT	0
photolithographic	photolithographic	JJ	B-NP
processing	processing	NN	I-NP
step	step	NN	I-NP
which	which	WDT	0
involves	involves	VBZ	0
deposition	deposition	VBN	B-NP
,	,	,	0
patterning	patterning	NN	0
,	,	,	0
exposure	exposure	NN	0
,	,	,	0
and	and	CC	0
development	development	NN	0
of	of	IN	0
a	a	DT	0
photoresist	photoresist	NN	0
,	,	,	0
and	and	CC	0
an	an	DT	0
anisotropic	anisotropic	JJ	B-NP
etching	etching	JJ	I-NP
step	step	NN	I-NP
through	through	IN	0
the	the	DT	0
patterned	patterned	JJ	0
photoresist	photoresist	NN	0
to	to	TO	0
provide	provide	VB	0
openings	openings	NNS	0
to	to	TO	0
the	the	DT	0
contacts	contacts	NNS	0
.	.	.	0
The	The	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
then	then	RB	0
stripped	stripped	VBN	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
.	.	.	0
Where	Where	WRB	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
of	of	IN	0
an	an	DT	0
oxide	oxide	JJ	0
material	material	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiO2	SiO2	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
is	is	VBZ	0
a	a	DT	0
nitride	nitride	NN	B-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
SiN	SiN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
so	so	RB	0
the	the	DT	0
two	two	CD	0
layers	layers	NNS	0
can	can	MD	0
be	be	VB	0
selectively	selectively	JJ	0
etched	etched	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
subject	subject	JJ	0
to	to	TO	0
further	further	RBR	0
photolithographic	photolithographic	JJ	B-NP
process	process	NN	I-NP
and	and	CC	0
etching	etching	JJ	0
steps	steps	NNS	0
to	to	TO	0
form	form	VB	0
first	first	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
in	in	IN	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
.	.	.	0
The	The	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
then	then	RB	0
stripped	stripped	VBN	0
.	.	.	0
An	An	DT	0
optional	optional	JJ	B-NP
thin	thin	JJ	I-NP
adhesion	adhesion	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
entire	entire	JJ	0
semiconductor	semiconductor	NN	0
wafer	wafer	NN	0
and	and	CC	0
lines	lines	NNS	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
to	to	TO	0
ensure	ensure	VB	0
good	good	JJ	0
adhesion	adhesion	NN	B-NP
of	of	IN	0
subsequently	subsequently	RB	0
deposited	deposited	JJ	0
material	material	NN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
adhesion	adhesion	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
a	a	DT	0
metal	metal	NN	0
such	such	JJ	0
as	as	IN	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
(	(	-LRB-	0
Ti	Ti	NNP	0
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
tantalum	tantalum	NNS	0
(	(	-LRB-	0
Ta	Ta	NNP	0
)	)	-RRB-	0
.	.	.	0
high	high	JJ	B-NP
conductivity	conductivity	JJ	I-NP
metal	metal	NN	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
diffuse	diffuse	VBD	0
easily	easily	RB	0
through	through	IN	0
dielectric	dielectric	JJ	B-NP
material	material	JJ	I-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
.	.	.	0
This	This	DT	0
diffusion	diffusion	NN	0
can	can	MD	0
result	result	VB	0
in	in	IN	0
a	a	DT	0
conductive	conductive	JJ	B-NP
buildup	buildup	NN	I-NP
and	and	CC	0
cause	cause	VB	0
short	short	JJ	0
circuits	circuits	NNS	0
in	in	IN	0
the	the	DT	0
integrated	integrated	JJ	0
circuits	circuits	NNS	0
.	.	.	0
To	To	TO	0
prevent	prevent	VB	0
diffusion	diffusion	NNS	0
,	,	,	0
a	a	DT	0
diffusion	diffusion	JJ	B-NP
barrier	barrier	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
adhesion	adhesion	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
For	For	IN	0
copper	copper	NN	B-NP
conductor	conductor	NN	I-NP
material	material	JJ	I-NP
,	,	,	0
the	the	DT	0
diffusion	diffusion	JJ	B-NP
barrier	barrier	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
composed	composed	VBN	0
of	of	IN	0
materials	materials	NNS	0
such	such	JJ	0
as	as	IN	0
tantalum	tantalum	JJ	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
TaN	TaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TiN	TiN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
or	or	CC	0
tungsten	tungsten	JJ	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
WN	WN	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
However	However	RB	0
,	,	,	0
these	these	DT	0
nitride	nitride	JJ	B-NP
compound	compound	JJ	I-NP
have	have	VBP	0
relatively	relatively	RB	0
poor	poor	JJ	0
adhesion	adhesion	NN	B-NP
to	to	TO	0
copper	copper	NN	B-NP
and	and	CC	0
relatively	relatively	RB	0
high	high	JJ	0
electrical	electrical	JJ	B-NP
resistance	resistance	NN	I-NP
so	so	IN	0
they	they	PRP	0
are	are	VBP	0
problematic	problematic	JJ	0
.	.	.	0
For	For	IN	0
simplicity	simplicity	NN	0
,	,	,	0
the	the	DT	0
adhesion	adhesion	NN	B-NP
and	and	CC	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
sometimes	sometimes	RB	0
collectively	collectively	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
herein	herein	NN	0
.	.	.	0
For	For	IN	0
conductor	conductor	JJ	B-NP
material	material	JJ	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
copper	copper	NN	B-NP
and	and	CC	0
copper	copper	NN	0
alloys	alloys	NNS	0
,	,	,	0
which	which	WDT	0
are	are	VBP	0
deposited	deposited	VBN	0
by	by	IN	0
electroplating	electroplating	NN	0
,	,	,	0
a	a	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
and	and	CC	0
lines	lines	NNS	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
to	to	TO	0
act	act	VB	0
as	as	IN	0
an	an	DT	0
electrode	electrode	NN	0
for	for	IN	0
the	the	DT	0
electroplating	electroplating	JJ	0
process	process	NN	0
.	.	.	0
Processes	Processes	NNS	0
such	such	JJ	0
as	as	IN	0
electrole	electrole	NN	B-NP
,	,	,	0
physical	physical	JJ	B-NP
vapor	vapor	NN	I-NP
,	,	,	0
and	and	CC	0
chemical	chemical	JJ	B-NP
vapor	vapor	JJ	I-NP
deposition	deposition	NN	I-NP
are	are	VBP	0
used	used	VBN	0
to	to	TO	0
deposit	deposit	VB	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
material	material	NN	I-NP
is	is	VBZ	0
electroplated	electroplated	VBN	0
on	on	IN	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
and	and	CC	0
fills	fills	VBZ	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
opening	opening	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
material	material	NN	I-NP
and	and	CC	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
generally	generally	RB	0
become	become	VB	0
integral	integral	JJ	B-NP
,	,	,	0
and	and	CC	0
are	are	VBP	0
often	often	RB	0
collectively	collectively	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
the	the	DT	0
conductor	conductor	JJ	B-NP
core	core	NN	I-NP
when	when	WRB	0
discussing	discussing	VBG	0
the	the	DT	0
main	main	JJ	0
current-carrying	current-carrying	JJ	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
channels	channels	NNS	0
.	.	.	0
A	A	DT	0
chemical-mechanical	chemical-mechanical	JJ	B-NP
polishing	polishing	VBG	I-NP
/	/	NN	I-NP
planarization	planarization	NN	I-NP
(	(	-LRB-	0
CMP	CMP	NNP	B-NP
)	)	-RRB-	0
process	process	NN	0
is	is	VBZ	0
then	then	RB	0
used	used	VBN	0
to	to	TO	0
remove	remove	VB	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
material	material	NN	I-NP
,	,	,	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
above	above	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
so	so	IN	0
the	the	DT	0
materials	materials	NNS	0
and	and	CC	0
layers	layers	NNS	0
are	are	VBP	0
coplanar	coplanar	VBN	0
with	with	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
CMP	CMP	NNP	B-NP
process	process	NN	I-NP
leaves	leaves	VBZ	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
inlaid	inlaid	NN	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
form	form	VB	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
.	.	.	0
When	When	WRB	0
a	a	DT	0
thin	thin	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
placed	placed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
as	as	IN	0
a	a	DT	0
final	final	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
capping	capping	JJ	0
layer	layer	NN	0
and	and	CC	0
the	the	DT	0
single	single	JJ	0
damascene	damascene	JJ	0
process	process	NN	0
is	is	VBZ	0
completed	completed	VBN	0
.	.	.	0
When	When	WRB	0
the	the	DT	0
layer	layer	NN	0
is	is	VBZ	0
processed	processed	VBN	0
further	further	RBR	0
for	for	IN	0
placement	placement	NN	0
of	of	IN	0
additional	additional	JJ	0
channels	channels	NNS	0
over	over	IN	0
it	it	PRP	0
,	,	,	0
the	the	DT	0
layer	layer	NN	0
is	is	VBZ	0
a	a	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
In	In	IN	0
another	another	DT	0
technique	technique	NN	0
called	called	VBD	0
the	the	DT	0
dual	dual	JJ	0
damascene	damascene	NN	0
or	or	CC	0
dual	dual	JJ	0
inlaid	inlaid	JJ	0
process	process	NN	0
,	,	,	0
via	via	IN	B-NP
and	and	CC	0
channels	channels	NNS	0
are	are	VBP	0
formed	formed	VBN	0
at	at	IN	0
the	the	DT	0
same	same	JJ	0
time	time	NN	0
,	,	,	0
generally	generally	RB	0
over	over	IN	0
a	a	DT	0
completed	completed	VBN	0
single	single	JJ	0
damascene	damascene	JJ	0
process	process	NN	B-NP
series	series	NN	I-NP
of	of	IN	0
first	first	JJ	0
channels	channels	NNS	0
.	.	.	0
Effectively	Effectively	RB	0
,	,	,	0
two	two	CD	0
levels	levels	NNS	0
of	of	IN	0
channels	channels	NNS	0
of	of	IN	0
conductor	conductor	JJ	B-NP
material	material	JJ	I-NP
in	in	IN	0
vertically	vertically	RB	0
separated	separated	JJ	0
planes	planes	NNS	0
are	are	VBP	0
separated	separated	VBN	0
by	by	IN	0
an	an	DT	0
interlayer	interlayer	JJ	B-NP
dielectric	dielectric	NN	I-NP
(	(	-LRB-	0
ILD	ILD	NNP	B-NP
)	)	-RRB-	0
layer	layer	NN	0
and	and	CC	0
interconnected	interconnected	VBN	0
by	by	IN	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
The	The	DT	0
initial	initial	JJ	0
step	step	NN	0
of	of	IN	0
the	the	DT	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
process	process	NN	I-NP
starts	starts	VBZ	0
with	with	IN	0
the	the	DT	0
deposition	deposition	NN	B-NP
of	of	IN	0
a	a	DT	0
thin	thin	JJ	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
and	and	CC	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
if	if	IN	0
it	it	PRP	0
has	has	VBZ	0
not	not	RB	0
already	already	RB	0
been	been	VBN	0
deposited	deposited	VBN	0
as	as	IN	0
a	a	DT	0
capping	capping	JJ	0
layer	layer	NN	0
.	.	.	0
The	The	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
an	an	DT	0
etch	etch	JJ	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
which	which	WDT	0
is	is	VBZ	0
subject	subject	JJ	0
to	to	TO	0
photolithographic	photolithographic	VB	0
processing	processing	NN	0
using	using	VBG	0
a	a	DT	0
photoresist	photoresist	NN	0
and	and	CC	0
anisotropic	anisotropic	JJ	B-NP
etching	etching	JJ	I-NP
step	step	NN	I-NP
to	to	TO	0
provide	provide	VB	0
openings	openings	NNS	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
channels	channels	NNS	0
.	.	.	0
The	The	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
then	then	RB	0
stripped	stripped	VBN	0
.	.	.	0
A	A	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
Again	Again	RB	0
,	,	,	0
where	where	WRB	0
the	the	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
of	of	IN	0
an	an	DT	0
oxide	oxide	JJ	0
material	material	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
the	the	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
a	a	DT	0
nitride	nitride	NN	B-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
so	so	RB	0
the	the	DT	0
two	two	CD	0
layers	layers	NNS	0
can	can	MD	0
be	be	VB	0
selectively	selectively	JJ	0
etched	etched	NN	0
.	.	.	0
The	The	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
subject	subject	JJ	0
to	to	TO	0
further	further	RBR	0
photolithographic	photolithographic	JJ	B-NP
process	process	NN	I-NP
using	using	VBG	0
a	a	DT	0
photoresist	photoresist	NN	0
and	and	CC	0
etching	etching	JJ	0
steps	steps	NNS	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
The	The	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
then	then	RB	0
stripped	stripped	VBN	0
.	.	.	0
An	An	DT	0
etch	etch	JJ	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
between	between	IN	0
the	the	DT	0
via	via	NN	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
opening	opening	NN	0
may	may	MD	0
be	be	VB	0
optional	optional	VBN	0
depending	depending	VBG	0
upon	upon	IN	0
the	the	DT	0
manufacturing	manufacturing	NN	B-NP
process	process	NN	I-NP
being	being	VBG	0
used	used	VBN	0
.	.	.	0
A	A	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
Again	Again	RB	0
,	,	,	0
where	where	WRB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
of	of	IN	0
an	an	DT	0
oxide	oxide	JJ	0
material	material	NN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
,	,	,	0
the	the	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
a	a	DT	0
nitride	nitride	NN	B-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
nitride	nitride	NN	I-NP
,	,	,	0
so	so	RB	0
the	the	DT	0
two	two	CD	0
layers	layers	NNS	0
can	can	MD	0
be	be	VB	0
selectively	selectively	JJ	0
etched	etched	NN	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
subject	subject	JJ	0
to	to	TO	0
further	further	RBR	0
photolithographic	photolithographic	JJ	B-NP
process	process	NN	I-NP
and	and	CC	0
etching	etching	JJ	0
steps	steps	NNS	0
to	to	TO	0
simultaneously	simultaneously	RB	0
form	form	VB	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
via	via	IN	0
openings	openings	NNS	0
in	in	IN	0
the	the	DT	0
pattern	pattern	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
channels	channels	NNS	0
and	and	CC	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
The	The	DT	0
photoresist	photoresist	NN	0
is	is	VBZ	0
then	then	RB	0
stripped	stripped	VBN	0
.	.	.	0
An	An	DT	0
optional	optional	JJ	B-NP
thin	thin	JJ	I-NP
adhesion	adhesion	JJ	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
lines	lines	NNS	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
openings	openings	NNS	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
then	then	RB	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
adhesion	adhesion	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
lines	lines	NNS	0
the	the	DT	0
adhesion	adhesion	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
and	and	CC	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
Again	Again	RB	0
,	,	,	0
for	for	IN	0
conductor	conductor	JJ	B-NP
material	material	JJ	I-NP
such	such	JJ	0
as	as	IN	0
copper	copper	NN	B-NP
and	and	CC	0
copper	copper	NN	0
alloys	alloys	NNS	0
,	,	,	0
a	a	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
on	on	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
and	and	CC	0
lines	lines	NNS	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
and	and	CC	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
A	A	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
material	material	NN	I-NP
is	is	VBZ	0
electroplated	electroplated	VBN	0
on	on	IN	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
and	and	CC	0
fills	fills	VBZ	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
openings	openings	NNS	0
and	and	CC	0
the	the	DT	0
via	via	IN	B-NP
.	.	.	0
A	A	DT	0
CMP	CMP	NNP	B-NP
process	process	NN	I-NP
is	is	VBZ	0
then	then	RB	0
used	used	VBN	0
to	to	TO	0
remove	remove	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
material	material	NN	I-NP
,	,	,	0
the	the	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
above	above	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
form	form	VB	0
the	the	DT	0
second	second	JJ	0
channels	channels	NNS	0
.	.	.	0
When	When	WRB	0
a	a	DT	0
layer	layer	NN	0
is	is	VBZ	0
placed	placed	VBN	0
over	over	IN	0
the	the	DT	0
second	second	JJ	0
channels	channels	NNS	0
as	as	IN	0
a	a	DT	0
final	final	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
called	called	VBN	0
a	a	DT	0
capping	capping	JJ	0
layer	layer	NN	0
and	and	CC	0
the	the	DT	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
process	process	NN	I-NP
is	is	VBZ	0
completed	completed	VBN	0
.	.	.	0
The	The	DT	0
layer	layer	NN	0
may	may	MD	0
be	be	VB	0
processed	processed	VBN	0
further	further	RBR	0
for	for	IN	0
placement	placement	NN	0
of	of	IN	0
additional	additional	JJ	0
levels	levels	NNS	0
of	of	IN	0
channels	channels	NNS	0
and	and	CC	0
via	via	IN	B-NP
over	over	IN	0
it	it	PRP	0
.	.	.	0
Individual	Individual	JJ	0
and	and	CC	0
multiple	multiple	JJ	0
levels	levels	NNS	0
of	of	IN	0
single	single	JJ	0
and	and	CC	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
structure	structure	NN	I-NP
can	can	MD	0
be	be	VB	0
formed	formed	VBN	0
for	for	IN	0
single	single	JJ	0
and	and	CC	0
multiple	multiple	JJ	0
levels	levels	NNS	0
of	of	IN	0
channels	channels	NNS	0
and	and	CC	0
via	via	IN	B-NP
,	,	,	0
which	which	WDT	0
are	are	VBP	0
collectively	collectively	RB	0
referred	referred	VBN	0
to	to	TO	0
as	as	IN	0
interconnects	interconnects	NN	0
.	.	.	0
The	The	DT	0
use	use	NN	0
of	of	IN	0
the	the	DT	0
single	single	JJ	0
and	and	CC	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
technique	technique	NN	I-NP
eliminates	eliminates	JJ	0
metal	metal	NN	0
etch	etch	NNS	0
and	and	CC	0
dielectric	dielectric	JJ	B-NP
gap	gap	NN	I-NP
fill	fill	VB	0
steps	steps	NNS	0
typically	typically	RB	0
used	used	VBN	0
in	in	IN	0
the	the	DT	0
conductor	conductor	JJ	B-NP
metal	metal	NN	I-NP
metallization	metallization	JJ	I-NP
process	process	NN	I-NP
such	such	JJ	0
as	as	IN	0
aluminum	aluminum	NN	B-NP
.	.	.	0
The	The	DT	0
elimination	elimination	NN	0
of	of	IN	0
metal	metal	NN	0
etch	etch	NN	0
steps	steps	NNS	0
is	is	VBZ	0
important	important	JJ	0
as	as	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	B-NP
industry	industry	NN	I-NP
move	move	NN	I-NP
from	from	IN	0
aluminum	aluminum	NN	B-NP
(	(	-LRB-	0
Al	Al	NNP	0
)	)	-RRB-	0
to	to	TO	0
other	other	JJ	0
metallization	metallization	JJ	B-NP
material	material	JJ	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
copper	copper	NN	B-NP
,	,	,	0
which	which	WDT	0
are	are	VBP	0
very	very	RB	0
difficult	difficult	JJ	0
to	to	TO	0
etch	etch	VB	0
.	.	.	0
From	From	IN	0
a	a	DT	0
reliability	reliability	JJ	B-NP
perspective	perspective	NN	I-NP
,	,	,	0
one	one	CD	0
of	of	IN	0
the	the	DT	0
most	most	RBS	0
critical	critical	JJ	B-NP
area	area	NN	I-NP
in	in	IN	0
a	a	DT	0
Cu	Cu	NNP	B-NP
dual-damascene	dual-damascene	NNP	B-NP
(	(	-LRB-	0
DD	DD	NNP	B-NP
)	)	-RRB-	0
structure	structure	NN	0
is	is	VBZ	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	B-NP
where	where	WRB	0
two	two	CD	0
metal	metal	NN	0
levels	levels	NNS	0
meet	meet	VBP	0
.	.	.	0
In	In	IN	0
the	the	DT	0
typical	typical	JJ	0
manufacturing	manufacturing	NN	0
sequence	sequence	NN	0
,	,	,	0
after	after	IN	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
opened	opened	VBN	0
to	to	TO	0
the	the	DT	0
underlying	underlying	JJ	0
metal	metal	NN	B-NP
conductor	conductor	NN	I-NP
,	,	,	0
it	it	PRP	0
will	will	MD	0
undergo	undergo	VB	0
a	a	DT	0
wet	wet	JJ	0
clean	clean	JJ	0
process	process	NN	0
to	to	TO	0
remove	remove	VB	0
polymers	polymers	NNS	0
and	and	CC	0
other	other	JJ	0
impurities	impurities	NNS	0
generated	generated	VBN	0
during	during	IN	0
etch	etch	NN	0
.	.	.	0
Thereafter	Thereafter	RB	0
,	,	,	0
it	it	PRP	0
will	will	MD	0
undergo	undergo	VB	0
a	a	DT	0
degas	degas	JJ	B-NP
process	process	NN	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
an	an	DT	0
argon	argon	NN	0
(	(	-LRB-	0
Ar	Ar	NNP	0
)	)	-RRB-	0
sputter	sputter	NN	0
and	and	CC	0
hydrogen	hydrogen	NN	B-NP
(	(	-LRB-	0
H2	H2	NNP	0
)	)	-RRB-	0
reactive	reactive	JJ	B-NP
pre-clean	pre-clean	JJ	I-NP
prior	prior	JJ	0
to	to	TO	0
formation	formation	NN	0
of	of	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
,	,	,	0
Cu	Cu	NNP	B-NP
seed	seed	NN	I-NP
deposition	deposition	NN	I-NP
and	and	CC	0
Cu	Cu	NNP	B-NP
plating	plating	NN	I-NP
.	.	.	0
These	These	DT	0
pre-clean	pre-clean	JJ	B-NP
process	process	NN	I-NP
are	are	VBP	0
designed	designed	VBN	0
to	to	TO	0
remove	remove	VB	0
Cu	Cu	JJ	B-NP
oxide	oxide	NN	I-NP
and	and	CC	0
etch	etch	JJ	0
residues	residues	NNS	0
(	(	-LRB-	0
if	if	IN	0
any	any	DT	0
)	)	-RRB-	0
from	from	IN	0
the	the	DT	0
via	via	IN	0
bottom	bottom	NN	0
.	.	.	0
Insufficient	Insufficient	JJ	B-NP
pre-clean	pre-clean	NN	I-NP
will	will	MD	0
result	result	VB	0
in	in	IN	0
increased	increased	VBN	0
via	via	IN	0
resistance	resistance	NN	0
,	,	,	0
reduced	reduced	VBN	B-NP
yield	yield	NN	I-NP
and	and	CC	0
degraded	degraded	JJ	0
interconnect	interconnect	JJ	0
reliability	reliability	NN	0
.	.	.	0
On	On	IN	0
the	the	DT	0
other	other	JJ	0
hand	hand	NN	0
,	,	,	0
an	an	DT	0
aggressive	aggressive	JJ	B-NP
sputter	sputter	JJ	0
pre-clean	pre-clean	JJ	B-NP
process	process	NN	I-NP
leads	leads	VBZ	0
to	to	TO	0
loss	loss	NN	0
of	of	IN	0
the	the	DT	0
critical	critical	JJ	B-NP
dimension	dimension	NN	I-NP
(	(	-LRB-	0
CD	CD	NNP	0
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
metal	metal	NN	B-NP
conductor	conductor	NN	I-NP
,	,	,	0
and	and	CC	0
contaminates	contaminates	VBG	0
the	the	DT	0
via	via	IN	0
sidewall	sidewall	NN	B-NP
leading	leading	VBG	0
to	to	TO	0
poor	poor	JJ	0
adhesion	adhesion	NN	B-NP
between	between	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
inter-metal	inter-metal	JJ	B-NP
dielectric	dielectric	NN	I-NP
(	(	-LRB-	0
IMD	IMD	NNP	B-NP
)	)	-RRB-	0
layer	layer	NN	0
,	,	,	0
and	and	CC	0
forms	forms	NNS	0
voids	voids	VBN	0
at	at	IN	0
the	the	DT	0
bottom	bottom	JJ	0
corners	corners	NNS	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
reactive	reactive	JJ	B-NP
pre-clean	pre-clean	JJ	I-NP
process	process	NN	I-NP
have	have	VBP	0
limitations	limitations	NNS	0
such	such	JJ	0
as	as	IN	0
their	their	PRP$	0
reactivity	reactivity	NN	B-NP
with	with	IN	0
a	a	DT	0
wide	wide	JJ	0
range	range	NN	0
of	of	IN	0
contaminant	contaminant	NN	B-NP
such	such	JJ	0
as	as	IN	0
carbon	carbon	NN	B-NP
,	,	,	0
fluorine	fluorine	NN	0
,	,	,	0
Cu	Cu	NNP	B-NP
oxide	oxide	NN	I-NP
and	and	CC	0
etch	etch	JJ	0
residues	residues	NNS	0
which	which	WDT	0
all	all	RB	0
have	have	VBP	0
very	very	RB	0
different	different	JJ	0
etch	etch	JJ	0
chemistries	chemistries	NN	0
.	.	.	0
It	It	PRP	0
also	also	RB	0
reacts	reacts	VBN	0
with	with	IN	0
constituents	constituents	NNS	0
of	of	IN	0
a	a	DT	0
low-k	low-k	JJ	B-NP
IMD	IMD	NNP	I-NP
layer	layer	NN	I-NP
leading	leading	VBG	0
to	to	TO	0
loss	loss	NN	0
of	of	IN	0
CD	CD	NNP	0
and	and	CC	0
increased	increased	VBD	0
k	k	JJ	B-NP
value	value	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
the	the	DT	0
extendibility	extendibility	NN	B-NP
of	of	IN	0
existing	existing	VBG	0
sputter	sputter	NNS	0
and	and	CC	0
reactive	reactive	JJ	B-NP
pre-clean	pre-clean	JJ	I-NP
process	process	NN	I-NP
for	for	IN	0
future	future	JJ	0
interconnect	interconnect	JJ	0
application	application	NN	B-NP
is	is	VBZ	0
questionable	questionable	JJ	0
.	.	.	0
One	One	CD	0
proposed	proposed	JJ	0
solution	solution	NN	B-NP
,	,	,	0
referred	referred	VBD	0
to	to	TO	0
as	as	IN	0
a	a	DT	0
barrier	barrier	NN	0
first	first	JJ	0
approach	approach	NN	0
,	,	,	0
skips	skips	VBG	0
the	the	DT	0
pre-clean	pre-clean	JJ	B-NP
process	process	NN	I-NP
by	by	IN	0
selectively	selectively	RB	0
removing	removing	VBG	0
the	the	DT	0
deposited	deposited	JJ	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
and	and	CC	0
contaminant	contaminant	NN	B-NP
only	only	RB	0
from	from	IN	0
the	the	DT	0
via	via	IN	0
bottom	bottom	NN	0
.	.	.	0
However	However	RB	0
,	,	,	0
these	these	DT	0
selectively	selectively	RB	0
removed	removed	VBN	B-NP
contaminant	contaminant	NN	I-NP
are	are	VBP	0
re-deposited	re-deposited	JJ	0
on	on	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
at	at	IN	0
the	the	DT	0
via	via	IN	0
sidewalls	sidewalls	JJ	B-NP
prior	prior	JJ	I-NP
to	to	TO	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
deposition	deposition	VB	I-NP
and	and	CC	0
electroplating	electroplating	NN	0
of	of	IN	0
the	the	DT	0
metal	metal	NN	0
,	,	,	0
which	which	WDT	0
poses	poses	VBZ	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
same	same	JJ	0
reliability	reliability	JJ	B-NP
concern	concern	NN	I-NP
.	.	.	0
Solutions	Solutions	NNS	0
to	to	TO	0
these	these	DT	0
problems	problems	NNS	0
have	have	VBP	0
been	been	VBN	0
long	long	RB	0
sought	sought	VBN	0
but	but	CC	0
prior	prior	JJ	0
development	development	NN	B-NP
have	have	VBP	0
not	not	RB	0
taught	taught	VBN	0
or	or	CC	0
suggested	suggested	VBD	0
any	any	DT	0
solutions	solutions	NNS	0
and	and	CC	0
,	,	,	0
thus	thus	RB	0
,	,	,	0
solutions	solutions	NNS	0
to	to	TO	0
these	these	DT	0
problems	problems	NNS	0
have	have	VBP	0
long	long	RB	0
eluded	eluded	VBD	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
provides	provides	VBZ	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
that	that	WDT	0
includes	includes	VBZ	0
providing	providing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
provided	provided	VBD	0
thereon	thereon	VBN	0
.	.	.	0
A	A	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
,	,	,	0
and	and	CC	0
a	a	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
.	.	.	0
A	A	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
.	.	.	0
A	A	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NNS	0
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
wet	wet	JJ	0
cleaned	cleaned	NN	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
deposited	deposited	VBN	0
to	to	TO	0
line	line	VB	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
.	.	.	0
The	The	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
is	is	VBZ	0
selectively	selectively	RB	0
etched	etched	VBN	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
,	,	,	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
is	is	VBZ	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
.	.	.	0
The	The	DT	0
present	present	JJ	0
invention	invention	NN	0
provides	provides	VBZ	0
for	for	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
in	in	IN	0
which	which	WDT	0
wet	wet	VBP	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
performed	performed	VBN	0
while	while	IN	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
closed	closed	VBN	0
to	to	TO	0
contact	contact	VB	0
with	with	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
etched	etched	VBN	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
after	after	IN	0
wet	wet	JJ	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
thereby	thereby	RB	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
in	in	IN	0
the	the	DT	0
via	via	NN	0
between	between	IN	0
conductor	conductor	JJ	B-NP
core	core	NN	I-NP
.	.	.	0
certain	certain	JJ	B-NP
embodiment	embodiment	NN	I-NP
of	of	IN	0
the	the	DT	0
invention	invention	NNS	0
have	have	VBP	0
other	other	JJ	0
advantages	advantages	NNS	0
in	in	IN	0
addition	addition	NN	0
to	to	TO	0
or	or	CC	0
in	in	IN	0
place	place	NN	0
of	of	IN	0
those	those	DT	0
mentioned	mentioned	VBN	0
above	above	IN	0
.	.	.	0
The	The	DT	0
advantages	advantages	NNS	0
will	will	MD	0
become	become	VB	0
apparent	apparent	JJ	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
from	from	IN	0
a	a	DT	0
reading	reading	NN	0
of	of	IN	0
the	the	DT	0
following	following	JJ	0
detailed	detailed	JJ	0
description	description	NN	0
when	when	WRB	0
taken	taken	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
system	system	NN	I-NP
cross-sectional	cross-sectional	JJ	I-NP
view	view	NN	I-NP
at	at	IN	0
an	an	DT	0
intermediate	intermediate	JJ	0
stage	stage	NN	0
of	of	IN	0
manufacture	manufacture	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
;	;	:	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
after	after	IN	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
deposition	deposition	NN	I-NP
;	;	:	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
after	after	IN	0
selectively	selectively	RB	0
removing	removing	VBG	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
;	;	:	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
after	after	IN	0
formation	formation	NN	0
of	of	IN	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
;	;	:	0
and	and	CC	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
of	of	IN	0
a	a	DT	0
system	system	NN	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
term	term	NN	0
horizontal	horizontal	VBZ	0
as	as	RB	0
used	used	VBN	0
in	in	IN	0
herein	herein	NN	0
is	is	VBZ	0
defined	defined	VBN	0
as	as	IN	0
a	a	DT	0
plane	plane	NN	0
parallel	parallel	NN	0
to	to	TO	0
the	the	DT	0
conventional	conventional	JJ	0
plane	plane	NN	0
or	or	CC	0
surface	surface	NN	0
of	of	IN	0
a	a	DT	0
wafer	wafer	NN	0
or	or	CC	0
substrate	substrate	NN	0
,	,	,	0
regardless	regardless	RB	0
of	of	IN	0
its	its	PRP$	0
orientation	orientation	NN	0
.	.	.	0
The	The	DT	0
term	term	NN	0
vertical	vertical	NN	0
refers	refers	VBZ	0
to	to	TO	0
a	a	DT	0
direction	direction	NN	0
perpendicular	perpendicular	NN	0
to	to	TO	0
the	the	DT	0
horizontal	horizontal	NN	0
as	as	IN	0
just	just	RB	0
defined	defined	VBN	0
.	.	.	0
Terms	Terms	NNS	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
on	on	IN	0
,	,	,	0
above	above	RB	0
,	,	,	0
below	below	RB	0
,	,	,	0
side	side	NN	0
(	(	-LRB-	0
as	as	RB	0
in	in	IN	0
sidewall	sidewall	CD	0
)	)	-RRB-	0
,	,	,	0
higher	higher	JJR	0
,	,	,	0
lower	lower	JJR	0
,	,	,	0
over	over	RB	0
,	,	,	0
and	and	CC	0
under	under	IN	0
,	,	,	0
are	are	VBP	0
defined	defined	VBN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
horizontal	horizontal	JJ	0
plane	plane	NN	0
.	.	.	0
The	The	DT	0
term	term	NN	B-NP
processing	processing	NN	I-NP
as	as	IN	0
used	used	JJ	0
herein	herein	NN	0
includes	includes	VBZ	0
deposition	deposition	VBN	B-NP
of	of	IN	0
material	material	NN	0
or	or	CC	0
photoresist	photoresist	NN	0
,	,	,	0
patterning	patterning	NN	0
,	,	,	0
exposure	exposure	NN	0
,	,	,	0
development	development	NN	0
,	,	,	0
etching	etching	NN	0
,	,	,	0
cleaning	cleaning	VBG	0
,	,	,	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
removal	removal	NN	0
of	of	IN	0
the	the	DT	0
material	material	NN	0
or	or	CC	0
photoresist	photoresist	VBP	0
as	as	RB	0
required	required	VBN	0
in	in	IN	0
forming	forming	VBG	0
a	a	DT	0
described	described	JJ	0
structure	structure	NN	0
.	.	.	0
The	The	DT	0
term	term	NN	0
forming	forming	VBG	0
as	as	RB	0
used	used	VBN	0
herein	herein	NN	0
includes	includes	VBZ	0
processes	processes	JJ	0
such	such	JJ	0
as	as	IN	0
depositing	depositing	NN	0
,	,	,	0
growing	growing	VBG	0
,	,	,	0
building	building	NN	0
,	,	,	0
chemically	chemically	RB	0
combining	combining	VBG	0
,	,	,	0
or	or	CC	0
other	other	JJ	0
processes	processes	NNS	0
for	for	IN	0
forming	forming	VBG	B-NP
layer	layer	NN	I-NP
,	,	,	0
films	films	NNS	0
,	,	,	0
and	and	CC	0
structures	structures	NNS	0
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
1	1	CD	0
,	,	,	0
therein	therein	RB	0
is	is	VBZ	0
shown	shown	VBN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
system	system	NN	I-NP
cross-sectional	cross-sectional	JJ	I-NP
view	view	NN	I-NP
100	100	CD	0
at	at	IN	0
an	an	DT	0
intermediate	intermediate	JJ	0
stage	stage	NN	0
of	of	IN	0
manufacture	manufacture	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
semiconductor	semiconductor	NN	B-NP
system	system	NN	I-NP
100	100	CD	0
has	has	VBZ	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
channels	channels	NNS	0
102	102	CD	0
and	and	CC	0
104	104	CD	0
connected	connected	VBN	0
by	by	IN	0
a	a	DT	0
via	via	IN	0
106	106	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
channels	channels	NNS	0
102	102	CD	0
and	and	CC	0
104	104	CD	0
are	are	VBP	0
respectively	respectively	RB	0
disposed	disposed	VBN	0
in	in	IN	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
dielectric	dielectric	NN	B-NP
layers	layers	VBD	0
108	108	CD	0
and	and	CC	0
110	110	CD	0
.	.	.	0
The	The	DT	0
via	via	IN	0
106	106	CD	0
is	is	VBZ	0
a	a	DT	0
part	part	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
and	and	CC	0
is	is	VBZ	0
disposed	disposed	VBN	0
in	in	IN	0
a	a	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
112	112	CD	0
.	.	.	0
A	A	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
102	102	CD	0
is	is	VBZ	0
disposed	disposed	VBN	0
in	in	IN	0
a	a	DT	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
114	114	CD	0
and	and	CC	0
is	is	VBZ	0
on	on	IN	0
a	a	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
116	116	CD	0
.	.	.	0
Generally	Generally	RB	0
,	,	,	0
metal	metal	NN	0
contacts	contacts	NNS	0
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
are	are	VBP	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
116	116	CD	0
to	to	TO	0
connect	connect	VB	0
to	to	TO	0
an	an	DT	0
operative	operative	JJ	B-NP
semiconductor	semiconductor	NN	I-NP
device	device	NN	I-NP
(	(	-LRB-	0
not	not	RB	0
shown	shown	VBN	0
)	)	-RRB-	0
.	.	.	0
This	This	DT	0
is	is	VBZ	0
represented	represented	VBN	0
by	by	IN	0
the	the	DT	0
contact	contact	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
102	102	CD	0
with	with	IN	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
gate	gate	NN	I-NP
118	118	CD	0
embedded	embedded	NN	0
in	in	IN	0
the	the	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
116	116	CD	0
.	.	.	0
The	The	DT	0
various	various	JJ	0
layers	layers	NNS	0
above	above	IN	0
the	the	DT	0
device	device	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
116	116	CD	0
are	are	VBP	0
sequentially	sequentially	VBN	0
:	:	:	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
114	114	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
108	108	CD	0
,	,	,	0
a	a	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
120	120	CD	0
,	,	,	0
the	the	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
112	112	CD	0
,	,	,	0
a	a	DT	0
second	second	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
111	111	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
next	next	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
114	114	CD	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
channel	channel	NN	0
102	102	CD	0
includes	includes	VBZ	0
a	a	DT	0
barrier	barrier	NN	B-NP
layer	layer	NN	I-NP
116	116	CD	0
and	and	CC	0
a	a	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
118	118	CD	0
around	around	IN	0
a	a	DT	0
conductor	conductor	JJ	B-NP
core	core	NN	I-NP
130	130	CD	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
are	are	VBP	0
formed	formed	VBN	0
using	using	VBG	0
a	a	DT	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
etching	etching	JJ	I-NP
process	process	NN	I-NP
to	to	TO	0
etch	etch	VB	0
the	the	DT	0
next	next	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
114	114	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
110	110	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
stop	stop	NN	0
layer	layer	NN	0
111	111	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
112	112	CD	0
.	.	.	0
The	The	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
undergo	undergo	CD	0
a	a	DT	0
wet	wet	JJ	0
clean	clean	JJ	0
process	process	NN	0
to	to	TO	0
remove	remove	VB	0
contaminant	contaminant	NN	B-NP
and	and	CC	0
residue	residue	VB	0
left	left	VBN	0
by	by	IN	0
the	the	DT	0
etching	etching	JJ	0
process	process	NN	0
.	.	.	0
The	The	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
remains	remains	VBZ	0
closed	closed	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
during	during	IN	0
the	the	DT	0
wet	wet	JJ	0
clean	clean	JJ	0
process	process	NN	0
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
2	2	CD	0
,	,	,	0
therein	therein	RB	0
is	is	VBZ	0
shown	shown	VBN	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
1	1	CD	0
after	after	IN	0
further	further	JJ	0
processing	processing	NN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
A	A	DT	0
pore	pore	JJ	B-NP
sealant	sealant	NN	I-NP
202	202	CD	0
is	is	VBZ	0
selectively	selectively	RB	0
applied	applied	VBN	0
to	to	TO	0
the	the	DT	0
sidewall	sidewall	NN	B-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
204	204	CD	0
is	is	VBZ	0
formed	formed	VBN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
by	by	IN	0
deposition	deposition	NN	B-NP
,	,	,	0
on	on	IN	0
the	the	DT	0
surfaces	surfaces	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
,	,	,	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
upper	upper	JJ	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
therein	therein	RB	0
is	is	VBZ	0
shown	shown	VBN	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
after	after	IN	0
selectively	selectively	RB	0
removing	removing	VBG	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
204	204	CD	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
110	110	CD	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
.	.	.	0
The	The	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
204	204	CD	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
120	120	CD	0
are	are	VBP	0
removed	removed	VBN	0
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
using	using	VBG	0
a	a	DT	0
selective	selective	JJ	B-NP
etching	etching	JJ	I-NP
process	process	NN	I-NP
300	300	CD	0
.	.	.	0
Since	Since	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
is	is	VBZ	0
opened	opened	VBN	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
at	at	IN	0
this	this	DT	0
stage	stage	NN	0
minimum	minimum	NN	0
contaminants	contaminants	NNS	0
are	are	VBP	0
re-deposited	re-deposited	JJ	0
on	on	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
204	204	CD	0
at	at	IN	0
the	the	DT	0
via	via	IN	0
sidewalls	sidewalls	VBG	0
thereby	thereby	RB	0
reducing	reducing	VBG	B-NP
reliability	reliability	JJ	I-NP
concern	concern	NN	I-NP
due	due	JJ	0
to	to	TO	0
the	the	DT	0
presence	presence	NN	0
of	of	IN	0
such	such	JJ	0
contaminant	contaminant	NN	B-NP
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
4	4	CD	0
,	,	,	0
therein	therein	RB	0
is	is	VBZ	0
shown	shown	VBN	0
the	the	DT	0
structure	structure	NN	0
of	of	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
after	after	IN	0
formation	formation	NN	0
of	of	IN	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
400	400	CD	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
.	.	.	0
A	A	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
402	402	CD	0
is	is	VBZ	0
formed	formed	VBN	0
,	,	,	0
such	such	JJ	0
as	as	IN	0
by	by	IN	0
deposition	deposition	NN	B-NP
,	,	,	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
104	104	CD	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
106	106	CD	0
.	.	.	0
A	A	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer	layer	NN	0
404	404	CD	0
is	is	VBZ	0
formed	formed	VBN	0
,	,	,	0
typically	typically	RB	0
by	by	IN	0
a	a	DT	0
deposition	deposition	JJ	B-NP
process	process	NN	I-NP
,	,	,	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	VBD	0
402	402	CD	0
,	,	,	0
and	and	CC	0
the	the	DT	0
conductor	conductor	JJ	B-NP
metal	metal	NN	I-NP
,	,	,	0
such	such	JJ	0
as	as	IN	0
Cu	Cu	NNP	B-NP
,	,	,	0
is	is	VBZ	0
formed	formed	VBN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	IN	0
typically	typically	RB	0
using	using	VBG	0
an	an	DT	0
electrochemical	electrochemical	JJ	B-NP
plate	plate	NN	I-NP
(	(	-LRB-	0
ECP	ECP	NNP	B-NP
)	)	-RRB-	0
process	process	NN	0
to	to	TO	0
form	form	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
400	400	CD	0
.	.	.	0
A	A	DT	0
chemical	chemical	JJ	B-NP
mechanical	mechanical	JJ	I-NP
planarization	planarization	NN	I-NP
(	(	-LRB-	0
CMP	CMP	NNP	B-NP
)	)	-RRB-	0
process	process	NN	0
is	is	VBZ	0
performed	performed	VBN	0
to	to	TO	0
level	level	VB	0
the	the	DT	0
upper	upper	JJ	0
surface	surface	NN	0
of	of	IN	0
the	the	DT	0
structure	structure	NN	0
,	,	,	0
and	and	CC	0
the	the	DT	0
upper	upper	JJ	0
surface	surface	NN	0
is	is	VBZ	0
capped	capped	VBN	0
with	with	IN	0
a	a	DT	0
cap	cap	NN	B-NP
dielectric	dielectric	NN	I-NP
layer	layer	NN	I-NP
406	406	CD	0
.	.	.	0
additional	additional	JJ	B-NP
dielectric	dielectric	JJ	I-NP
layer	layer	NN	I-NP
and	and	CC	0
conductor	conductor	JJ	B-NP
core	core	NN	I-NP
may	may	MD	0
be	be	VB	0
formed	formed	VBN	0
over	over	IN	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
as	as	IN	0
required	required	VBN	0
in	in	IN	0
a	a	DT	0
particular	particular	JJ	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
design	design	NN	0
.	.	.	0
Referring	Referring	VBG	0
now	now	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
5	5	CD	0
,	,	,	0
therein	therein	RB	0
is	is	VBZ	0
shown	shown	VBN	0
a	a	DT	0
flow	flow	NN	B-NP
chart	chart	NN	I-NP
of	of	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
500	500	CD	0
of	of	IN	0
the	the	DT	0
present	present	JJ	0
invention	invention	NN	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
500	500	CD	0
includes	includes	VBZ	0
providing	providing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
provided	provided	VBD	0
thereon	thereon	VBN	0
in	in	IN	0
a	a	DT	0
block	block	NN	0
502	502	CD	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NN	0
in	in	IN	0
a	a	DT	0
block	block	NN	0
504	504	CD	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
506	506	CD	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
508	508	CD	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
510	510	CD	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
512	512	CD	0
;	;	:	0
wet	wet	VBP	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
514	514	CD	0
;	;	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
line	line	VB	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
516	516	CD	0
;	;	:	0
selectively	selectively	RB	0
etching	etching	VB	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
opening	opening	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
518	518	CD	0
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
a	a	DT	0
block	block	NN	0
520	520	CD	0
.	.	.	0
In	In	IN	0
various	various	JJ	0
embodiments	embodiments	NN	0
,	,	,	0
the	the	DT	0
diffusion	diffusion	JJ	B-NP
barrier	barrier	NN	I-NP
layer	layer	NN	I-NP
are	are	VBP	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
tantalum	tantalum	NNS	0
(	(	-LRB-	0
Ta	Ta	NNP	0
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
(	(	-LRB-	0
Ti	Ti	NNP	0
)	)	-RRB-	0
,	,	,	0
tungsten	tungsten	NNS	0
(	(	-LRB-	0
W	W	NNP	0
)	)	-RRB-	0
,	,	,	0
tantalum	tantalum	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TaN	TaN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
titanium	titanium	NN	B-NP
nitride	nitride	NN	I-NP
(	(	-LRB-	0
TiN	TiN	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
bi-layer	bi-layer	NN	B-NP
thereof	thereof	NN	0
,	,	,	0
alloys	alloys	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
.	.	.	0
The	The	DT	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
(	(	-LRB-	0
where	where	WRB	0
used	used	VBN	0
)	)	-RRB-	0
are	are	VBP	0
of	of	IN	0
materials	materials	NNS	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
gold	gold	NN	0
(	(	-LRB-	0
Au	Au	NNP	0
)	)	-RRB-	0
,	,	,	0
silver	silver	NN	B-NP
(	(	-LRB-	0
Ag	Ag	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
alloys	alloys	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
with	with	IN	0
one	one	CD	0
or	or	CC	0
more	more	JJR	0
of	of	IN	0
the	the	DT	0
above	above	JJ	0
elements	elements	NNS	0
.	.	.	0
The	The	DT	0
conductor	conductor	JJ	B-NP
core	core	NN	I-NP
with	with	IN	0
or	or	CC	0
without	without	IN	0
seed	seed	NN	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
of	of	IN	0
conductor	conductor	JJ	B-NP
material	material	JJ	I-NP
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
as	as	IN	0
copper	copper	NN	B-NP
(	(	-LRB-	0
Cu	Cu	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
aluminum	aluminum	NN	B-NP
(	(	-LRB-	0
Al	Al	NNP	0
)	)	-RRB-	0
,	,	,	0
gold	gold	NN	0
,	,	,	0
silver	silver	NN	B-NP
,	,	,	0
alloys	alloys	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
.	.	.	0
The	The	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
are	are	VBP	0
of	of	IN	0
dielectric	dielectric	JJ	B-NP
material	material	JJ	I-NP
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
oxide	oxide	NN	I-NP
(	(	-LRB-	0
SiOx	SiOx	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tetraethylorthosilicata	tetraethylorthosilicata	NN	B-NP
(	(	-LRB-	0
TEOS	TEOS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
borophosphosilicata	borophosphosilicata	NN	B-NP
(	(	-LRB-	0
BPSG	BPSG	NNP	B-NP
)	)	-RRB-	0
glass	glass	NN	0
,	,	,	0
etc.	etc.	FW	0
with	with	IN	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
from	from	IN	0
4.2	4.2	CD	0
to	to	TO	0
3.9	3.9	CD	0
or	or	CC	0
low	low	JJ	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
dielectric	dielectric	JJ	I-NP
material	material	JJ	I-NP
such	such	JJ	0
as	as	IN	0
fluorinated	fluorinated	JJ	B-NP
tetraethylorthosilicata	tetraethylorthosilicata	NN	I-NP
(	(	-LRB-	0
FTEOS	FTEOS	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
hydrogen	hydrogen	NN	B-NP
silsesquioxana	silsesquioxana	NN	I-NP
(	(	-LRB-	0
HSQ	HSQ	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
bis-benzocyclobutene	bis-benzocyclobutene	NNP	B-NP
(	(	-LRB-	0
BCB	BCB	NNP	B-NP
)	)	-RRB-	0
,	,	,	0
tetramethylorthosi	tetramethylorthosi	NN	B-NP
(	(	-LRB-	0
tetramethylorthosi	tetramethylorthosi	NN	B-NP
licate	licate	NN	I-NP
)	)	-RRB-	0
,	,	,	0
omct	omct	NN	B-NP
(	(	-LRB-	0
octamethyleyclotetrasiloxane	octamethyleyclotetrasiloxane	LS	B-NP
)	)	-RRB-	0
,	,	,	0
hmd	hmd	NN	B-NP
(	(	-LRB-	0
hexamethyidisiloxane	hexamethyidisiloxane	LS	B-NP
)	)	-RRB-	0
,	,	,	0
SOB	SOB	NNP	B-NP
(	(	-LRB-	0
trimethylsilyl	trimethylsilyl	NN	B-NP
borate	borate	NN	I-NP
)	)	-RRB-	0
,	,	,	0
dadb	dadb	NN	B-NP
(	(	-LRB-	0
diacetoxyditertiarybutosiloxane	diacetoxyditertiarybutosiloxane	LS	B-NP
)	)	-RRB-	0
,	,	,	0
SOP	SOP	NNP	B-NP
(	(	-LRB-	0
trimethylsilil	trimethylsilil	NN	B-NP
phosphate	phosphate	NN	I-NP
)	)	-RRB-	0
,	,	,	0
etc.	etc.	FW	0
with	with	IN	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
below	below	IN	0
3.9	3.9	CD	0
to	to	TO	0
2.5	2.5	CD	0
.	.	.	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
dielectric	dielectric	JJ	I-NP
material	material	JJ	I-NP
ultra-low	ultra-low	NN	I-NP
,	,	,	0
having	having	VBG	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
below	below	IN	0
2.5	2.5	CD	0
and	and	CC	0
which	which	WDT	0
are	are	VBP	0
available	available	JJ	0
include	include	VBP	0
commercially	commercially	RB	0
available	available	JJ	0
Teflon-AF	Teflon-AF	NN	B-NP
,	,	,	0
Teflon	Teflon	NNP	B-NP
microemulsion	microemulsion	NN	I-NP
,	,	,	0
polimide	polimide	JJ	B-NP
nanofoam	nanofoam	NN	I-NP
,	,	,	0
silica	silica	JJ	B-NP
aerogel	aerogel	NN	I-NP
,	,	,	0
silica	silica	JJ	B-NP
xerogel	xerogel	NN	I-NP
,	,	,	0
and	and	CC	0
mesoporous	mesoporous	JJ	B-NP
silica	silica	NN	I-NP
.	.	.	0
The	The	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
and	and	CC	0
capping	capping	JJ	0
layers	layers	NNS	0
(	(	-LRB-	0
where	where	WRB	0
used	used	VBN	0
)	)	-RRB-	0
are	are	VBP	0
of	of	IN	0
materials	materials	NNS	0
such	such	JJ	0
as	as	IN	0
silicon	silicon	JJ	B-NP
nitrida	nitrida	NN	I-NP
(	(	-LRB-	0
SixNx	SixNx	NNP	B-NP
)	)	-RRB-	0
or	or	CC	0
silicon	silicon	JJ	B-NP
oxynitrida	oxynitrida	NN	I-NP
(	(	-LRB-	0
SiON	SiON	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
While	While	IN	0
the	the	DT	0
invention	invention	NN	0
has	has	VBZ	0
been	been	VBN	0
described	described	VBN	0
in	in	IN	0
conjunction	conjunction	NN	0
with	with	IN	0
a	a	DT	0
specific	specific	JJ	0
best	best	JJS	0
mode	mode	NN	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
to	to	TO	0
be	be	VB	0
understood	understood	VBN	0
that	that	IN	0
many	many	JJ	0
alternatives	alternatives	NNS	0
,	,	,	0
modification	modification	NN	B-NP
,	,	,	0
and	and	CC	0
variations	variations	NNS	0
will	will	MD	0
be	be	VB	0
apparent	apparent	JJ	0
to	to	TO	0
those	those	DT	0
skilled	skilled	JJ	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
in	in	IN	0
light	light	NN	0
of	of	IN	0
the	the	DT	0
aforegoing	aforegoing	JJ	B-NP
description	description	NN	I-NP
.	.	.	0
Accordingly	Accordingly	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
intended	intended	VBN	0
to	to	TO	0
embrace	embrace	VB	0
all	all	DT	0
such	such	JJ	0
alternatives	alternatives	NNS	0
,	,	,	0
modification	modification	NN	B-NP
,	,	,	0
and	and	CC	0
variations	variations	NNS	0
that	that	IN	0
fall	fall	NN	0
within	within	IN	0
the	the	DT	0
scope	scope	NN	0
and	and	CC	0
equivalents	equivalents	NNS	0
of	of	IN	0
the	the	DT	0
included	included	JJ	0
claims	claims	NNS	0
.	.	.	0
All	All	DT	0
matters	matters	NNS	0
hithertofore	hithertofore	VBP	0
set	set	VBN	0
forth	forth	RB	0
or	or	CC	0
shown	shown	VBN	0
in	in	IN	0
the	the	DT	0
accompanying	accompanying	JJ	0
drawings	drawings	NNS	0
are	are	VBP	0
to	to	TO	0
be	be	VB	0
interpreted	interpreted	VBN	0
in	in	IN	0
an	an	DT	0
illustrative	illustrative	NN	0
and	and	CC	0
non-limiting	non-limiting	JJ	B-NP
sense	sense	NN	I-NP
.	.	.	0
1	1	LS	0
.	.	.	0
An	An	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
providing	providing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
provided	provided	VBD	0
thereon	thereon	VBN	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NNS	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
via	via	NN	0
closed	closed	VBD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
wet	wet	VBP	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
in	in	IN	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
selectively	selectively	RB	0
etching	etching	VB	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
stop	stop	NN	B-NP
laver	laver	NN	I-NP
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core.	core.	CD	I-NP
2	2	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
wherein	wherein	NNS	0
depositing	depositing	VBG	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
an	an	DT	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
material	material	JJ	I-NP
ultra-low	ultra-low	JJ	I-NP
3	3	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
wherein	wherein	NNS	0
forming	forming	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
conductor	conductor	NN	B-NP
cores	cores	NN	I-NP
deposit	deposit	NN	I-NP
a	a	DT	0
material	material	NN	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
copper	copper	NN	B-NP
,	,	,	0
aluminum	aluminum	NN	B-NP
,	,	,	0
gold	gold	NN	0
,	,	,	0
silver	silver	NN	B-NP
,	,	,	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
combination	combination	NN	B-NP
thereof.	thereof.	CD	0
4	4	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
pore	pore	JJ	B-NP
sealant	sealant	NN	I-NP
over	over	IN	0
the	the	DT	0
sidewall	sidewall	NN	B-NP
of	of	IN	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	NN	B-NP
layer.	layer.	CD	I-NP
5	5	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
further	further	RBR	0
comprises	comprises	JJ	0
:	:	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer	layer	NN	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
conductor	conductor	JJ	B-NP
metal	metal	NN	I-NP
over	over	IN	0
the	the	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer.	layer.	CD	0
6	6	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
a	a	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
a	a	DT	0
dual	dual	JJ	0
damascene	damascene	NN	0
process.	process.	CD	0
7	7	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	JJ	0
wet	wet	NNS	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
performed	performed	VBN	0
while	while	IN	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
closed	closed	VBN	0
to	to	TO	0
contact	contact	VB	0
with	with	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core.	core.	CD	I-NP
8	8	CD	0
.	.	.	0
An	An	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
providing	providing	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	VBZ	0
having	having	VBG	0
a	a	DT	0
semiconductor	semiconductor	NN	B-NP
device	device	NN	I-NP
provided	provided	VBD	0
thereon	thereon	VBN	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
semiconductor	semiconductor	NN	0
substrate	substrate	NNS	0
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
the	the	DT	0
first	first	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
via	via	NN	0
closed	closed	VBD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
wet	wet	VBP	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
while	while	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
is	is	VBZ	0
present	present	JJ	0
;	;	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
line	line	VB	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
;	;	:	0
selectively	selectively	RB	0
etching	etching	VB	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
only	only	RB	0
after	after	IN	0
wet	wet	JJ	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
;	;	:	0
then	then	RB	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
second	second	JJ	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core.	core.	CD	I-NP
9	9	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBZ	0
depositing	depositing	VBG	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
an	an	DT	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
material	material	JJ	I-NP
ultra-low	ultra-low	JJ	I-NP
10	10	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
conductor	conductor	NN	B-NP
cores	cores	NN	I-NP
deposit	deposit	NN	I-NP
a	a	DT	0
material	material	NN	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
copper	copper	NN	B-NP
,	,	,	0
aluminum	aluminum	NN	B-NP
,	,	,	0
gold	gold	NN	0
,	,	,	0
silver	silver	NN	B-NP
,	,	,	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
combination	combination	NN	B-NP
thereof.	thereof.	CD	0
11	11	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
pore	pore	JJ	B-NP
sealant	sealant	NN	I-NP
over	over	IN	0
the	the	DT	0
sidewall	sidewall	NN	B-NP
of	of	IN	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	NN	B-NP
layer.	layer.	CD	I-NP
12	12	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
further	further	RBR	0
comprises	comprises	JJ	0
:	:	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer	layer	NN	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
conductor	conductor	JJ	B-NP
metal	metal	NN	I-NP
over	over	IN	0
the	the	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer.	layer.	CD	0
13	13	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
a	a	DT	0
channel	channel	NN	0
and	and	CC	0
a	a	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
second	second	JJ	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
a	a	DT	0
dual	dual	JJ	0
damascene	damascene	NN	0
process.	process.	CD	0
14	14	CD	0
.	.	.	0
A	A	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
in	in	IN	0
a	a	DT	0
via	via	IN	0
connecting	connecting	VBG	0
a	a	DT	0
first	first	JJ	0
and	and	CC	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
in	in	IN	0
an	an	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	0
,	,	,	0
comprising	comprising	VBG	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
and	and	CC	0
in	in	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
closed	closed	VBD	0
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
;	;	:	0
wet	wet	VBP	0
cleaning	cleaning	VBG	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
presence	presence	NN	0
of	of	IN	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
;	;	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
line	line	VB	0
the	the	DT	0
via	via	NN	0
;	;	:	0
selectively	selectively	RB	0
etching	etching	VB	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
and	and	CC	0
the	the	DT	0
stop	stop	NN	B-NP
layer	layer	NN	I-NP
from	from	IN	0
the	the	DT	0
bottom	bottom	NN	0
of	of	IN	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
after	after	IN	0
wet	wet	JJ	0
cleaning	cleaning	VBG	0
the	the	DT	0
via	via	NN	0
;	;	:	0
then	then	RB	0
forming	forming	VBG	0
a	a	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
to	to	TO	0
fill	fill	VB	0
the	the	DT	0
via	via	NN	0
to	to	TO	0
connect	connect	VB	0
the	the	DT	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
to	to	TO	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core.	core.	CD	I-NP
15	15	CD	0
.	.	.	0
The	The	DT	0
integrated	integrated	JJ	0
circuit	circuit	NN	B-NP
system	system	NN	I-NP
as	as	IN	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBZ	0
depositing	depositing	VBG	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
an	an	DT	0
dielectric	dielectric	JJ	B-NP
constant	constant	JJ	I-NP
material	material	JJ	I-NP
ultra-low	ultra-low	JJ	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
as	as	RB	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
conductor	conductor	NN	B-NP
core	core	NN	I-NP
comprise	comprise	VBP	0
a	a	DT	0
material	material	NN	0
of	of	IN	0
at	at	IN	0
least	least	JJS	0
one	one	CD	0
of	of	IN	0
copper	copper	NN	B-NP
,	,	,	0
aluminum	aluminum	NN	B-NP
,	,	,	0
gold	gold	NN	0
,	,	,	0
silver	silver	NN	B-NP
,	,	,	0
compounds	compounds	JJ	0
thereof	thereof	NN	0
,	,	,	0
and	and	CC	0
combination	combination	NN	B-NP
thereof.	thereof.	CD	0
17	17	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
as	as	RB	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
forming	forming	VBG	0
a	a	DT	0
pore	pore	JJ	B-NP
sealant	sealant	NN	I-NP
over	over	IN	0
the	the	DT	0
sidewall	sidewall	NN	B-NP
of	of	IN	0
the	the	DT	0
via.	via.	CD	0
18	18	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
as	as	RB	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NN	0
:	:	:	0
depositing	depositing	VBG	0
a	a	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
forming	forming	VBG	0
a	a	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer	layer	NN	0
over	over	IN	0
the	the	DT	0
barrier	barrier	NN	B-NP
metal	metal	NN	I-NP
flash	flash	NN	I-NP
layer	layer	NN	I-NP
;	;	:	0
and	and	CC	0
forming	forming	VBG	0
a	a	DT	0
conductor	conductor	JJ	B-NP
metal	metal	NN	I-NP
over	over	IN	0
the	the	DT	0
metal	metal	NN	0
seed	seed	NN	0
layer.	layer.	CD	0
19	19	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
as	as	RB	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
wherein	wherein	JJ	0
wet	wet	NNS	0
cleaning	cleaning	VBG	0
the	the	DT	0
channel	channel	NN	0
and	and	CC	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
performed	performed	VBN	0
while	while	IN	0
the	the	DT	0
via	via	NN	0
is	is	VBZ	0
closed	closed	VBN	0
to	to	TO	0
contact	contact	VB	0
with	with	IN	0
the	the	DT	0
first	first	JJ	0
conductor	conductor	NN	B-NP
core.	core.	CD	I-NP
20	20	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
for	for	IN	0
reducing	reducing	VBG	B-NP
contaminant	contaminant	NN	I-NP
as	as	RB	0
claimed	claimed	VBN	0
in	in	IN	0
claim	claim	NN	0
14	14	CD	0
,	,	,	0
wherein	wherein	VBZ	0
forming	forming	VBG	0
the	the	DT	0
via	via	NN	0
in	in	IN	0
the	the	DT	0
dielectric	dielectric	JJ	B-NP
layer	layer	NN	I-NP
uses	uses	VBZ	0
a	a	DT	0
dual	dual	JJ	B-NP
damascene	damascene	JJ	I-NP
process	process	NN	I-NP
.	.	.	0
