Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun  6 23:07:51 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pass_through_timing_summary_routed.rpt -pb pass_through_timing_summary_routed.pb -rpx pass_through_timing_summary_routed.rpx -warn_on_violation
| Design       : pass_through
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 549 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1123 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 163 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.712        0.000                      0                  354        0.055        0.000                      0                  354        0.264        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1   {0.000 4.000}        8.000           125.000         
sysclk                   {0.000 4.000}        8.000           125.000         
  RefClk200_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0_1        0.713        0.000                      0                  351        0.120        0.000                      0                  351        0.264        0.000                       0                   166  
  clkfbout_clk_wiz_0_1                                                                                                                                                     5.845        0.000                       0                     3  
sysclk                                                                                                                                                                     2.000        0.000                       0                     1  
  RefClk200_clk_wiz_0          0.712        0.000                      0                  351        0.120        0.000                      0                  351        0.264        0.000                       0                   166  
  clkfbout_clk_wiz_0                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        0.712        0.000                      0                  351        0.055        0.000                      0                  351  
RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          0.712        0.000                      0                  351        0.055        0.000                      0                  351  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0          3.398        0.000                      0                    3        0.354        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          3.398        0.000                      0                    3        0.289        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        3.398        0.000                      0                    3        0.289        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0_1        3.398        0.000                      0                    3        0.354        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=3, routed)           0.067    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X108Y67        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.120    -0.417    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.894    -0.325    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.075    -0.478    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.502    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.867    -0.352    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.581    
    SLICE_X104Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.521    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y69        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.073    -0.342    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out__0_4
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.868    -0.351    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.566    
    SLICE_X103Y69        FDCE (Hold_fdce_C_D)         0.092    -0.474    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/CLK
    SLICE_X107Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.126    -0.289    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.215    -0.540    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.070    -0.470    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.462    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y78    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y81    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X101Y81    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=3, routed)           0.067    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X108Y67        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.537    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.120    -0.417    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.894    -0.325    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.553    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.075    -0.478    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X113Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.481    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.502    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.867    -0.352    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.581    
    SLICE_X104Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.521    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y69        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.073    -0.342    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out__0_4
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.868    -0.351    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.566    
    SLICE_X103Y69        FDCE (Hold_fdce_C_D)         0.092    -0.474    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/CLK
    SLICE_X107Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.126    -0.289    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.215    -0.540    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.070    -0.470    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.462    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y65    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X109Y66    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y79    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y78    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    hdmiin/DataDecoders[1].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X100Y81    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X101Y81    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X109Y62    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=3, routed)           0.067    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X108Y67        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.065    -0.472    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.120    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
                         clock uncertainty            0.065    -0.512    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.437    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.894    -0.325    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.075    -0.413    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.867    -0.352    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.581    
                         clock uncertainty            0.065    -0.516    
    SLICE_X104Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.456    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y69        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.073    -0.342    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out__0_4
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.868    -0.351    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.566    
                         clock uncertainty            0.065    -0.501    
    SLICE_X103Y69        FDCE (Hold_fdce_C_D)         0.092    -0.409    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/CLK
    SLICE_X107Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.126    -0.289    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.215    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.070    -0.405    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.397    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.326ns (34.171%)  route 2.554ns (65.829%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.581     1.506    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.599     2.912    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X105Y81        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.423     2.489    
                         clock uncertainty           -0.065     2.424    
    SLICE_X105Y81        FDRE (Setup_fdre_C_CE)      -0.205     2.219    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.219    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.326ns (34.985%)  route 2.464ns (65.015%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 2.911 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.374ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.850    -2.374    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y79        FDRE (Prop_fdre_C_Q)         0.419    -1.955 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.668    -1.288    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y79        LUT2 (Prop_lut2_I0_O)        0.327    -0.961 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.432    -0.529    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/p_15_in
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.332    -0.197 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.295     0.098    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X108Y80        LUT5 (Prop_lut5_I0_O)        0.124     0.222 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.579     0.801    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte1
    SLICE_X105Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.925 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.491     1.416    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.598     2.911    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X103Y80        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.423     2.488    
                         clock uncertainty           -0.065     2.423    
    SLICE_X103Y80        FDRE (Setup_fdre_C_CE)      -0.205     2.218    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.364%)  route 2.659ns (73.636%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 2.992 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.370ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.854    -2.370    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.456    -1.914 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           0.894    -1.020    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X108Y64        LUT4 (Prop_lut4_I0_O)        0.124    -0.896 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1/O
                         net (fo=1, routed)           0.162    -0.734    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_6__1_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I4_O)        0.124    -0.610 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1/O
                         net (fo=1, routed)           0.452    -0.158    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_5__1_n_0
    SLICE_X108Y64        LUT6 (Prop_lut6_I5_O)        0.124    -0.034 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_3__4/O
                         net (fo=2, routed)           0.580     0.545    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X108Y67        LUT6 (Prop_lut6_I0_O)        0.124     0.669 r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.571     1.241    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.679     2.992    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y62        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.382     2.610    
                         clock uncertainty           -0.065     2.545    
    SLICE_X109Y62        FDRE (Setup_fdre_C_CE)      -0.205     2.340    hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/DataDecoders[0].DecoderX/bbstub_RefClk200
    SLICE_X109Y67        FDRE                                         r  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=3, routed)           0.067    -0.342    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[22]
    SLICE_X108Y67        LUT6 (Prop_lut6_I2_O)        0.045    -0.297 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X108Y67        FDCE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.537    
                         clock uncertainty            0.065    -0.472    
    SLICE_X108Y67        FDCE (Hold_fdce_C_D)         0.120    -0.352    hdmiin/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.602    -0.577    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.436 r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.381    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.870    -0.349    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X103Y67        FDPE                                         r  hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.577    
                         clock uncertainty            0.065    -0.512    
    SLICE_X103Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.437    hdmiin/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.894    -0.325    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X109Y79        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.075    -0.413    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.359    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X113Y76        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.141    -0.415 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.360    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.892    -0.327    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X113Y75        FDPE (Hold_fdpe_C_D)         0.075    -0.416    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y78        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.417 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.867    -0.352    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X104Y71        FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.581    
                         clock uncertainty            0.065    -0.516    
    SLICE_X104Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.456    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.600    -0.579    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X102Y69        FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164    -0.415 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/Q
                         net (fo=3, routed)           0.073    -0.342    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[18]
    SLICE_X103Y69        LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.297    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/p_0_out__0_4
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.868    -0.351    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/bbstub_RefClk200
    SLICE_X103Y69        FDCE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.216    -0.566    
                         clock uncertainty            0.065    -0.501    
    SLICE_X103Y69        FDCE (Hold_fdce_C_D)         0.092    -0.409    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/CLK
    SLICE_X107Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.126    -0.289    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X107Y78        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.215    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X107Y78        FDRE (Hold_fdre_C_D)         0.070    -0.405    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    hdmiin/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.397    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.494     2.042    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.042    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.121    -0.663    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.688    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.688    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.494     2.042    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.042    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.121    -0.598    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.623    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.623    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.494     2.042    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.042    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.121    -0.598    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.623    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.623    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.478ns (48.672%)  route 0.504ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.504    -1.391    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     2.007    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.419ns (54.975%)  route 0.343ns (45.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.845    -2.379    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.419    -1.960 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.343    -1.617    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.671     2.984    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X112Y76        FDCE (Recov_fdce_C_CLR)     -0.494     2.042    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.042    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  3.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.623    -0.556    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X113Y75        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDPE (Prop_fdpe_C_Q)         0.128    -0.428 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X112Y76        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/CLK
    SLICE_X112Y76        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X112Y76        FDCE (Remov_fdce_C_CLR)     -0.121    -0.663    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.688    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.763%)  route 0.198ns (57.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y78        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.207    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y77        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.688    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.481    





