strict digraph "" {
	node [label="\N"];
	"783:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01261f3090>",
		fillcolor=springgreen,
		label="783:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"786:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01261f30d0>",
		fillcolor=springgreen,
		label="786:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"783:IF" -> "786:IF"	 [cond="['clear_crc_init_sel']",
		label="!(clear_crc_init_sel)",
		lineno=783];
	"784:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3310>",
		fillcolor=firebrick,
		label="784:NS
crc_init_sel_ff <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"783:IF" -> "784:NS"	 [cond="['clear_crc_init_sel']",
		label=clear_crc_init_sel,
		lineno=783];
	"779:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01261f3510>",
		fillcolor=springgreen,
		label="779:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"780:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3590>",
		fillcolor=firebrick,
		label="780:NS
crc_init_sel_ff <= RESET_CRC_INIT_SEL;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"779:IF" -> "780:NS"	 [cond="['rst_n']",
		label="(!rst_n)",
		lineno=779];
	"782:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f01261f3550>",
		fillcolor=turquoise,
		label="782:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"779:IF" -> "782:BL"	 [cond="['rst_n']",
		label="!((!rst_n))",
		lineno=779];
	"787:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3110>",
		fillcolor=firebrick,
		label="787:NS
crc_init_sel_ff <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01261f3110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"786:IF" -> "787:NS"	 [cond="['set_crc_init_sel']",
		label=set_crc_init_sel,
		lineno=786];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f01261f38d0>",
		fillcolor=turquoise,
		label="778:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"778:BL" -> "779:IF"	 [cond="[]",
		lineno=None];
	"Leaf_777:AL"	 [def_var="['crc_init_sel_ff']",
		label="Leaf_777:AL"];
	"784:NS" -> "Leaf_777:AL"	 [cond="[]",
		lineno=None];
	"777:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f01261f37d0>",
		clk_sens=False,
		fillcolor=gold,
		label="777:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET_CRC_INIT_SEL', 'set_crc_init_sel', 'clear_crc_init_sel', 'rst_n']"];
	"777:AL" -> "778:BL"	 [cond="[]",
		lineno=None];
	"787:NS" -> "Leaf_777:AL"	 [cond="[]",
		lineno=None];
	"780:NS" -> "Leaf_777:AL"	 [cond="[]",
		lineno=None];
	"782:BL" -> "783:IF"	 [cond="[]",
		lineno=None];
}
