
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003324                       # Number of seconds simulated
sim_ticks                                  3323672500                       # Number of ticks simulated
final_tick                                 3323672500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141380                       # Simulator instruction rate (inst/s)
host_op_rate                                   221960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120682658                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648644                       # Number of bytes of host memory used
host_seconds                                    27.54                       # Real time elapsed on the host
sim_insts                                     3893691                       # Number of instructions simulated
sim_ops                                       6112914                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           53248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               81280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28032                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28032                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              438                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              832                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1270                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8434044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16020832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               24454876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8434044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8434044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8434044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16020832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              24454876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       438.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001105750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2593                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1270                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   81280                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    81280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                134                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                92                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     3323581000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1270                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1044                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      171                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          197                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     404.142132                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    261.534567                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    336.939012                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            44     22.34%     22.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     22.34%     44.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           23     11.68%     56.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           17      8.63%     64.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            7      3.55%     68.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           31     15.74%     84.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.02%     85.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.02%     86.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27     13.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           197                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        53248                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 8434043.967930054292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16020832.377437910065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          438                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          832                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17631000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     29058750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     40253.42                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34926.38                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      22877250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 46689750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     6350000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18013.58                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36763.58                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         24.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      24.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1064                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.78                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2616992.91                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    444015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  6247500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16479270                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1668000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        135150420                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         28472160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         704008860                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               925295445                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             278.395493                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3283149000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2832500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       13520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2912662000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     74137250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       24122750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    296398000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    303600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2820300                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6635370                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                874560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         40997250                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         17856000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         764218440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               845990580                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             254.534880                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3306624750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1834500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3170437750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     46501000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10042000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     89917250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  783289                       # Number of BP lookups
system.cpu.branchPred.condPredicted            783289                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             94763                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               593142                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   49633                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5259                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          593142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             387211                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           205931                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        44688                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2368237                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      591356                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            77                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            36                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      759648                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           138                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6647346                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              94823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6698911                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      783289                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             436844                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6432129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  191160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         70                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           848                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    759553                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   269                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            6623578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.596237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.767444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1153272     17.41%     17.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   367809      5.55%     22.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5102497     77.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6623578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.117835                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.007757                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   611671                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1082410                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   4314175                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                519742                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  95580                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                9247341                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                298467                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  95580                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1153635                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  403137                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1627                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   4243269                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                726330                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8924879                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                151247                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 220686                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 192213                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83363                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents            20669                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             9963470                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              22362669                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         14952254                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3826                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7013491                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2949979                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    867280                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2776227                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              748612                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            924332                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           326731                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8607733                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7566085                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             65470                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2494897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3708414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6623578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.142296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.788321                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1653915     24.97%     24.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2373241     35.83%     60.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2596422     39.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6623578                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1901      0.22%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      0.03%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.01%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      0.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   119      0.01%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.01%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 820772     92.96%     93.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 59705      6.76%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15879      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4417444     58.38%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20005      0.26%     58.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 70002      0.93%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2437603     32.22%     92.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              603698      7.98%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              65      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7566085                       # Type of FU issued
system.cpu.iq.rate                           1.138211                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      882942                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.116697                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22699659                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11101465                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7273050                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4501                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2023                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1954                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8430616                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2532                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           352054                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       875273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1663                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          779                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       213324                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  95580                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  108644                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 94671                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8607812                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             55926                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2776227                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               748612                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     72                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 65026                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            779                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31617                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        72988                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               104605                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7377071                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2368235                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            189014                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2959591                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518134                       # Number of branches executed
system.cpu.iew.exec_stores                     591356                       # Number of stores executed
system.cpu.iew.exec_rate                     1.109777                       # Inst execution rate
system.cpu.iew.wb_sent                        7314420                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7275004                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5795703                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7351546                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.094422                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.788365                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2356196                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             94823                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6421481                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.951948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.904607                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2789091     43.43%     43.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1151866     17.94%     61.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2480524     38.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6421481                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3893691                       # Number of instructions committed
system.cpu.commit.committedOps                6112914                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2436242                       # Number of memory references committed
system.cpu.commit.loads                       1900954                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     453786                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1943                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6086396                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30121                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        10099      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3575611     58.49%     58.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20002      0.33%     58.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            70000      1.15%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1900898     31.10%     91.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534873      8.75%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           56      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          415      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           6112914                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2480524                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12410067                       # The number of ROB reads
system.cpu.rob.rob_writes                    17140332                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3893691                       # Number of Instructions Simulated
system.cpu.committedOps                       6112914                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.707209                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.707209                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.585751                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.585751                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12000967                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6332134                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1484                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1950250                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1847417                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4061371                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           491.496478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2551103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1790.247719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   491.496478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.959954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20412545                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20412545                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2015405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2015405                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       534273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         534273                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2549678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2549678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2549678                       # number of overall hits
system.cpu.dcache.overall_hits::total         2549678                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           697                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1015                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1712                       # number of overall misses
system.cpu.dcache.overall_misses::total          1712                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23827500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23827500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     65005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65005500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     88833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     88833000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     88833000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     88833000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2016102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2016102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       535288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2551390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2551390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2551390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2551390                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000346                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001896                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000671                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34185.796270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34185.796270                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64044.827586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64044.827586                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51888.434579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51888.434579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51888.434579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51888.434579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.375000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          845                       # number of writebacks
system.cpu.dcache.writebacks::total               845                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          283                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          287                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          414                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1011                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1011                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1425                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1425                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1425                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     77250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77250500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     77250500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77250500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001889                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000559                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32516.908213                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32516.908213                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63094.460930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63094.460930                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54210.877193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54210.877193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54210.877193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54210.877193                       # average overall mshr miss latency
system.cpu.dcache.replacements                    913                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.856037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              759437                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               447                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1698.964206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.856037                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6076871                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6076871                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       758990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          758990                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       758990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           758990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       758990                       # number of overall hits
system.cpu.icache.overall_hits::total          758990                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47580999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47580999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     47580999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47580999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47580999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47580999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       759553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       759553                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       759553                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       759553                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       759553                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       759553                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000741                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000741                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84513.319716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84513.319716                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84513.319716                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84513.319716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84513.319716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84513.319716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          448                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          448                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          448                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          448                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          448                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39510999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39510999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000590                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000590                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000590                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000590                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000590                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88194.194196                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88194.194196                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88194.194196                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88194.194196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88194.194196                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88194.194196                       # average overall mshr miss latency
system.cpu.icache.replacements                    191                       # number of replacements
system.l2bus.snoop_filter.tot_requests           2977                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 861                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           845                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               260                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1011                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1011                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            862                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1085                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3763                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4848                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       145280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   173824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1874                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001601                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.039989                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1871     99.84%     99.84% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.16%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1874                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3178500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1117500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3562500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              994.108821                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2716                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1270                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.138583                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   395.390256                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   598.718566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.193062                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.292343                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.485405                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1269                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1059                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.619629                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                23006                       # Number of tag accesses
system.l2cache.tags.data_accesses               23006                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          845                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          845                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          289                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              289                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          304                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          312                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             593                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 601                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            593                       # number of overall hits
system.l2cache.overall_hits::total                601                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          549                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           439                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1271                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          439                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l2cache.overall_misses::total             1271                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     59382000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     59382000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     38751000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9798500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48549500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     38751000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69180500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    107931500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     38751000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69180500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    107931500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          845                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          845                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1011                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1011                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          447                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          414                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          861                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          447                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1425                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1872                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          447                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1425                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1872                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.714144                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.714144                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.982103                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.265700                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.637631                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.982103                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.583860                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.678953                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.982103                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.583860                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.678953                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82246.537396                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82246.537396                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 88271.070615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89077.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 88432.604736                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 88271.070615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 83149.639423                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84918.568057                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 88271.070615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 83149.639423                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84918.568057                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          439                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          549                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          439                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          439                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1271                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     57938000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     57938000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     37875000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9578500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     47453500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     37875000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67516500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    105391500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     37875000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67516500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    105391500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.714144                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.714144                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.982103                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.265700                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.637631                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.982103                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.583860                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.678953                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.982103                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.583860                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678953                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80246.537396                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80246.537396                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 86275.626424                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87077.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 86436.247723                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 86275.626424                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 81149.639423                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82920.141621                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 86275.626424                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 81149.639423                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82920.141621                       # average overall mshr miss latency
system.l2cache.replacements                         1                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1271                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 548                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                722                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               722                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            548                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2541                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        81280                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1270                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1270    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1270                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               635500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3175000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              994.110600                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1270                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1270                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   395.391284                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   598.719317                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.024133                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.036543                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060676                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1270                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1060                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.077515                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                21590                       # Number of tag accesses
system.l3cache.tags.data_accesses               21590                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          722                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            722                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          438                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          548                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           438                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           832                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1270                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          438                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          832                       # number of overall misses
system.l3cache.overall_misses::total             1270                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     51440000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     51440000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     33933000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8588500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     42521500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     33933000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     60028500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     93961500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     33933000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     60028500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     93961500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          722                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          438                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          110                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          548                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          438                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          832                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1270                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          438                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          832                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1270                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71246.537396                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71246.537396                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 77472.602740                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78077.272727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 77593.978102                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 77472.602740                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 72149.639423                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 73985.433071                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 77472.602740                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 72149.639423                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 73985.433071                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          722                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          438                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          548                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          438                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          832                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1270                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          438                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          832                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1270                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     49996000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     49996000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33057000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8368500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     41425500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     33057000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     58364500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     91421500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     33057000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     58364500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     91421500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69246.537396                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69246.537396                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75472.602740                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76077.272727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75593.978102                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 75472.602740                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 70149.639423                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 71985.433071                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 75472.602740                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 70149.639423                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 71985.433071                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3323672500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                548                       # Transaction distribution
system.membus.trans_dist::ReadExReq               722                       # Transaction distribution
system.membus.trans_dist::ReadExResp              722                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           548                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        81280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        81280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   81280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1270                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1270    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1270                       # Request fanout histogram
system.membus.reqLayer0.occupancy              635000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3456750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
