// Seed: 751076671
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3
);
  assign id_2 = id_1;
  defparam id_4.id_5 = id_4 & id_5 & 1;
endmodule
