// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "06/08/2017 15:48:22"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module master_bridge (
	ram_rst,
	LED1,
	LED2,
	LED3,
	LED4,
	LED5,
	A,
	B,
	clock,
	cam_ena,
	mclk,
	pwdn,
	vsync,
	href,
	pclk,
	cpi,
	sda,
	scl,
	umd_tx,
	umd_rx,
	ram_cs_n,
	ram_ck_p,
	ram_ck_n,
	ram_rwds,
	ram_dq,
	ram_vcc,
	ram_vccq,
	t_ram_rst,
	t_ram_cs_n,
	t_ram_ck_p,
	t_ram_ck_n,
	t_ram_rwds,
	t_ram_dq,
	reset_n);
output 	ram_rst;
output 	LED1;
output 	LED2;
output 	LED3;
output 	LED4;
output 	LED5;
output 	A;
output 	B;
input 	clock;
output 	cam_ena;
output 	mclk;
output 	pwdn;
input 	vsync;
input 	href;
input 	pclk;
input 	[7:0] cpi;
output 	sda;
output 	scl;
output 	umd_tx;
input 	umd_rx;
output 	ram_cs_n;
output 	ram_ck_p;
output 	ram_ck_n;
output 	ram_rwds;
output 	[7:0] ram_dq;
output 	ram_vcc;
output 	ram_vccq;
output 	t_ram_rst;
output 	t_ram_cs_n;
output 	t_ram_ck_p;
output 	t_ram_ck_n;
output 	t_ram_rwds;
output 	[7:0] t_ram_dq;
output 	reset_n;

// Design Ports Information
// LED1	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED2	=>  Location: PIN_134,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED3	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED4	=>  Location: PIN_140,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED5	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwdn	=>  Location: PIN_79,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// href	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pclk	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[0]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[1]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[2]	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[3]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[4]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[5]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[6]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpi[7]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// umd_tx	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_vcc	=>  Location: PIN_59,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_vccq	=>  Location: PIN_60,	 I/O Standard: 1.8 V,	 Current Strength: Default
// A	=>  Location: PIN_118,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cam_ena	=>  Location: PIN_81,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mclk	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sda	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// scl	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_rst	=>  Location: PIN_56,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_cs_n	=>  Location: PIN_47,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_ck_p	=>  Location: PIN_46,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_ck_n	=>  Location: PIN_43,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_rwds	=>  Location: PIN_55,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[0]	=>  Location: PIN_58,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[1]	=>  Location: PIN_57,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[2]	=>  Location: PIN_52,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[3]	=>  Location: PIN_50,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[4]	=>  Location: PIN_45,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[5]	=>  Location: PIN_44,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[6]	=>  Location: PIN_39,	 I/O Standard: 1.8 V,	 Current Strength: Default
// ram_dq[7]	=>  Location: PIN_38,	 I/O Standard: 1.8 V,	 Current Strength: Default
// t_ram_rst	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_cs_n	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_ck_p	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_ck_n	=>  Location: PIN_102,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_rwds	=>  Location: PIN_96,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[2]	=>  Location: PIN_92,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[3]	=>  Location: PIN_93,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[4]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[5]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[6]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// t_ram_dq[7]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// umd_rx	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vsync~input_o ;
wire \href~input_o ;
wire \pclk~input_o ;
wire \cpi[0]~input_o ;
wire \cpi[1]~input_o ;
wire \cpi[2]~input_o ;
wire \cpi[3]~input_o ;
wire \cpi[4]~input_o ;
wire \cpi[5]~input_o ;
wire \cpi[6]~input_o ;
wire \cpi[7]~input_o ;
wire \A~input_o ;
wire \B~input_o ;
wire \cam_ena~input_o ;
wire \mclk~input_o ;
wire \sda~input_o ;
wire \ram_cs_n~input_o ;
wire \ram_ck_p~input_o ;
wire \ram_ck_n~input_o ;
wire \ram_dq[0]~input_o ;
wire \ram_dq[1]~input_o ;
wire \ram_dq[2]~input_o ;
wire \ram_dq[3]~input_o ;
wire \ram_dq[4]~input_o ;
wire \ram_dq[5]~input_o ;
wire \ram_dq[6]~input_o ;
wire \ram_dq[7]~input_o ;
wire \t_ram_rst~input_o ;
wire \t_ram_cs_n~input_o ;
wire \t_ram_ck_p~input_o ;
wire \t_ram_ck_n~input_o ;
wire \t_ram_rwds~input_o ;
wire \t_ram_dq[0]~input_o ;
wire \t_ram_dq[1]~input_o ;
wire \t_ram_dq[2]~input_o ;
wire \t_ram_dq[3]~input_o ;
wire \t_ram_dq[4]~input_o ;
wire \t_ram_dq[5]~input_o ;
wire \t_ram_dq[6]~input_o ;
wire \t_ram_dq[7]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \A~output_o ;
wire \B~output_o ;
wire \cam_ena~output_o ;
wire \mclk~output_o ;
wire \sda~output_o ;
wire \scl~output_o ;
wire \ram_rst~output_o ;
wire \ram_cs_n~output_o ;
wire \ram_ck_p~output_o ;
wire \ram_ck_n~output_o ;
wire \ram_rwds~output_o ;
wire \ram_dq[0]~output_o ;
wire \ram_dq[1]~output_o ;
wire \ram_dq[2]~output_o ;
wire \ram_dq[3]~output_o ;
wire \ram_dq[4]~output_o ;
wire \ram_dq[5]~output_o ;
wire \ram_dq[6]~output_o ;
wire \ram_dq[7]~output_o ;
wire \t_ram_rst~output_o ;
wire \t_ram_cs_n~output_o ;
wire \t_ram_ck_p~output_o ;
wire \t_ram_ck_n~output_o ;
wire \t_ram_rwds~output_o ;
wire \t_ram_dq[0]~output_o ;
wire \t_ram_dq[1]~output_o ;
wire \t_ram_dq[2]~output_o ;
wire \t_ram_dq[3]~output_o ;
wire \t_ram_dq[4]~output_o ;
wire \t_ram_dq[5]~output_o ;
wire \t_ram_dq[6]~output_o ;
wire \t_ram_dq[7]~output_o ;
wire \reset_n~output_o ;
wire \LED1~output_o ;
wire \LED2~output_o ;
wire \LED3~output_o ;
wire \LED4~output_o ;
wire \LED5~output_o ;
wire \pwdn~output_o ;
wire \umd_tx~output_o ;
wire \ram_vcc~output_o ;
wire \ram_vccq~output_o ;
wire \reset_n~input_o ;
wire \clock~input_o ;
wire \master_m|umd_clock~0_combout ;
wire \master_m|umd_clock~0clkctrl_outclk ;
wire \hrddr_0|WideOr0~0_combout ;
wire \hrddr_0|cs_n~reg0_q ;
wire \ora_0|Add2~0_combout ;
wire \ora_0|Add2~5 ;
wire \ora_0|Add2~6_combout ;
wire \ora_0|hrddr_test:state_counter[3]~q ;
wire \ora_0|Add2~7 ;
wire \ora_0|Add2~8_combout ;
wire \ora_0|hrddr_test:state_counter[4]~q ;
wire \ora_0|Add2~9 ;
wire \ora_0|Add2~10_combout ;
wire \ora_0|hrddr_test:state_counter[5]~q ;
wire \ora_0|Add2~11 ;
wire \ora_0|Add2~12_combout ;
wire \ora_0|hrddr_test:state_counter[6]~q ;
wire \ora_0|Add2~13 ;
wire \ora_0|Add2~14_combout ;
wire \ora_0|hrddr_test:state_counter[7]~q ;
wire \ora_0|Equal1~8_combout ;
wire \ora_0|Add2~15 ;
wire \ora_0|Add2~16_combout ;
wire \ora_0|hrddr_test:state_counter[8]~q ;
wire \ora_0|Add2~17 ;
wire \ora_0|Add2~18_combout ;
wire \ora_0|hrddr_test:state_counter[9]~q ;
wire \ora_0|Add2~19 ;
wire \ora_0|Add2~20_combout ;
wire \ora_0|hrddr_test:state_counter[10]~q ;
wire \ora_0|Add2~21 ;
wire \ora_0|Add2~22_combout ;
wire \ora_0|hrddr_test:state_counter[11]~q ;
wire \ora_0|Add2~23 ;
wire \ora_0|Add2~24_combout ;
wire \ora_0|hrddr_test:state_counter[12]~q ;
wire \ora_0|Add2~25 ;
wire \ora_0|Add2~26_combout ;
wire \ora_0|hrddr_test:state_counter[13]~q ;
wire \ora_0|Add2~27 ;
wire \ora_0|Add2~28_combout ;
wire \ora_0|hrddr_test:state_counter[14]~q ;
wire \ora_0|Equal1~5_combout ;
wire \ora_0|Equal1~6_combout ;
wire \ora_0|Add2~29 ;
wire \ora_0|Add2~30_combout ;
wire \ora_0|hrddr_test:state_counter[15]~q ;
wire \ora_0|Add2~31 ;
wire \ora_0|Add2~32_combout ;
wire \ora_0|hrddr_test:state_counter[16]~q ;
wire \ora_0|Add2~33 ;
wire \ora_0|Add2~34_combout ;
wire \ora_0|hrddr_test:state_counter[17]~q ;
wire \ora_0|Add2~35 ;
wire \ora_0|Add2~36_combout ;
wire \ora_0|hrddr_test:state_counter[18]~q ;
wire \ora_0|Add2~37 ;
wire \ora_0|Add2~38_combout ;
wire \ora_0|hrddr_test:state_counter[19]~q ;
wire \ora_0|Add2~39 ;
wire \ora_0|Add2~40_combout ;
wire \ora_0|hrddr_test:state_counter[20]~q ;
wire \ora_0|Add2~41 ;
wire \ora_0|Add2~42_combout ;
wire \ora_0|hrddr_test:state_counter[21]~q ;
wire \ora_0|Add2~43 ;
wire \ora_0|Add2~44_combout ;
wire \ora_0|hrddr_test:state_counter[22]~q ;
wire \ora_0|Add2~45 ;
wire \ora_0|Add2~46_combout ;
wire \ora_0|hrddr_test:state_counter[23]~q ;
wire \ora_0|Add2~47 ;
wire \ora_0|Add2~48_combout ;
wire \ora_0|hrddr_test:state_counter[24]~q ;
wire \ora_0|Add2~49 ;
wire \ora_0|Add2~50_combout ;
wire \ora_0|hrddr_test:state_counter[25]~q ;
wire \ora_0|Add2~51 ;
wire \ora_0|Add2~52_combout ;
wire \ora_0|hrddr_test:state_counter[26]~q ;
wire \ora_0|Equal1~1_combout ;
wire \ora_0|Add2~53 ;
wire \ora_0|Add2~54_combout ;
wire \ora_0|hrddr_test:state_counter[27]~q ;
wire \ora_0|Add2~55 ;
wire \ora_0|Add2~56_combout ;
wire \ora_0|hrddr_test:state_counter[28]~q ;
wire \ora_0|Add2~57 ;
wire \ora_0|Add2~58_combout ;
wire \ora_0|hrddr_test:state_counter[29]~q ;
wire \ora_0|Add2~59 ;
wire \ora_0|Add2~60_combout ;
wire \ora_0|hrddr_test:state_counter[30]~q ;
wire \ora_0|Equal1~0_combout ;
wire \ora_0|Equal1~3_combout ;
wire \ora_0|Equal1~2_combout ;
wire \ora_0|Equal1~4_combout ;
wire \ora_0|Equal1~7_combout ;
wire \ora_0|Equal1~9_combout ;
wire \ora_0|Equal0~1_combout ;
wire \ora_0|Add2~61 ;
wire \ora_0|Add2~62_combout ;
wire \ora_0|Equal1~10_combout ;
wire \ora_0|hrddr_test:state_counter[31]~2_combout ;
wire \ora_0|hrddr_test:state_counter[31]~q ;
wire \ora_0|LessThan0~0_combout ;
wire \ora_0|LessThan0~1_combout ;
wire \ora_0|hrddr_test:state_counter[31]~0_combout ;
wire \ora_0|hrddr_test:state_counter[31]~1_combout ;
wire \ora_0|hrddr_test:state_counter[0]~q ;
wire \ora_0|Add2~1 ;
wire \ora_0|Add2~2_combout ;
wire \ora_0|hrddr_test:state_counter[1]~q ;
wire \ora_0|Add2~3 ;
wire \ora_0|Add2~4_combout ;
wire \ora_0|hrddr_test:state_counter[2]~q ;
wire \ora_0|Equal0~0_combout ;
wire \ora_0|r_wr_request~0_combout ;
wire \ora_0|r_wr_request~q ;
wire \ora_0|r_rd_request~0_combout ;
wire \ora_0|r_rd_request~q ;
wire \hrddr_0|ca.r_wn~0_combout ;
wire \hrddr_0|ca.r_wn~q ;
wire \hrddr_0|ddr_ck_div_counter[0]~8_combout ;
wire \hrddr_0|WideOr0~combout ;
wire \hrddr_0|data_ready~q ;
wire \hrddr_0|ddr_ck_div_counter[2]~18_combout ;
wire \hrddr_0|ddr_ck_div_counter[0]~9 ;
wire \hrddr_0|ddr_ck_div_counter[1]~10_combout ;
wire \hrddr_0|ddr_ck_div_counter[1]~11 ;
wire \hrddr_0|ddr_ck_div_counter[2]~12_combout ;
wire \hrddr_0|ddr_ck_div_counter[2]~13 ;
wire \hrddr_0|ddr_ck_div_counter[3]~14_combout ;
wire \hrddr_0|ddr_ck_div_counter[3]~15 ;
wire \hrddr_0|ddr_ck_div_counter[4]~16_combout ;
wire \hrddr_0|LessThan1~0_combout ;
wire \hrddr_0|ddr_ck_div_counter[2]~7_combout ;
wire \hrddr_0|LessThan0~0_combout ;
wire \hrddr_0|ck_p~0_combout ;
wire \hrddr_0|ck_p~1_combout ;
wire \hrddr_0|ck_p~reg0_q ;
wire \hrddr_0|ck_prev~q ;
wire \hrddr_0|dq[6]~6_combout ;
wire \hrddr_0|Selector5~0_combout ;
wire \hrddr_0|Selector3~3_combout ;
wire \hrddr_0|Selector3~2_combout ;
wire \hrddr_0|hrddr_process~0_combout ;
wire \hrddr_0|dq[6]~10_combout ;
wire \hrddr_0|Add4~0_combout ;
wire \hrddr_0|hrddr_process:data_counter[0]~q ;
wire \hrddr_0|data_counter~0_combout ;
wire \hrddr_0|Add4~1 ;
wire \hrddr_0|Add4~2_combout ;
wire \hrddr_0|hrddr_process:data_counter[1]~q ;
wire \hrddr_0|Add4~3 ;
wire \hrddr_0|Add4~4_combout ;
wire \hrddr_0|hrddr_process:data_counter[2]~q ;
wire \hrddr_0|Add4~5 ;
wire \hrddr_0|Add4~6_combout ;
wire \hrddr_0|hrddr_process:data_counter[3]~q ;
wire \hrddr_0|Add4~7 ;
wire \hrddr_0|Add4~8_combout ;
wire \hrddr_0|hrddr_process:data_counter[4]~q ;
wire \hrddr_0|Equal1~2_combout ;
wire \hrddr_0|Add4~9 ;
wire \hrddr_0|Add4~10_combout ;
wire \hrddr_0|hrddr_process:data_counter[5]~q ;
wire \hrddr_0|Add4~11 ;
wire \hrddr_0|Add4~12_combout ;
wire \hrddr_0|hrddr_process:data_counter[6]~q ;
wire \hrddr_0|Add4~13 ;
wire \hrddr_0|Add4~14_combout ;
wire \hrddr_0|hrddr_process:data_counter[7]~q ;
wire \hrddr_0|Add4~15 ;
wire \hrddr_0|Add4~16_combout ;
wire \hrddr_0|hrddr_process:data_counter[8]~q ;
wire \hrddr_0|Equal1~1_combout ;
wire \hrddr_0|Add4~17 ;
wire \hrddr_0|Add4~18_combout ;
wire \hrddr_0|hrddr_process:data_counter[9]~q ;
wire \hrddr_0|Add4~19 ;
wire \hrddr_0|Add4~20_combout ;
wire \hrddr_0|hrddr_process:data_counter[10]~q ;
wire \hrddr_0|Equal1~0_combout ;
wire \hrddr_0|Equal1~3_combout ;
wire \hrddr_0|Selector5~1_combout ;
wire \hrddr_0|Selector5~2_combout ;
wire \hrddr_0|Selector5~3_combout ;
wire \hrddr_0|state.latency_delay~q ;
wire \hrddr_0|Selector4~0_combout ;
wire \hrddr_0|Selector4~1_combout ;
wire \hrddr_0|Selector4~2_combout ;
wire \hrddr_0|Selector4~3_combout ;
wire \hrddr_0|Selector4~4_combout ;
wire \hrddr_0|state.command~q ;
wire \hrddr_0|dq[6]~12_combout ;
wire \hrddr_0|Selector3~4_combout ;
wire \hrddr_0|state.start~q ;
wire \hrddr_0|hrddr_process:tick_counter[1]~2_combout ;
wire \hrddr_0|hrddr_process:tick_counter[1]~3_combout ;
wire \hrddr_0|Selector9~2_combout ;
wire \hrddr_0|Selector11~1_combout ;
wire \hrddr_0|tick_counter~1_combout ;
wire \hrddr_0|tick_counter~0_combout ;
wire \hrddr_0|Selector11~0_combout ;
wire \hrddr_0|Selector11~2_combout ;
wire \hrddr_0|hrddr_process:tick_counter[0]~q ;
wire \hrddr_0|Add1~0_combout ;
wire \hrddr_0|Selector10~0_combout ;
wire \hrddr_0|Selector10~1_combout ;
wire \hrddr_0|hrddr_process:tick_counter[1]~q ;
wire \hrddr_0|Selector9~0_combout ;
wire \hrddr_0|Selector9~1_combout ;
wire \hrddr_0|Selector9~3_combout ;
wire \hrddr_0|hrddr_process:tick_counter[2]~q ;
wire \hrddr_0|Equal0~0_combout ;
wire \hrddr_0|dq[6]~7_combout ;
wire \hrddr_0|state.wr~q ;
wire \hrddr_0|Selector8~0_combout ;
wire \hrddr_0|state.stop~q ;
wire \hrddr_0|Selector2~0_combout ;
wire \hrddr_0|state.ready~q ;
wire \hrddr_0|Selector0~0_combout ;
wire \hrddr_0|A~reg0_q ;
wire \hrddr_0|Selector1~0_combout ;
wire \hrddr_0|B~reg0_q ;
wire \clock~inputclkctrl_outclk ;
wire \umd|rx_baud_counter~0_combout ;
wire \umd|rx_baud_counter~1_combout ;
wire \umd|rx_baud_tick~0_combout ;
wire \umd|rx_baud_tick~q ;
wire \umd|uart_rx_count~2_combout ;
wire \umd|uart_rx_bit_spacing~3_combout ;
wire \umd|uart_rx_bit_spacing~4_combout ;
wire \umd|Add3~0_combout ;
wire \umd|uart_rx_bit_spacing~2_combout ;
wire \umd|uart_rx_bit_spacing~1_combout ;
wire \umd|uart_rx_bit_tick~0_combout ;
wire \umd|uart_rx_bit_tick~1_combout ;
wire \umd|uart_rx_bit_tick~q ;
wire \umd|uart_rx_state~9_combout ;
wire \umd|uart_rx_state~10_combout ;
wire \umd|uart_rx_state~13_combout ;
wire \umd|uart_rx_state~14_combout ;
wire \umd|uart_rx_state.rx_get_data~q ;
wire \umd|uart_rx_count[0]~0_combout ;
wire \umd|uart_rx_count~3_combout ;
wire \umd|uart_rx_count~1_combout ;
wire \umd|uart_rx_state~16_combout ;
wire \umd|uart_rx_state~15_combout ;
wire \umd|uart_rx_state.rx_get_start_bit~q ;
wire \umd_rx~input_o ;
wire \umd|uart_rx_data_sr~1_combout ;
wire \umd|uart_rx_bit~1_combout ;
wire \umd|uart_rx_data_sr~0_combout ;
wire \umd|uart_rx_filter~0_combout ;
wire \umd|uart_rx_filter~1_combout ;
wire \umd|uart_rx_filter~2_combout ;
wire \umd|uart_rx_bit~0_combout ;
wire \umd|uart_rx_bit~q ;
wire \umd|uart_rx_state~11_combout ;
wire \umd|uart_rx_state~12_combout ;
wire \umd|uart_rx_state.rx_get_stop_bit~q ;
wire \umd|uart_rx_data_out_stb~0_combout ;
wire \umd|uart_rx_data_out_stb~feeder_combout ;
wire \umd|uart_rx_data_out_stb~q ;
wire \umd|uart_rx_data_vec~3_combout ;
wire \umd|uart_rx_data_vec~1_combout ;
wire \umd|uart_rx_data_vec~2_combout ;
wire \umd|uart_rx_data_vec~6_combout ;
wire \umd|uart_rx_data_vec~7_combout ;
wire \umd|uart_rx_data_vec~5_combout ;
wire \umd|uart_rx_data_vec~4_combout ;
wire \master_m|next_state~8_combout ;
wire \master_m|second_byte~0_combout ;
wire \master_m|second_byte~1_combout ;
wire \master_m|umd_listener:second_byte~q ;
wire \master_m|shdn~0_combout ;
wire \master_m|next_state~10_combout ;
wire \master_m|next_state~15_combout ;
wire \master_m|next_state.deactivate~q ;
wire \master_m|state~11_combout ;
wire \master_m|state.deactivate~q ;
wire \master_m|state_lock.startup~0_combout ;
wire \master_m|state_lock.startup~q ;
wire \master_m|next_state~14_combout ;
wire \master_m|next_state.startup~q ;
wire \master_m|init_camera:i2c_busy_cnt[31]~q ;
wire \i2c_master_0|bit_cnt[0]~1_combout ;
wire \master_m|init_camera:i2c_busy_cnt[0]~q ;
wire \master_m|Add1~0_combout ;
wire \master_m|Equal1~0_combout ;
wire \master_m|Equal1~10_combout ;
wire \master_m|Equal1~7_combout ;
wire \master_m|Equal1~8_combout ;
wire \master_m|Equal1~9_combout ;
wire \master_m|Equal1~2_combout ;
wire \master_m|Equal1~3_combout ;
wire \master_m|Equal1~4_combout ;
wire \master_m|Equal1~5_combout ;
wire \master_m|Equal1~6_combout ;
wire \master_m|Selector16~0_combout ;
wire \master_m|Selector16~1_combout ;
wire \master_m|i2c_ena~q ;
wire \i2c_master_0|state~14_combout ;
wire \scl~input_o ;
wire \i2c_master_0|Add0~1 ;
wire \i2c_master_0|Add0~2_combout ;
wire \i2c_master_0|count~4_combout ;
wire \i2c_master_0|Add0~3 ;
wire \i2c_master_0|Add0~4_combout ;
wire \i2c_master_0|count~0_combout ;
wire \i2c_master_0|Add0~5 ;
wire \i2c_master_0|Add0~6_combout ;
wire \i2c_master_0|count~3_combout ;
wire \i2c_master_0|Add0~7 ;
wire \i2c_master_0|Add0~9 ;
wire \i2c_master_0|Add0~11 ;
wire \i2c_master_0|Add0~12_combout ;
wire \i2c_master_0|count~5_combout ;
wire \i2c_master_0|Add0~13 ;
wire \i2c_master_0|Add0~15 ;
wire \i2c_master_0|Add0~16_combout ;
wire \i2c_master_0|count~2_combout ;
wire \i2c_master_0|Add0~8_combout ;
wire \i2c_master_0|Add0~10_combout ;
wire \i2c_master_0|process_0~0_combout ;
wire \i2c_master_0|process_0~5_combout ;
wire \i2c_master_0|process_0~6_combout ;
wire \i2c_master_0|process_0~7_combout ;
wire \i2c_master_0|process_0~8_combout ;
wire \i2c_master_0|stretch~0_combout ;
wire \i2c_master_0|stretch~q ;
wire \i2c_master_0|Add0~0_combout ;
wire \i2c_master_0|count~8_combout ;
wire \i2c_master_0|count~7_combout ;
wire \i2c_master_0|Equal0~1_combout ;
wire \i2c_master_0|count~6_combout ;
wire \i2c_master_0|Equal0~0_combout ;
wire \i2c_master_0|count~1_combout ;
wire \i2c_master_0|Add0~14_combout ;
wire \i2c_master_0|Equal0~2_combout ;
wire \i2c_master_0|process_0~1_combout ;
wire \i2c_master_0|LessThan1~0_combout ;
wire \i2c_master_0|process_0~2_combout ;
wire \i2c_master_0|process_0~3_combout ;
wire \i2c_master_0|process_0~4_combout ;
wire \i2c_master_0|data_clk~0_combout ;
wire \i2c_master_0|data_clk~q ;
wire \i2c_master_0|data_clk_prev~q ;
wire \i2c_master_0|process_1~0_combout ;
wire \i2c_master_0|state.mstr_ack~q ;
wire \i2c_master_0|Selector21~0_combout ;
wire \i2c_master_0|state.rd~q ;
wire \i2c_master_0|state~15_combout ;
wire \i2c_master_0|state.slv_ack1~q ;
wire \i2c_master_0|state~13_combout ;
wire \i2c_master_0|state.slv_ack2~q ;
wire \i2c_master_0|Selector20~0_combout ;
wire \i2c_master_0|Selector20~1_combout ;
wire \i2c_master_0|state.wr~q ;
wire \i2c_master_0|bit_cnt[2]~0_combout ;
wire \i2c_master_0|Selector25~0_combout ;
wire \i2c_master_0|Add1~0_combout ;
wire \i2c_master_0|Equal1~0_combout ;
wire \i2c_master_0|Selector22~0_combout ;
wire \i2c_master_0|state.stop~q ;
wire \i2c_master_0|Selector17~0_combout ;
wire \i2c_master_0|state.ready~q ;
wire \i2c_master_0|Selector18~0_combout ;
wire \i2c_master_0|state.start~q ;
wire \i2c_master_0|Selector19~0_combout ;
wire \i2c_master_0|state.command~q ;
wire \i2c_master_0|Selector0~0_combout ;
wire \i2c_master_0|Selector0~1_combout ;
wire \i2c_master_0|Selector0~2_combout ;
wire \i2c_master_0|busy~feeder_combout ;
wire \i2c_master_0|busy~q ;
wire \master_m|i2c_bsy_prev~0_combout ;
wire \master_m|i2c_bsy_prev~q ;
wire \master_m|init_camera~0_combout ;
wire \master_m|Add1~1 ;
wire \master_m|Add1~2_combout ;
wire \master_m|i2c_busy_cnt~0_combout ;
wire \master_m|i2c_busy_cnt~1_combout ;
wire \master_m|init_camera:i2c_busy_cnt[1]~q ;
wire \master_m|Add1~3 ;
wire \master_m|Add1~4_combout ;
wire \master_m|init_camera:i2c_busy_cnt[2]~q ;
wire \master_m|Add1~5 ;
wire \master_m|Add1~6_combout ;
wire \master_m|init_camera:i2c_busy_cnt[3]~q ;
wire \master_m|Add1~7 ;
wire \master_m|Add1~8_combout ;
wire \master_m|init_camera:i2c_busy_cnt[4]~q ;
wire \master_m|Add1~9 ;
wire \master_m|Add1~10_combout ;
wire \master_m|init_camera:i2c_busy_cnt[5]~q ;
wire \master_m|Add1~11 ;
wire \master_m|Add1~12_combout ;
wire \master_m|init_camera:i2c_busy_cnt[6]~q ;
wire \master_m|Add1~13 ;
wire \master_m|Add1~14_combout ;
wire \master_m|init_camera:i2c_busy_cnt[7]~q ;
wire \master_m|Add1~15 ;
wire \master_m|Add1~16_combout ;
wire \master_m|init_camera:i2c_busy_cnt[8]~q ;
wire \master_m|Add1~17 ;
wire \master_m|Add1~18_combout ;
wire \master_m|init_camera:i2c_busy_cnt[9]~q ;
wire \master_m|Add1~19 ;
wire \master_m|Add1~20_combout ;
wire \master_m|init_camera:i2c_busy_cnt[10]~q ;
wire \master_m|Add1~21 ;
wire \master_m|Add1~22_combout ;
wire \master_m|init_camera:i2c_busy_cnt[11]~q ;
wire \master_m|Add1~23 ;
wire \master_m|Add1~24_combout ;
wire \master_m|init_camera:i2c_busy_cnt[12]~q ;
wire \master_m|Add1~25 ;
wire \master_m|Add1~26_combout ;
wire \master_m|init_camera:i2c_busy_cnt[13]~q ;
wire \master_m|Add1~27 ;
wire \master_m|Add1~28_combout ;
wire \master_m|init_camera:i2c_busy_cnt[14]~q ;
wire \master_m|Add1~29 ;
wire \master_m|Add1~30_combout ;
wire \master_m|init_camera:i2c_busy_cnt[15]~q ;
wire \master_m|Add1~31 ;
wire \master_m|Add1~32_combout ;
wire \master_m|init_camera:i2c_busy_cnt[16]~q ;
wire \master_m|Add1~33 ;
wire \master_m|Add1~34_combout ;
wire \master_m|init_camera:i2c_busy_cnt[17]~q ;
wire \master_m|Add1~35 ;
wire \master_m|Add1~36_combout ;
wire \master_m|init_camera:i2c_busy_cnt[18]~q ;
wire \master_m|Add1~37 ;
wire \master_m|Add1~38_combout ;
wire \master_m|init_camera:i2c_busy_cnt[19]~q ;
wire \master_m|Add1~39 ;
wire \master_m|Add1~40_combout ;
wire \master_m|init_camera:i2c_busy_cnt[20]~q ;
wire \master_m|Add1~41 ;
wire \master_m|Add1~42_combout ;
wire \master_m|init_camera:i2c_busy_cnt[21]~q ;
wire \master_m|Add1~43 ;
wire \master_m|Add1~44_combout ;
wire \master_m|init_camera:i2c_busy_cnt[22]~q ;
wire \master_m|Add1~45 ;
wire \master_m|Add1~46_combout ;
wire \master_m|init_camera:i2c_busy_cnt[23]~q ;
wire \master_m|Add1~47 ;
wire \master_m|Add1~48_combout ;
wire \master_m|init_camera:i2c_busy_cnt[24]~q ;
wire \master_m|Add1~49 ;
wire \master_m|Add1~50_combout ;
wire \master_m|init_camera:i2c_busy_cnt[25]~q ;
wire \master_m|Add1~51 ;
wire \master_m|Add1~52_combout ;
wire \master_m|init_camera:i2c_busy_cnt[26]~q ;
wire \master_m|Add1~53 ;
wire \master_m|Add1~54_combout ;
wire \master_m|init_camera:i2c_busy_cnt[27]~q ;
wire \master_m|Add1~55 ;
wire \master_m|Add1~56_combout ;
wire \master_m|init_camera:i2c_busy_cnt[28]~q ;
wire \master_m|Add1~57 ;
wire \master_m|Add1~58_combout ;
wire \master_m|init_camera:i2c_busy_cnt[29]~q ;
wire \master_m|Add1~59 ;
wire \master_m|Add1~60_combout ;
wire \master_m|init_camera:i2c_busy_cnt[30]~q ;
wire \master_m|Add1~61 ;
wire \master_m|Add1~62_combout ;
wire \master_m|Equal1~1_combout ;
wire \master_m|cam_ready~0_combout ;
wire \master_m|cam_ready~1_combout ;
wire \master_m|cam_ready~2_combout ;
wire \master_m|cam_ready~q ;
wire \master_m|Mux8~0_combout ;
wire \master_m|shdn~1_combout ;
wire \master_m|shdn~q ;
wire \master_m|Selector15~0_combout ;
wire \master_m|state_lock.shutdown~q ;
wire \master_m|next_state~13_combout ;
wire \master_m|next_state.shutdown~q ;
wire \master_m|Selector4~0_combout ;
wire \master_m|state.shutdown~q ;
wire \master_m|Selector14~0_combout ;
wire \master_m|state_lock.standby~q ;
wire \master_m|next_state~12_combout ;
wire \master_m|next_state.standby~q ;
wire \master_m|Selector3~0_combout ;
wire \master_m|state.standby~q ;
wire \master_m|WideOr0~0_combout ;
wire \master_m|Selector0~0_combout ;
wire \master_m|state.startup~q ;
wire \master_m|next_state~11_combout ;
wire \master_m|next_state.activate~q ;
wire \master_m|Selector1~0_combout ;
wire \master_m|state.activate~q ;
wire \master_m|Selector13~0_combout ;
wire \master_m|state_lock.live~q ;
wire \master_m|next_state~9_combout ;
wire \master_m|next_state.live~q ;
wire \master_m|Selector2~0_combout ;
wire \master_m|state.live~q ;
wire \master_m|WideOr2~combout ;
wire \master_m|cam_ena~reg0_q ;
wire \ora_0|c[1]~2_combout ;
wire \ora_0|c[0]~1_combout ;
wire \ora_0|c~3_combout ;
wire \ora_0|c~0_combout ;
wire \ora_0|Equal2~0_combout ;
wire \ora_0|mclk~0_combout ;
wire \ora_0|mclk~reg0_q ;
wire \i2c_master_0|Selector23~12_combout ;
wire \i2c_master_0|Selector23~13_combout ;
wire \master_m|Selector19~0_combout ;
wire \master_m|Selector19~1_combout ;
wire \i2c_master_0|data_tx[1]~2_combout ;
wire \i2c_master_0|data_tx[1]~3_combout ;
wire \i2c_master_0|Selector23~2_combout ;
wire \i2c_master_0|Selector23~0_combout ;
wire \i2c_master_0|Selector23~1_combout ;
wire \i2c_master_0|Selector23~3_combout ;
wire \master_m|Selector20~0_combout ;
wire \i2c_master_0|Selector23~5_combout ;
wire \i2c_master_0|Selector23~4_combout ;
wire \i2c_master_0|Selector23~6_combout ;
wire \i2c_master_0|Selector23~10_combout ;
wire \i2c_master_0|Selector23~7_combout ;
wire \i2c_master_0|Selector23~8_combout ;
wire \i2c_master_0|Selector23~9_combout ;
wire \i2c_master_0|Selector23~11_combout ;
wire \i2c_master_0|Selector23~14_combout ;
wire \i2c_master_0|sda_int~q ;
wire \i2c_master_0|Selector29~0_combout ;
wire \i2c_master_0|scl_clk~0_combout ;
wire \i2c_master_0|scl_clk~q ;
wire \i2c_master_0|scl_ena~0_combout ;
wire \i2c_master_0|scl_ena~1_combout ;
wire \i2c_master_0|scl_ena~q ;
wire \i2c_master_0|scl~1_combout ;
wire \hrddr_0|ck_n~0_combout ;
wire \hrddr_0|ck_n~q ;
wire \hrddr_0|dq[6]~8_combout ;
wire \hrddr_0|dq[6]~9_combout ;
wire \hrddr_0|Selector19~0_combout ;
wire \hrddr_0|dq[0]~reg0_q ;
wire \ora_0|hrddr_test:r_strobe_prev~q ;
wire \hrddr_0|Selector31~1_combout ;
wire \hrddr_0|Selector31~2_combout ;
wire \hrddr_0|Selector31~0_combout ;
wire \hrddr_0|Selector31~3_combout ;
wire \ram_strobe~q ;
wire \ora_0|Add3~1 ;
wire \ora_0|Add3~2_combout ;
wire \ora_0|hrddr_test:write_index[1]~q ;
wire \ora_0|Add3~3 ;
wire \ora_0|Add3~4_combout ;
wire \ora_0|hrddr_test:write_index[2]~q ;
wire \ora_0|Add3~5 ;
wire \ora_0|Add3~6_combout ;
wire \ora_0|hrddr_test:write_index[3]~q ;
wire \ora_0|Add3~7 ;
wire \ora_0|Add3~8_combout ;
wire \ora_0|hrddr_test:write_index[4]~q ;
wire \ora_0|Add3~9 ;
wire \ora_0|Add3~10_combout ;
wire \ora_0|hrddr_test:write_index[5]~q ;
wire \ora_0|Add3~11 ;
wire \ora_0|Add3~12_combout ;
wire \ora_0|hrddr_test:write_index[6]~q ;
wire \ora_0|Add3~13 ;
wire \ora_0|Add3~14_combout ;
wire \ora_0|hrddr_test:write_index[7]~q ;
wire \ora_0|LessThan1~1_cout ;
wire \ora_0|LessThan1~3_cout ;
wire \ora_0|LessThan1~5_cout ;
wire \ora_0|LessThan1~7_cout ;
wire \ora_0|LessThan1~9_cout ;
wire \ora_0|LessThan1~11_cout ;
wire \ora_0|LessThan1~12_combout ;
wire \ora_0|hrddr_test~0_combout ;
wire \ora_0|hrddr_test:write_index[0]~q ;
wire \ora_0|Add3~0_combout ;
wire \ora_0|r_wr_data[1]~0_combout ;
wire \ora_0|r_wr_data[1]~1_combout ;
wire \hrddr_0|Selector18~0_combout ;
wire \hrddr_0|dq[1]~reg0_q ;
wire \hrddr_0|Selector17~0_combout ;
wire \hrddr_0|dq[2]~reg0_q ;
wire \hrddr_0|Selector16~0_combout ;
wire \hrddr_0|dq[3]~reg0_q ;
wire \hrddr_0|dq[6]~11_combout ;
wire \hrddr_0|Selector14~0_combout ;
wire \hrddr_0|Selector14~1_combout ;
wire \hrddr_0|Selector14~2_combout ;
wire \hrddr_0|dq[5]~reg0_q ;
wire \hrddr_0|Selector13~0_combout ;
wire \hrddr_0|dq[6]~reg0_q ;
wire \hrddr_0|Selector12~2_combout ;
wire \hrddr_0|Selector12~3_combout ;
wire \hrddr_0|Selector12~0_combout ;
wire \hrddr_0|Selector12~1_combout ;
wire \hrddr_0|Selector12~4_combout ;
wire \hrddr_0|dq[7]~reg0_q ;
wire \ram_rst~input_o ;
wire \ram_rwds~input_o ;
wire \master_m|LED3~q ;
wire \umd|uart_rx_data_vec~0_combout ;
wire \master_m|Equal0~0_combout ;
wire \master_m|Equal0~1_combout ;
wire \master_m|LED4~0_combout ;
wire \master_m|LED4~q ;
wire \umd|tx_baud_counter[0]~7_combout ;
wire \umd|tx_baud_counter[5]~9_combout ;
wire \umd|tx_baud_counter[0]~8 ;
wire \umd|tx_baud_counter[1]~10_combout ;
wire \umd|tx_baud_counter[1]~11 ;
wire \umd|tx_baud_counter[2]~12_combout ;
wire \umd|tx_baud_counter[2]~13 ;
wire \umd|tx_baud_counter[3]~14_combout ;
wire \umd|tx_baud_counter[3]~15 ;
wire \umd|tx_baud_counter[4]~16_combout ;
wire \umd|tx_baud_counter[4]~17 ;
wire \umd|tx_baud_counter[5]~18_combout ;
wire \umd|tx_baud_counter[5]~19 ;
wire \umd|tx_baud_counter[6]~20_combout ;
wire \umd|Equal4~0_combout ;
wire \umd|Equal4~1_combout ;
wire \umd|tx_baud_tick~0_combout ;
wire \umd|tx_baud_tick~q ;
wire \master_m|packet_tx_i[0]~7_combout ;
wire \master_m|packet_tx_i[3]~13_combout ;
wire \master_m|packet_tx_i[0]~8 ;
wire \master_m|packet_tx_i[1]~9_combout ;
wire \~GND~combout ;
wire \master_m|packet_tx_i[1]~10 ;
wire \master_m|packet_tx_i[2]~11_combout ;
wire \master_m|packet_tx_i[2]~12 ;
wire \master_m|packet_tx_i[3]~14_combout ;
wire \master_m|packet_tx_i[3]~15 ;
wire \master_m|packet_tx_i[4]~16_combout ;
wire \master_m|packet_tx_i[4]~17 ;
wire \master_m|packet_tx_i[5]~18_combout ;
wire \master_m|umd_rx_stb~1_combout ;
wire \master_m|ora_ack~0_combout ;
wire \master_m|ora_ack~reg0_q ;
wire \master_m|umd_rx_stb~0_combout ;
wire \master_m|packet_tx_i~6_combout ;
wire \umd|uart_tx_state~9_combout ;
wire \umd|uart_tx_state~14_combout ;
wire \umd|uart_tx_state~15_combout ;
wire \umd|uart_tx_state.tx_send_stop_bit~q ;
wire \umd|uart_tx_state~12_combout ;
wire \umd|uart_tx_state~13_combout ;
wire \umd|uart_tx_state.tx_send_data~q ;
wire \umd|uart_tx_count[0]~3_combout ;
wire \umd|uart_tx_count~4_combout ;
wire \umd|uart_tx_count[0]~1_combout ;
wire \umd|uart_tx_count~5_combout ;
wire \umd|Add6~0_combout ;
wire \umd|uart_tx_count~2_combout ;
wire \umd|uart_tx_state~8_combout ;
wire \umd|uart_tx_state~10_combout ;
wire \umd|uart_tx_state~11_combout ;
wire \umd|uart_tx_state.tx_send_start_bit~q ;
wire \umd|uart_tx_count[0]~0_combout ;
wire \umd|uart_rx_data_in_ack~feeder_combout ;
wire \umd|uart_rx_data_in_ack~q ;
wire \master_m|Selector5~0_combout ;
wire \master_m|Selector5~1_combout ;
wire \master_m|umd_rx_stb~reg0_q ;
wire \umd|uart_tx_data~0_combout ;
wire \master_m|Selector12~0_combout ;
wire \master_m|umd_rx_data[0]~reg0_q ;
wire \master_m|umd_rx_data~0_combout ;
wire \master_m|umd_rx_data~1_combout ;
wire \master_m|Selector11~0_combout ;
wire \master_m|Selector11~1_combout ;
wire \master_m|umd_rx_data[1]~reg0_q ;
wire \master_m|Selector10~0_combout ;
wire \master_m|Selector10~1_combout ;
wire \master_m|umd_rx_data[2]~reg0_q ;
wire \master_m|Selector8~0_combout ;
wire \master_m|umd_rx_data[4]~reg0_q ;
wire \master_m|Mux2~0_combout ;
wire \master_m|umd_rx_data~2_combout ;
wire \master_m|umd_rx_data~3_combout ;
wire \master_m|umd_rx_data[5]~reg0_q ;
wire \master_m|Selector7~0_combout ;
wire \master_m|Selector7~1_combout ;
wire \master_m|umd_rx_data[6]~reg0_q ;
wire \master_m|Selector6~0_combout ;
wire \master_m|Selector6~1_combout ;
wire \master_m|umd_rx_data[7]~reg0_q ;
wire \umd|uart_tx_data_vec~7_combout ;
wire \umd|uart_tx_data_vec~6_combout ;
wire \umd|uart_tx_data_vec~5_combout ;
wire \umd|uart_tx_data_vec~4_combout ;
wire \umd|uart_tx_data_vec~3_combout ;
wire \umd|uart_tx_data_vec~2_combout ;
wire \umd|uart_tx_data_vec~1_combout ;
wire \umd|uart_tx_data_vec~0_combout ;
wire \umd|uart_tx_data~1_combout ;
wire \umd|uart_tx_data~2_combout ;
wire \umd|uart_tx_data~q ;
wire [2:0] \umd|rx_baud_counter ;
wire [7:0] \umd|uart_tx_data_vec ;
wire [2:0] \umd|uart_tx_count ;
wire [5:0] \master_m|packet_tx_i ;
wire [6:0] \umd|tx_baud_counter ;
wire [8:0] \i2c_master_0|count ;
wire [2:0] \umd|uart_rx_count ;
wire [2:0] \i2c_master_0|bit_cnt ;
wire [3:0] \umd|uart_rx_bit_spacing ;
wire [4:0] \hrddr_0|ddr_ck_div_counter ;
wire [7:0] \ora_0|r_wr_data ;
wire [7:0] \umd|uart_rx_data_vec ;
wire [1:0] \umd|uart_rx_filter ;
wire [1:0] \umd|uart_rx_data_sr ;
wire [7:0] \i2c_master_0|data_tx ;
wire [0:3] \ora_0|c ;
wire [7:0] \master_m|i2c_wr ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \A~output (
	.i(\hrddr_0|A~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A~output_o ),
	.obar());
// synopsys translate_off
defparam \A~output .bus_hold = "false";
defparam \A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \B~output (
	.i(\hrddr_0|B~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B~output_o ),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \cam_ena~output (
	.i(\master_m|cam_ena~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cam_ena~output_o ),
	.obar());
// synopsys translate_off
defparam \cam_ena~output .bus_hold = "false";
defparam \cam_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \mclk~output (
	.i(\ora_0|mclk~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mclk~output_o ),
	.obar());
// synopsys translate_off
defparam \mclk~output .bus_hold = "false";
defparam \mclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N9
fiftyfivenm_io_obuf \sda~output (
	.i(\i2c_master_0|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda~output_o ),
	.obar());
// synopsys translate_off
defparam \sda~output .bus_hold = "false";
defparam \sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N2
fiftyfivenm_io_obuf \scl~output (
	.i(\i2c_master_0|scl~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl~output_o ),
	.obar());
// synopsys translate_off
defparam \scl~output .bus_hold = "false";
defparam \scl~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \ram_rst~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rst~output .bus_hold = "false";
defparam \ram_rst~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \ram_cs_n~output (
	.i(\hrddr_0|cs_n~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_cs_n~output .bus_hold = "false";
defparam \ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \ram_ck_p~output (
	.i(\hrddr_0|ck_p~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_p~output .bus_hold = "false";
defparam \ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \ram_ck_n~output (
	.i(\hrddr_0|ck_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_n~output .bus_hold = "false";
defparam \ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \ram_rwds~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rwds~output .bus_hold = "false";
defparam \ram_rwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \ram_dq[0]~output (
	.i(\hrddr_0|dq[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[0]~output .bus_hold = "false";
defparam \ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \ram_dq[1]~output (
	.i(\hrddr_0|dq[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[1]~output .bus_hold = "false";
defparam \ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \ram_dq[2]~output (
	.i(\hrddr_0|dq[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[2]~output .bus_hold = "false";
defparam \ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \ram_dq[3]~output (
	.i(\hrddr_0|dq[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[3]~output .bus_hold = "false";
defparam \ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \ram_dq[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[4]~output .bus_hold = "false";
defparam \ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ram_dq[5]~output (
	.i(\hrddr_0|dq[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[5]~output .bus_hold = "false";
defparam \ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \ram_dq[6]~output (
	.i(\hrddr_0|dq[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[6]~output .bus_hold = "false";
defparam \ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \ram_dq[7]~output (
	.i(\hrddr_0|dq[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[7]~output .bus_hold = "false";
defparam \ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \t_ram_rst~output (
	.i(\ram_rst~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rst~output .bus_hold = "false";
defparam \t_ram_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \t_ram_cs_n~output (
	.i(\hrddr_0|cs_n~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_cs_n~output .bus_hold = "false";
defparam \t_ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \t_ram_ck_p~output (
	.i(\hrddr_0|ck_p~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_p~output .bus_hold = "false";
defparam \t_ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \t_ram_ck_n~output (
	.i(\hrddr_0|ck_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_n~output .bus_hold = "false";
defparam \t_ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \t_ram_rwds~output (
	.i(\ram_rwds~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rwds~output .bus_hold = "false";
defparam \t_ram_rwds~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N23
fiftyfivenm_io_obuf \t_ram_dq[0]~output (
	.i(\hrddr_0|dq[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[0]~output .bus_hold = "false";
defparam \t_ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N16
fiftyfivenm_io_obuf \t_ram_dq[1]~output (
	.i(\hrddr_0|dq[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[1]~output .bus_hold = "false";
defparam \t_ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \t_ram_dq[2]~output (
	.i(\hrddr_0|dq[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[2]~output .bus_hold = "false";
defparam \t_ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N16
fiftyfivenm_io_obuf \t_ram_dq[3]~output (
	.i(\hrddr_0|dq[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[3]~output .bus_hold = "false";
defparam \t_ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N23
fiftyfivenm_io_obuf \t_ram_dq[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[4]~output .bus_hold = "false";
defparam \t_ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N16
fiftyfivenm_io_obuf \t_ram_dq[5]~output (
	.i(\hrddr_0|dq[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[5]~output .bus_hold = "false";
defparam \t_ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N23
fiftyfivenm_io_obuf \t_ram_dq[6]~output (
	.i(\hrddr_0|dq[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[6]~output .bus_hold = "false";
defparam \t_ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \t_ram_dq[7]~output (
	.i(\hrddr_0|dq[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[7]~output .bus_hold = "false";
defparam \t_ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N23
fiftyfivenm_io_obuf \reset_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reset_n~output_o ),
	.obar());
// synopsys translate_off
defparam \reset_n~output .bus_hold = "false";
defparam \reset_n~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N23
fiftyfivenm_io_obuf \LED1~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED1~output_o ),
	.obar());
// synopsys translate_off
defparam \LED1~output .bus_hold = "false";
defparam \LED1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y10_N30
fiftyfivenm_io_obuf \LED2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED2~output_o ),
	.obar());
// synopsys translate_off
defparam \LED2~output .bus_hold = "false";
defparam \LED2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y10_N9
fiftyfivenm_io_obuf \LED3~output (
	.i(!\master_m|LED3~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED3~output_o ),
	.obar());
// synopsys translate_off
defparam \LED3~output .bus_hold = "false";
defparam \LED3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N9
fiftyfivenm_io_obuf \LED4~output (
	.i(!\master_m|LED4~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED4~output_o ),
	.obar());
// synopsys translate_off
defparam \LED4~output .bus_hold = "false";
defparam \LED4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y10_N16
fiftyfivenm_io_obuf \LED5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED5~output_o ),
	.obar());
// synopsys translate_off
defparam \LED5~output .bus_hold = "false";
defparam \LED5~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \pwdn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwdn~output_o ),
	.obar());
// synopsys translate_off
defparam \pwdn~output .bus_hold = "false";
defparam \pwdn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y20_N16
fiftyfivenm_io_obuf \umd_tx~output (
	.i(!\umd|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\umd_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \umd_tx~output .bus_hold = "false";
defparam \umd_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
fiftyfivenm_io_obuf \ram_vcc~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_vcc~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_vcc~output .bus_hold = "false";
defparam \ram_vcc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
fiftyfivenm_io_obuf \ram_vccq~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_vccq~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_vccq~output .bus_hold = "false";
defparam \ram_vccq~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N26
fiftyfivenm_lcell_comb \master_m|umd_clock~0 (
// Equation(s):
// \master_m|umd_clock~0_combout  = (\reset_n~input_o  & \clock~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\master_m|umd_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_clock~0 .lut_mask = 16'hF000;
defparam \master_m|umd_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \master_m|umd_clock~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\master_m|umd_clock~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\master_m|umd_clock~0clkctrl_outclk ));
// synopsys translate_off
defparam \master_m|umd_clock~0clkctrl .clock_type = "global clock";
defparam \master_m|umd_clock~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
fiftyfivenm_lcell_comb \hrddr_0|WideOr0~0 (
// Equation(s):
// \hrddr_0|WideOr0~0_combout  = (\hrddr_0|state.stop~q ) # (!\hrddr_0|state.ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hrddr_0|state.ready~q ),
	.datad(\hrddr_0|state.stop~q ),
	.cin(gnd),
	.combout(\hrddr_0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|WideOr0~0 .lut_mask = 16'hFF0F;
defparam \hrddr_0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \hrddr_0|cs_n~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|cs_n~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|cs_n~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|cs_n~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
fiftyfivenm_lcell_comb \ora_0|Add2~0 (
// Equation(s):
// \ora_0|Add2~0_combout  = \ora_0|hrddr_test:state_counter[0]~q  $ (VCC)
// \ora_0|Add2~1  = CARRY(\ora_0|hrddr_test:state_counter[0]~q )

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ora_0|Add2~0_combout ),
	.cout(\ora_0|Add2~1 ));
// synopsys translate_off
defparam \ora_0|Add2~0 .lut_mask = 16'h33CC;
defparam \ora_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
fiftyfivenm_lcell_comb \ora_0|Add2~4 (
// Equation(s):
// \ora_0|Add2~4_combout  = (\ora_0|hrddr_test:state_counter[2]~q  & (\ora_0|Add2~3  $ (GND))) # (!\ora_0|hrddr_test:state_counter[2]~q  & (!\ora_0|Add2~3  & VCC))
// \ora_0|Add2~5  = CARRY((\ora_0|hrddr_test:state_counter[2]~q  & !\ora_0|Add2~3 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~3 ),
	.combout(\ora_0|Add2~4_combout ),
	.cout(\ora_0|Add2~5 ));
// synopsys translate_off
defparam \ora_0|Add2~4 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
fiftyfivenm_lcell_comb \ora_0|Add2~6 (
// Equation(s):
// \ora_0|Add2~6_combout  = (\ora_0|hrddr_test:state_counter[3]~q  & (!\ora_0|Add2~5 )) # (!\ora_0|hrddr_test:state_counter[3]~q  & ((\ora_0|Add2~5 ) # (GND)))
// \ora_0|Add2~7  = CARRY((!\ora_0|Add2~5 ) # (!\ora_0|hrddr_test:state_counter[3]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~5 ),
	.combout(\ora_0|Add2~6_combout ),
	.cout(\ora_0|Add2~7 ));
// synopsys translate_off
defparam \ora_0|Add2~6 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \ora_0|hrddr_test:state_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[3] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
fiftyfivenm_lcell_comb \ora_0|Add2~8 (
// Equation(s):
// \ora_0|Add2~8_combout  = (\ora_0|hrddr_test:state_counter[4]~q  & (\ora_0|Add2~7  $ (GND))) # (!\ora_0|hrddr_test:state_counter[4]~q  & (!\ora_0|Add2~7  & VCC))
// \ora_0|Add2~9  = CARRY((\ora_0|hrddr_test:state_counter[4]~q  & !\ora_0|Add2~7 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~7 ),
	.combout(\ora_0|Add2~8_combout ),
	.cout(\ora_0|Add2~9 ));
// synopsys translate_off
defparam \ora_0|Add2~8 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \ora_0|hrddr_test:state_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[4] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
fiftyfivenm_lcell_comb \ora_0|Add2~10 (
// Equation(s):
// \ora_0|Add2~10_combout  = (\ora_0|hrddr_test:state_counter[5]~q  & (!\ora_0|Add2~9 )) # (!\ora_0|hrddr_test:state_counter[5]~q  & ((\ora_0|Add2~9 ) # (GND)))
// \ora_0|Add2~11  = CARRY((!\ora_0|Add2~9 ) # (!\ora_0|hrddr_test:state_counter[5]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~9 ),
	.combout(\ora_0|Add2~10_combout ),
	.cout(\ora_0|Add2~11 ));
// synopsys translate_off
defparam \ora_0|Add2~10 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \ora_0|hrddr_test:state_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[5] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
fiftyfivenm_lcell_comb \ora_0|Add2~12 (
// Equation(s):
// \ora_0|Add2~12_combout  = (\ora_0|hrddr_test:state_counter[6]~q  & (\ora_0|Add2~11  $ (GND))) # (!\ora_0|hrddr_test:state_counter[6]~q  & (!\ora_0|Add2~11  & VCC))
// \ora_0|Add2~13  = CARRY((\ora_0|hrddr_test:state_counter[6]~q  & !\ora_0|Add2~11 ))

	.dataa(\ora_0|hrddr_test:state_counter[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~11 ),
	.combout(\ora_0|Add2~12_combout ),
	.cout(\ora_0|Add2~13 ));
// synopsys translate_off
defparam \ora_0|Add2~12 .lut_mask = 16'hA50A;
defparam \ora_0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \ora_0|hrddr_test:state_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[6] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
fiftyfivenm_lcell_comb \ora_0|Add2~14 (
// Equation(s):
// \ora_0|Add2~14_combout  = (\ora_0|hrddr_test:state_counter[7]~q  & (!\ora_0|Add2~13 )) # (!\ora_0|hrddr_test:state_counter[7]~q  & ((\ora_0|Add2~13 ) # (GND)))
// \ora_0|Add2~15  = CARRY((!\ora_0|Add2~13 ) # (!\ora_0|hrddr_test:state_counter[7]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~13 ),
	.combout(\ora_0|Add2~14_combout ),
	.cout(\ora_0|Add2~15 ));
// synopsys translate_off
defparam \ora_0|Add2~14 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \ora_0|hrddr_test:state_counter[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[7] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
fiftyfivenm_lcell_comb \ora_0|Equal1~8 (
// Equation(s):
// \ora_0|Equal1~8_combout  = (!\ora_0|hrddr_test:state_counter[3]~q  & (\ora_0|hrddr_test:state_counter[4]~q  & (!\ora_0|hrddr_test:state_counter[6]~q  & !\ora_0|hrddr_test:state_counter[31]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[3]~q ),
	.datab(\ora_0|hrddr_test:state_counter[4]~q ),
	.datac(\ora_0|hrddr_test:state_counter[6]~q ),
	.datad(\ora_0|hrddr_test:state_counter[31]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~8 .lut_mask = 16'h0004;
defparam \ora_0|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
fiftyfivenm_lcell_comb \ora_0|Add2~16 (
// Equation(s):
// \ora_0|Add2~16_combout  = (\ora_0|hrddr_test:state_counter[8]~q  & (\ora_0|Add2~15  $ (GND))) # (!\ora_0|hrddr_test:state_counter[8]~q  & (!\ora_0|Add2~15  & VCC))
// \ora_0|Add2~17  = CARRY((\ora_0|hrddr_test:state_counter[8]~q  & !\ora_0|Add2~15 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~15 ),
	.combout(\ora_0|Add2~16_combout ),
	.cout(\ora_0|Add2~17 ));
// synopsys translate_off
defparam \ora_0|Add2~16 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \ora_0|hrddr_test:state_counter[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
fiftyfivenm_lcell_comb \ora_0|Add2~18 (
// Equation(s):
// \ora_0|Add2~18_combout  = (\ora_0|hrddr_test:state_counter[9]~q  & (!\ora_0|Add2~17 )) # (!\ora_0|hrddr_test:state_counter[9]~q  & ((\ora_0|Add2~17 ) # (GND)))
// \ora_0|Add2~19  = CARRY((!\ora_0|Add2~17 ) # (!\ora_0|hrddr_test:state_counter[9]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~17 ),
	.combout(\ora_0|Add2~18_combout ),
	.cout(\ora_0|Add2~19 ));
// synopsys translate_off
defparam \ora_0|Add2~18 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \ora_0|hrddr_test:state_counter[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[9] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
fiftyfivenm_lcell_comb \ora_0|Add2~20 (
// Equation(s):
// \ora_0|Add2~20_combout  = (\ora_0|hrddr_test:state_counter[10]~q  & (\ora_0|Add2~19  $ (GND))) # (!\ora_0|hrddr_test:state_counter[10]~q  & (!\ora_0|Add2~19  & VCC))
// \ora_0|Add2~21  = CARRY((\ora_0|hrddr_test:state_counter[10]~q  & !\ora_0|Add2~19 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~19 ),
	.combout(\ora_0|Add2~20_combout ),
	.cout(\ora_0|Add2~21 ));
// synopsys translate_off
defparam \ora_0|Add2~20 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \ora_0|hrddr_test:state_counter[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[10] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
fiftyfivenm_lcell_comb \ora_0|Add2~22 (
// Equation(s):
// \ora_0|Add2~22_combout  = (\ora_0|hrddr_test:state_counter[11]~q  & (!\ora_0|Add2~21 )) # (!\ora_0|hrddr_test:state_counter[11]~q  & ((\ora_0|Add2~21 ) # (GND)))
// \ora_0|Add2~23  = CARRY((!\ora_0|Add2~21 ) # (!\ora_0|hrddr_test:state_counter[11]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~21 ),
	.combout(\ora_0|Add2~22_combout ),
	.cout(\ora_0|Add2~23 ));
// synopsys translate_off
defparam \ora_0|Add2~22 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \ora_0|hrddr_test:state_counter[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[11] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
fiftyfivenm_lcell_comb \ora_0|Add2~24 (
// Equation(s):
// \ora_0|Add2~24_combout  = (\ora_0|hrddr_test:state_counter[12]~q  & (\ora_0|Add2~23  $ (GND))) # (!\ora_0|hrddr_test:state_counter[12]~q  & (!\ora_0|Add2~23  & VCC))
// \ora_0|Add2~25  = CARRY((\ora_0|hrddr_test:state_counter[12]~q  & !\ora_0|Add2~23 ))

	.dataa(\ora_0|hrddr_test:state_counter[12]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~23 ),
	.combout(\ora_0|Add2~24_combout ),
	.cout(\ora_0|Add2~25 ));
// synopsys translate_off
defparam \ora_0|Add2~24 .lut_mask = 16'hA50A;
defparam \ora_0|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \ora_0|hrddr_test:state_counter[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add2~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[12] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
fiftyfivenm_lcell_comb \ora_0|Add2~26 (
// Equation(s):
// \ora_0|Add2~26_combout  = (\ora_0|hrddr_test:state_counter[13]~q  & (!\ora_0|Add2~25 )) # (!\ora_0|hrddr_test:state_counter[13]~q  & ((\ora_0|Add2~25 ) # (GND)))
// \ora_0|Add2~27  = CARRY((!\ora_0|Add2~25 ) # (!\ora_0|hrddr_test:state_counter[13]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~25 ),
	.combout(\ora_0|Add2~26_combout ),
	.cout(\ora_0|Add2~27 ));
// synopsys translate_off
defparam \ora_0|Add2~26 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \ora_0|hrddr_test:state_counter[13] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[13] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
fiftyfivenm_lcell_comb \ora_0|Add2~28 (
// Equation(s):
// \ora_0|Add2~28_combout  = (\ora_0|hrddr_test:state_counter[14]~q  & (\ora_0|Add2~27  $ (GND))) # (!\ora_0|hrddr_test:state_counter[14]~q  & (!\ora_0|Add2~27  & VCC))
// \ora_0|Add2~29  = CARRY((\ora_0|hrddr_test:state_counter[14]~q  & !\ora_0|Add2~27 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~27 ),
	.combout(\ora_0|Add2~28_combout ),
	.cout(\ora_0|Add2~29 ));
// synopsys translate_off
defparam \ora_0|Add2~28 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \ora_0|hrddr_test:state_counter[14] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[14] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
fiftyfivenm_lcell_comb \ora_0|Equal1~5 (
// Equation(s):
// \ora_0|Equal1~5_combout  = (!\ora_0|hrddr_test:state_counter[11]~q  & (!\ora_0|hrddr_test:state_counter[12]~q  & (!\ora_0|hrddr_test:state_counter[13]~q  & !\ora_0|hrddr_test:state_counter[14]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[11]~q ),
	.datab(\ora_0|hrddr_test:state_counter[12]~q ),
	.datac(\ora_0|hrddr_test:state_counter[13]~q ),
	.datad(\ora_0|hrddr_test:state_counter[14]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~5 .lut_mask = 16'h0001;
defparam \ora_0|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
fiftyfivenm_lcell_comb \ora_0|Equal1~6 (
// Equation(s):
// \ora_0|Equal1~6_combout  = (!\ora_0|hrddr_test:state_counter[8]~q  & (!\ora_0|hrddr_test:state_counter[10]~q  & !\ora_0|hrddr_test:state_counter[9]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[8]~q ),
	.datab(\ora_0|hrddr_test:state_counter[10]~q ),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:state_counter[9]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~6 .lut_mask = 16'h0011;
defparam \ora_0|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
fiftyfivenm_lcell_comb \ora_0|Add2~30 (
// Equation(s):
// \ora_0|Add2~30_combout  = (\ora_0|hrddr_test:state_counter[15]~q  & (!\ora_0|Add2~29 )) # (!\ora_0|hrddr_test:state_counter[15]~q  & ((\ora_0|Add2~29 ) # (GND)))
// \ora_0|Add2~31  = CARRY((!\ora_0|Add2~29 ) # (!\ora_0|hrddr_test:state_counter[15]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~29 ),
	.combout(\ora_0|Add2~30_combout ),
	.cout(\ora_0|Add2~31 ));
// synopsys translate_off
defparam \ora_0|Add2~30 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \ora_0|hrddr_test:state_counter[15] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add2~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[15] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \ora_0|Add2~32 (
// Equation(s):
// \ora_0|Add2~32_combout  = (\ora_0|hrddr_test:state_counter[16]~q  & (\ora_0|Add2~31  $ (GND))) # (!\ora_0|hrddr_test:state_counter[16]~q  & (!\ora_0|Add2~31  & VCC))
// \ora_0|Add2~33  = CARRY((\ora_0|hrddr_test:state_counter[16]~q  & !\ora_0|Add2~31 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~31 ),
	.combout(\ora_0|Add2~32_combout ),
	.cout(\ora_0|Add2~33 ));
// synopsys translate_off
defparam \ora_0|Add2~32 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \ora_0|hrddr_test:state_counter[16] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add2~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[16] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \ora_0|Add2~34 (
// Equation(s):
// \ora_0|Add2~34_combout  = (\ora_0|hrddr_test:state_counter[17]~q  & (!\ora_0|Add2~33 )) # (!\ora_0|hrddr_test:state_counter[17]~q  & ((\ora_0|Add2~33 ) # (GND)))
// \ora_0|Add2~35  = CARRY((!\ora_0|Add2~33 ) # (!\ora_0|hrddr_test:state_counter[17]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~33 ),
	.combout(\ora_0|Add2~34_combout ),
	.cout(\ora_0|Add2~35 ));
// synopsys translate_off
defparam \ora_0|Add2~34 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \ora_0|hrddr_test:state_counter[17] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[17] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \ora_0|Add2~36 (
// Equation(s):
// \ora_0|Add2~36_combout  = (\ora_0|hrddr_test:state_counter[18]~q  & (\ora_0|Add2~35  $ (GND))) # (!\ora_0|hrddr_test:state_counter[18]~q  & (!\ora_0|Add2~35  & VCC))
// \ora_0|Add2~37  = CARRY((\ora_0|hrddr_test:state_counter[18]~q  & !\ora_0|Add2~35 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~35 ),
	.combout(\ora_0|Add2~36_combout ),
	.cout(\ora_0|Add2~37 ));
// synopsys translate_off
defparam \ora_0|Add2~36 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \ora_0|hrddr_test:state_counter[18] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[18] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \ora_0|Add2~38 (
// Equation(s):
// \ora_0|Add2~38_combout  = (\ora_0|hrddr_test:state_counter[19]~q  & (!\ora_0|Add2~37 )) # (!\ora_0|hrddr_test:state_counter[19]~q  & ((\ora_0|Add2~37 ) # (GND)))
// \ora_0|Add2~39  = CARRY((!\ora_0|Add2~37 ) # (!\ora_0|hrddr_test:state_counter[19]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~37 ),
	.combout(\ora_0|Add2~38_combout ),
	.cout(\ora_0|Add2~39 ));
// synopsys translate_off
defparam \ora_0|Add2~38 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \ora_0|hrddr_test:state_counter[19] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[19] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \ora_0|Add2~40 (
// Equation(s):
// \ora_0|Add2~40_combout  = (\ora_0|hrddr_test:state_counter[20]~q  & (\ora_0|Add2~39  $ (GND))) # (!\ora_0|hrddr_test:state_counter[20]~q  & (!\ora_0|Add2~39  & VCC))
// \ora_0|Add2~41  = CARRY((\ora_0|hrddr_test:state_counter[20]~q  & !\ora_0|Add2~39 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~39 ),
	.combout(\ora_0|Add2~40_combout ),
	.cout(\ora_0|Add2~41 ));
// synopsys translate_off
defparam \ora_0|Add2~40 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \ora_0|hrddr_test:state_counter[20] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add2~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[20] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \ora_0|Add2~42 (
// Equation(s):
// \ora_0|Add2~42_combout  = (\ora_0|hrddr_test:state_counter[21]~q  & (!\ora_0|Add2~41 )) # (!\ora_0|hrddr_test:state_counter[21]~q  & ((\ora_0|Add2~41 ) # (GND)))
// \ora_0|Add2~43  = CARRY((!\ora_0|Add2~41 ) # (!\ora_0|hrddr_test:state_counter[21]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[21]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~41 ),
	.combout(\ora_0|Add2~42_combout ),
	.cout(\ora_0|Add2~43 ));
// synopsys translate_off
defparam \ora_0|Add2~42 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \ora_0|hrddr_test:state_counter[21] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add2~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[21] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \ora_0|Add2~44 (
// Equation(s):
// \ora_0|Add2~44_combout  = (\ora_0|hrddr_test:state_counter[22]~q  & (\ora_0|Add2~43  $ (GND))) # (!\ora_0|hrddr_test:state_counter[22]~q  & (!\ora_0|Add2~43  & VCC))
// \ora_0|Add2~45  = CARRY((\ora_0|hrddr_test:state_counter[22]~q  & !\ora_0|Add2~43 ))

	.dataa(\ora_0|hrddr_test:state_counter[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~43 ),
	.combout(\ora_0|Add2~44_combout ),
	.cout(\ora_0|Add2~45 ));
// synopsys translate_off
defparam \ora_0|Add2~44 .lut_mask = 16'hA50A;
defparam \ora_0|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \ora_0|hrddr_test:state_counter[22] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[22] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
fiftyfivenm_lcell_comb \ora_0|Add2~46 (
// Equation(s):
// \ora_0|Add2~46_combout  = (\ora_0|hrddr_test:state_counter[23]~q  & (!\ora_0|Add2~45 )) # (!\ora_0|hrddr_test:state_counter[23]~q  & ((\ora_0|Add2~45 ) # (GND)))
// \ora_0|Add2~47  = CARRY((!\ora_0|Add2~45 ) # (!\ora_0|hrddr_test:state_counter[23]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~45 ),
	.combout(\ora_0|Add2~46_combout ),
	.cout(\ora_0|Add2~47 ));
// synopsys translate_off
defparam \ora_0|Add2~46 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \ora_0|hrddr_test:state_counter[23] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[23] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \ora_0|Add2~48 (
// Equation(s):
// \ora_0|Add2~48_combout  = (\ora_0|hrddr_test:state_counter[24]~q  & (\ora_0|Add2~47  $ (GND))) # (!\ora_0|hrddr_test:state_counter[24]~q  & (!\ora_0|Add2~47  & VCC))
// \ora_0|Add2~49  = CARRY((\ora_0|hrddr_test:state_counter[24]~q  & !\ora_0|Add2~47 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~47 ),
	.combout(\ora_0|Add2~48_combout ),
	.cout(\ora_0|Add2~49 ));
// synopsys translate_off
defparam \ora_0|Add2~48 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \ora_0|hrddr_test:state_counter[24] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[24] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \ora_0|Add2~50 (
// Equation(s):
// \ora_0|Add2~50_combout  = (\ora_0|hrddr_test:state_counter[25]~q  & (!\ora_0|Add2~49 )) # (!\ora_0|hrddr_test:state_counter[25]~q  & ((\ora_0|Add2~49 ) # (GND)))
// \ora_0|Add2~51  = CARRY((!\ora_0|Add2~49 ) # (!\ora_0|hrddr_test:state_counter[25]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~49 ),
	.combout(\ora_0|Add2~50_combout ),
	.cout(\ora_0|Add2~51 ));
// synopsys translate_off
defparam \ora_0|Add2~50 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \ora_0|hrddr_test:state_counter[25] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[25] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \ora_0|Add2~52 (
// Equation(s):
// \ora_0|Add2~52_combout  = (\ora_0|hrddr_test:state_counter[26]~q  & (\ora_0|Add2~51  $ (GND))) # (!\ora_0|hrddr_test:state_counter[26]~q  & (!\ora_0|Add2~51  & VCC))
// \ora_0|Add2~53  = CARRY((\ora_0|hrddr_test:state_counter[26]~q  & !\ora_0|Add2~51 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~51 ),
	.combout(\ora_0|Add2~52_combout ),
	.cout(\ora_0|Add2~53 ));
// synopsys translate_off
defparam \ora_0|Add2~52 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \ora_0|hrddr_test:state_counter[26] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[26] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
fiftyfivenm_lcell_comb \ora_0|Equal1~1 (
// Equation(s):
// \ora_0|Equal1~1_combout  = (!\ora_0|hrddr_test:state_counter[26]~q  & (!\ora_0|hrddr_test:state_counter[25]~q  & (!\ora_0|hrddr_test:state_counter[23]~q  & !\ora_0|hrddr_test:state_counter[24]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[26]~q ),
	.datab(\ora_0|hrddr_test:state_counter[25]~q ),
	.datac(\ora_0|hrddr_test:state_counter[23]~q ),
	.datad(\ora_0|hrddr_test:state_counter[24]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~1 .lut_mask = 16'h0001;
defparam \ora_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \ora_0|Add2~54 (
// Equation(s):
// \ora_0|Add2~54_combout  = (\ora_0|hrddr_test:state_counter[27]~q  & (!\ora_0|Add2~53 )) # (!\ora_0|hrddr_test:state_counter[27]~q  & ((\ora_0|Add2~53 ) # (GND)))
// \ora_0|Add2~55  = CARRY((!\ora_0|Add2~53 ) # (!\ora_0|hrddr_test:state_counter[27]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~53 ),
	.combout(\ora_0|Add2~54_combout ),
	.cout(\ora_0|Add2~55 ));
// synopsys translate_off
defparam \ora_0|Add2~54 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \ora_0|hrddr_test:state_counter[27] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[27] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \ora_0|Add2~56 (
// Equation(s):
// \ora_0|Add2~56_combout  = (\ora_0|hrddr_test:state_counter[28]~q  & (\ora_0|Add2~55  $ (GND))) # (!\ora_0|hrddr_test:state_counter[28]~q  & (!\ora_0|Add2~55  & VCC))
// \ora_0|Add2~57  = CARRY((\ora_0|hrddr_test:state_counter[28]~q  & !\ora_0|Add2~55 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~55 ),
	.combout(\ora_0|Add2~56_combout ),
	.cout(\ora_0|Add2~57 ));
// synopsys translate_off
defparam \ora_0|Add2~56 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \ora_0|hrddr_test:state_counter[28] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[28] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \ora_0|Add2~58 (
// Equation(s):
// \ora_0|Add2~58_combout  = (\ora_0|hrddr_test:state_counter[29]~q  & (!\ora_0|Add2~57 )) # (!\ora_0|hrddr_test:state_counter[29]~q  & ((\ora_0|Add2~57 ) # (GND)))
// \ora_0|Add2~59  = CARRY((!\ora_0|Add2~57 ) # (!\ora_0|hrddr_test:state_counter[29]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~57 ),
	.combout(\ora_0|Add2~58_combout ),
	.cout(\ora_0|Add2~59 ));
// synopsys translate_off
defparam \ora_0|Add2~58 .lut_mask = 16'h5A5F;
defparam \ora_0|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \ora_0|hrddr_test:state_counter[29] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[29] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \ora_0|Add2~60 (
// Equation(s):
// \ora_0|Add2~60_combout  = (\ora_0|hrddr_test:state_counter[30]~q  & (\ora_0|Add2~59  $ (GND))) # (!\ora_0|hrddr_test:state_counter[30]~q  & (!\ora_0|Add2~59  & VCC))
// \ora_0|Add2~61  = CARRY((\ora_0|hrddr_test:state_counter[30]~q  & !\ora_0|Add2~59 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~59 ),
	.combout(\ora_0|Add2~60_combout ),
	.cout(\ora_0|Add2~61 ));
// synopsys translate_off
defparam \ora_0|Add2~60 .lut_mask = 16'hC30C;
defparam \ora_0|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \ora_0|hrddr_test:state_counter[30] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[30] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
fiftyfivenm_lcell_comb \ora_0|Equal1~0 (
// Equation(s):
// \ora_0|Equal1~0_combout  = (!\ora_0|hrddr_test:state_counter[27]~q  & (!\ora_0|hrddr_test:state_counter[30]~q  & (!\ora_0|hrddr_test:state_counter[29]~q  & !\ora_0|hrddr_test:state_counter[28]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[27]~q ),
	.datab(\ora_0|hrddr_test:state_counter[30]~q ),
	.datac(\ora_0|hrddr_test:state_counter[29]~q ),
	.datad(\ora_0|hrddr_test:state_counter[28]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~0 .lut_mask = 16'h0001;
defparam \ora_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
fiftyfivenm_lcell_comb \ora_0|Equal1~3 (
// Equation(s):
// \ora_0|Equal1~3_combout  = (!\ora_0|hrddr_test:state_counter[17]~q  & (!\ora_0|hrddr_test:state_counter[16]~q  & (!\ora_0|hrddr_test:state_counter[15]~q  & !\ora_0|hrddr_test:state_counter[18]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[17]~q ),
	.datab(\ora_0|hrddr_test:state_counter[16]~q ),
	.datac(\ora_0|hrddr_test:state_counter[15]~q ),
	.datad(\ora_0|hrddr_test:state_counter[18]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~3 .lut_mask = 16'h0001;
defparam \ora_0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
fiftyfivenm_lcell_comb \ora_0|Equal1~2 (
// Equation(s):
// \ora_0|Equal1~2_combout  = (!\ora_0|hrddr_test:state_counter[19]~q  & (!\ora_0|hrddr_test:state_counter[21]~q  & (!\ora_0|hrddr_test:state_counter[20]~q  & !\ora_0|hrddr_test:state_counter[22]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[19]~q ),
	.datab(\ora_0|hrddr_test:state_counter[21]~q ),
	.datac(\ora_0|hrddr_test:state_counter[20]~q ),
	.datad(\ora_0|hrddr_test:state_counter[22]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~2 .lut_mask = 16'h0001;
defparam \ora_0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
fiftyfivenm_lcell_comb \ora_0|Equal1~4 (
// Equation(s):
// \ora_0|Equal1~4_combout  = (\ora_0|Equal1~1_combout  & (\ora_0|Equal1~0_combout  & (\ora_0|Equal1~3_combout  & \ora_0|Equal1~2_combout )))

	.dataa(\ora_0|Equal1~1_combout ),
	.datab(\ora_0|Equal1~0_combout ),
	.datac(\ora_0|Equal1~3_combout ),
	.datad(\ora_0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~4 .lut_mask = 16'h8000;
defparam \ora_0|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
fiftyfivenm_lcell_comb \ora_0|Equal1~7 (
// Equation(s):
// \ora_0|Equal1~7_combout  = (\ora_0|Equal1~5_combout  & (\ora_0|Equal1~6_combout  & \ora_0|Equal1~4_combout ))

	.dataa(gnd),
	.datab(\ora_0|Equal1~5_combout ),
	.datac(\ora_0|Equal1~6_combout ),
	.datad(\ora_0|Equal1~4_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~7 .lut_mask = 16'hC000;
defparam \ora_0|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
fiftyfivenm_lcell_comb \ora_0|Equal1~9 (
// Equation(s):
// \ora_0|Equal1~9_combout  = (!\ora_0|hrddr_test:state_counter[0]~q  & (\ora_0|hrddr_test:state_counter[1]~q  & (\ora_0|Equal1~8_combout  & \ora_0|Equal1~7_combout )))

	.dataa(\ora_0|hrddr_test:state_counter[0]~q ),
	.datab(\ora_0|hrddr_test:state_counter[1]~q ),
	.datac(\ora_0|Equal1~8_combout ),
	.datad(\ora_0|Equal1~7_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~9 .lut_mask = 16'h4000;
defparam \ora_0|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
fiftyfivenm_lcell_comb \ora_0|Equal0~1 (
// Equation(s):
// \ora_0|Equal0~1_combout  = (\ora_0|hrddr_test:state_counter[2]~q ) # ((\ora_0|hrddr_test:state_counter[7]~q ) # ((!\ora_0|Equal1~9_combout ) # (!\ora_0|hrddr_test:state_counter[5]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(\ora_0|hrddr_test:state_counter[7]~q ),
	.datac(\ora_0|hrddr_test:state_counter[5]~q ),
	.datad(\ora_0|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal0~1 .lut_mask = 16'hEFFF;
defparam \ora_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \ora_0|Add2~62 (
// Equation(s):
// \ora_0|Add2~62_combout  = \ora_0|hrddr_test:state_counter[31]~q  $ (\ora_0|Add2~61 )

	.dataa(\ora_0|hrddr_test:state_counter[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ora_0|Add2~61 ),
	.combout(\ora_0|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Add2~62 .lut_mask = 16'h5A5A;
defparam \ora_0|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
fiftyfivenm_lcell_comb \ora_0|Equal1~10 (
// Equation(s):
// \ora_0|Equal1~10_combout  = (\ora_0|hrddr_test:state_counter[2]~q  & (\ora_0|hrddr_test:state_counter[7]~q  & (!\ora_0|hrddr_test:state_counter[5]~q  & \ora_0|Equal1~9_combout )))

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(\ora_0|hrddr_test:state_counter[7]~q ),
	.datac(\ora_0|hrddr_test:state_counter[5]~q ),
	.datad(\ora_0|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~10 .lut_mask = 16'h0800;
defparam \ora_0|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[31]~2 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[31]~2_combout  = (\ora_0|Add2~62_combout  & (((\ora_0|hrddr_test:state_counter[31]~0_combout  & !\ora_0|Equal1~10_combout )) # (!\ora_0|Equal0~1_combout )))

	.dataa(\ora_0|Equal0~1_combout ),
	.datab(\ora_0|hrddr_test:state_counter[31]~0_combout ),
	.datac(\ora_0|Add2~62_combout ),
	.datad(\ora_0|Equal1~10_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[31]~2 .lut_mask = 16'h50D0;
defparam \ora_0|hrddr_test:state_counter[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \ora_0|hrddr_test:state_counter[31] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[31]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[31] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
fiftyfivenm_lcell_comb \ora_0|LessThan0~0 (
// Equation(s):
// \ora_0|LessThan0~0_combout  = ((!\ora_0|hrddr_test:state_counter[3]~q  & ((!\ora_0|hrddr_test:state_counter[1]~q ) # (!\ora_0|hrddr_test:state_counter[2]~q )))) # (!\ora_0|hrddr_test:state_counter[4]~q )

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(\ora_0|hrddr_test:state_counter[1]~q ),
	.datac(\ora_0|hrddr_test:state_counter[4]~q ),
	.datad(\ora_0|hrddr_test:state_counter[3]~q ),
	.cin(gnd),
	.combout(\ora_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|LessThan0~0 .lut_mask = 16'h0F7F;
defparam \ora_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
fiftyfivenm_lcell_comb \ora_0|LessThan0~1 (
// Equation(s):
// \ora_0|LessThan0~1_combout  = ((!\ora_0|hrddr_test:state_counter[5]~q  & (!\ora_0|hrddr_test:state_counter[6]~q  & \ora_0|LessThan0~0_combout ))) # (!\ora_0|hrddr_test:state_counter[7]~q )

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(\ora_0|hrddr_test:state_counter[6]~q ),
	.datac(\ora_0|hrddr_test:state_counter[7]~q ),
	.datad(\ora_0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\ora_0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|LessThan0~1 .lut_mask = 16'h1F0F;
defparam \ora_0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[31]~0 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[31]~0_combout  = (\ora_0|hrddr_test:state_counter[31]~q ) # ((\ora_0|LessThan0~1_combout  & \ora_0|Equal1~7_combout ))

	.dataa(\ora_0|hrddr_test:state_counter[31]~q ),
	.datab(\ora_0|LessThan0~1_combout ),
	.datac(gnd),
	.datad(\ora_0|Equal1~7_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[31]~0 .lut_mask = 16'hEEAA;
defparam \ora_0|hrddr_test:state_counter[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[31]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[31]~1_combout  = (\ora_0|hrddr_test:state_counter[31]~0_combout ) # ((\ora_0|Equal1~10_combout ) # (!\ora_0|Equal0~1_combout ))

	.dataa(\ora_0|hrddr_test:state_counter[31]~0_combout ),
	.datab(\ora_0|Equal1~10_combout ),
	.datac(gnd),
	.datad(\ora_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[31]~1 .lut_mask = 16'hEEFF;
defparam \ora_0|hrddr_test:state_counter[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \ora_0|hrddr_test:state_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[0] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
fiftyfivenm_lcell_comb \ora_0|Add2~2 (
// Equation(s):
// \ora_0|Add2~2_combout  = (\ora_0|hrddr_test:state_counter[1]~q  & (!\ora_0|Add2~1 )) # (!\ora_0|hrddr_test:state_counter[1]~q  & ((\ora_0|Add2~1 ) # (GND)))
// \ora_0|Add2~3  = CARRY((!\ora_0|Add2~1 ) # (!\ora_0|hrddr_test:state_counter[1]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add2~1 ),
	.combout(\ora_0|Add2~2_combout ),
	.cout(\ora_0|Add2~3 ));
// synopsys translate_off
defparam \ora_0|Add2~2 .lut_mask = 16'h3C3F;
defparam \ora_0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \ora_0|hrddr_test:state_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[1] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \ora_0|hrddr_test:state_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:state_counter[31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[2] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
fiftyfivenm_lcell_comb \ora_0|Equal0~0 (
// Equation(s):
// \ora_0|Equal0~0_combout  = (\ora_0|hrddr_test:state_counter[2]~q ) # ((\ora_0|hrddr_test:state_counter[7]~q ) # (!\ora_0|hrddr_test:state_counter[5]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(\ora_0|hrddr_test:state_counter[5]~q ),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:state_counter[7]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal0~0 .lut_mask = 16'hFFBB;
defparam \ora_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
fiftyfivenm_lcell_comb \ora_0|r_wr_request~0 (
// Equation(s):
// \ora_0|r_wr_request~0_combout  = (\hrddr_0|cs_n~reg0_q  & ((\ora_0|r_wr_request~q ) # ((!\ora_0|Equal0~0_combout  & \ora_0|Equal1~9_combout ))))

	.dataa(\hrddr_0|cs_n~reg0_q ),
	.datab(\ora_0|Equal0~0_combout ),
	.datac(\ora_0|r_wr_request~q ),
	.datad(\ora_0|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_request~0 .lut_mask = 16'hA2A0;
defparam \ora_0|r_wr_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \ora_0|r_wr_request (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_request .is_wysiwyg = "true";
defparam \ora_0|r_wr_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
fiftyfivenm_lcell_comb \ora_0|r_rd_request~0 (
// Equation(s):
// \ora_0|r_rd_request~0_combout  = (\hrddr_0|cs_n~reg0_q  & ((\ora_0|r_rd_request~q ) # (\ora_0|Equal1~10_combout )))

	.dataa(gnd),
	.datab(\hrddr_0|cs_n~reg0_q ),
	.datac(\ora_0|r_rd_request~q ),
	.datad(\ora_0|Equal1~10_combout ),
	.cin(gnd),
	.combout(\ora_0|r_rd_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_rd_request~0 .lut_mask = 16'hCCC0;
defparam \ora_0|r_rd_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \ora_0|r_rd_request (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_rd_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_rd_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_rd_request .is_wysiwyg = "true";
defparam \ora_0|r_rd_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
fiftyfivenm_lcell_comb \hrddr_0|ca.r_wn~0 (
// Equation(s):
// \hrddr_0|ca.r_wn~0_combout  = (\ora_0|r_wr_request~q  & (\hrddr_0|ca.r_wn~q  & ((\hrddr_0|state.ready~q ) # (\ora_0|r_rd_request~q )))) # (!\ora_0|r_wr_request~q  & ((\hrddr_0|ca.r_wn~q ) # ((!\hrddr_0|state.ready~q  & \ora_0|r_rd_request~q ))))

	.dataa(\ora_0|r_wr_request~q ),
	.datab(\hrddr_0|state.ready~q ),
	.datac(\hrddr_0|ca.r_wn~q ),
	.datad(\ora_0|r_rd_request~q ),
	.cin(gnd),
	.combout(\hrddr_0|ca.r_wn~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ca.r_wn~0 .lut_mask = 16'hF1D0;
defparam \hrddr_0|ca.r_wn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \hrddr_0|ca.r_wn (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ca.r_wn~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ca.r_wn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ca.r_wn .is_wysiwyg = "true";
defparam \hrddr_0|ca.r_wn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[0]~8 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[0]~8_combout  = \hrddr_0|ddr_ck_div_counter [0] $ (VCC)
// \hrddr_0|ddr_ck_div_counter[0]~9  = CARRY(\hrddr_0|ddr_ck_div_counter [0])

	.dataa(gnd),
	.datab(\hrddr_0|ddr_ck_div_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hrddr_0|ddr_ck_div_counter[0]~8_combout ),
	.cout(\hrddr_0|ddr_ck_div_counter[0]~9 ));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[0]~8 .lut_mask = 16'h33CC;
defparam \hrddr_0|ddr_ck_div_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
fiftyfivenm_lcell_comb \hrddr_0|WideOr0 (
// Equation(s):
// \hrddr_0|WideOr0~combout  = (!\hrddr_0|state.start~q  & (!\hrddr_0|state.stop~q  & \hrddr_0|state.ready~q ))

	.dataa(\hrddr_0|state.start~q ),
	.datab(\hrddr_0|state.stop~q ),
	.datac(\hrddr_0|state.ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hrddr_0|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|WideOr0 .lut_mask = 16'h1010;
defparam \hrddr_0|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \hrddr_0|data_ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|data_ready .is_wysiwyg = "true";
defparam \hrddr_0|data_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[2]~18 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[2]~18_combout  = ((\hrddr_0|cs_n~reg0_q ) # ((!\reset_n~input_o ) # (!\hrddr_0|data_ready~q ))) # (!\hrddr_0|LessThan1~0_combout )

	.dataa(\hrddr_0|LessThan1~0_combout ),
	.datab(\hrddr_0|cs_n~reg0_q ),
	.datac(\hrddr_0|data_ready~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[2]~18 .lut_mask = 16'hDFFF;
defparam \hrddr_0|ddr_ck_div_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \hrddr_0|ddr_ck_div_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ddr_ck_div_counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ddr_ck_div_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[0] .is_wysiwyg = "true";
defparam \hrddr_0|ddr_ck_div_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[1]~10 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[1]~10_combout  = (\hrddr_0|ddr_ck_div_counter [1] & (!\hrddr_0|ddr_ck_div_counter[0]~9 )) # (!\hrddr_0|ddr_ck_div_counter [1] & ((\hrddr_0|ddr_ck_div_counter[0]~9 ) # (GND)))
// \hrddr_0|ddr_ck_div_counter[1]~11  = CARRY((!\hrddr_0|ddr_ck_div_counter[0]~9 ) # (!\hrddr_0|ddr_ck_div_counter [1]))

	.dataa(gnd),
	.datab(\hrddr_0|ddr_ck_div_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|ddr_ck_div_counter[0]~9 ),
	.combout(\hrddr_0|ddr_ck_div_counter[1]~10_combout ),
	.cout(\hrddr_0|ddr_ck_div_counter[1]~11 ));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[1]~10 .lut_mask = 16'h3C3F;
defparam \hrddr_0|ddr_ck_div_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \hrddr_0|ddr_ck_div_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ddr_ck_div_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ddr_ck_div_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[1] .is_wysiwyg = "true";
defparam \hrddr_0|ddr_ck_div_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[2]~12 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[2]~12_combout  = (\hrddr_0|ddr_ck_div_counter [2] & (\hrddr_0|ddr_ck_div_counter[1]~11  $ (GND))) # (!\hrddr_0|ddr_ck_div_counter [2] & (!\hrddr_0|ddr_ck_div_counter[1]~11  & VCC))
// \hrddr_0|ddr_ck_div_counter[2]~13  = CARRY((\hrddr_0|ddr_ck_div_counter [2] & !\hrddr_0|ddr_ck_div_counter[1]~11 ))

	.dataa(gnd),
	.datab(\hrddr_0|ddr_ck_div_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|ddr_ck_div_counter[1]~11 ),
	.combout(\hrddr_0|ddr_ck_div_counter[2]~12_combout ),
	.cout(\hrddr_0|ddr_ck_div_counter[2]~13 ));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[2]~12 .lut_mask = 16'hC30C;
defparam \hrddr_0|ddr_ck_div_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \hrddr_0|ddr_ck_div_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ddr_ck_div_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ddr_ck_div_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[2] .is_wysiwyg = "true";
defparam \hrddr_0|ddr_ck_div_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[3]~14 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[3]~14_combout  = (\hrddr_0|ddr_ck_div_counter [3] & (!\hrddr_0|ddr_ck_div_counter[2]~13 )) # (!\hrddr_0|ddr_ck_div_counter [3] & ((\hrddr_0|ddr_ck_div_counter[2]~13 ) # (GND)))
// \hrddr_0|ddr_ck_div_counter[3]~15  = CARRY((!\hrddr_0|ddr_ck_div_counter[2]~13 ) # (!\hrddr_0|ddr_ck_div_counter [3]))

	.dataa(\hrddr_0|ddr_ck_div_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|ddr_ck_div_counter[2]~13 ),
	.combout(\hrddr_0|ddr_ck_div_counter[3]~14_combout ),
	.cout(\hrddr_0|ddr_ck_div_counter[3]~15 ));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[3]~14 .lut_mask = 16'h5A5F;
defparam \hrddr_0|ddr_ck_div_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \hrddr_0|ddr_ck_div_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ddr_ck_div_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ddr_ck_div_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[3] .is_wysiwyg = "true";
defparam \hrddr_0|ddr_ck_div_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[4]~16 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[4]~16_combout  = \hrddr_0|ddr_ck_div_counter[3]~15  $ (!\hrddr_0|ddr_ck_div_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hrddr_0|ddr_ck_div_counter [4]),
	.cin(\hrddr_0|ddr_ck_div_counter[3]~15 ),
	.combout(\hrddr_0|ddr_ck_div_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[4]~16 .lut_mask = 16'hF00F;
defparam \hrddr_0|ddr_ck_div_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \hrddr_0|ddr_ck_div_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ddr_ck_div_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|ddr_ck_div_counter[2]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ddr_ck_div_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[4] .is_wysiwyg = "true";
defparam \hrddr_0|ddr_ck_div_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
fiftyfivenm_lcell_comb \hrddr_0|LessThan1~0 (
// Equation(s):
// \hrddr_0|LessThan1~0_combout  = (!\hrddr_0|ddr_ck_div_counter [4] & (((!\hrddr_0|ddr_ck_div_counter [2] & !\hrddr_0|ddr_ck_div_counter [1])) # (!\hrddr_0|ddr_ck_div_counter [3])))

	.dataa(\hrddr_0|ddr_ck_div_counter [2]),
	.datab(\hrddr_0|ddr_ck_div_counter [4]),
	.datac(\hrddr_0|ddr_ck_div_counter [3]),
	.datad(\hrddr_0|ddr_ck_div_counter [1]),
	.cin(gnd),
	.combout(\hrddr_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|LessThan1~0 .lut_mask = 16'h0313;
defparam \hrddr_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
fiftyfivenm_lcell_comb \hrddr_0|ddr_ck_div_counter[2]~7 (
// Equation(s):
// \hrddr_0|ddr_ck_div_counter[2]~7_combout  = (\reset_n~input_o  & (!\hrddr_0|cs_n~reg0_q  & \hrddr_0|data_ready~q ))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|cs_n~reg0_q ),
	.datac(\hrddr_0|data_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hrddr_0|ddr_ck_div_counter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ddr_ck_div_counter[2]~7 .lut_mask = 16'h2020;
defparam \hrddr_0|ddr_ck_div_counter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
fiftyfivenm_lcell_comb \hrddr_0|LessThan0~0 (
// Equation(s):
// \hrddr_0|LessThan0~0_combout  = (!\hrddr_0|ddr_ck_div_counter [3] & (((!\hrddr_0|ddr_ck_div_counter [0] & !\hrddr_0|ddr_ck_div_counter [1])) # (!\hrddr_0|ddr_ck_div_counter [2])))

	.dataa(\hrddr_0|ddr_ck_div_counter [2]),
	.datab(\hrddr_0|ddr_ck_div_counter [0]),
	.datac(\hrddr_0|ddr_ck_div_counter [3]),
	.datad(\hrddr_0|ddr_ck_div_counter [1]),
	.cin(gnd),
	.combout(\hrddr_0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|LessThan0~0 .lut_mask = 16'h0507;
defparam \hrddr_0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
fiftyfivenm_lcell_comb \hrddr_0|ck_p~0 (
// Equation(s):
// \hrddr_0|ck_p~0_combout  = (\hrddr_0|ddr_ck_div_counter[2]~7_combout  & ((\hrddr_0|ddr_ck_div_counter [4]) # (!\hrddr_0|LessThan0~0_combout )))

	.dataa(gnd),
	.datab(\hrddr_0|ddr_ck_div_counter [4]),
	.datac(\hrddr_0|ddr_ck_div_counter[2]~7_combout ),
	.datad(\hrddr_0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|ck_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ck_p~0 .lut_mask = 16'hC0F0;
defparam \hrddr_0|ck_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
fiftyfivenm_lcell_comb \hrddr_0|ck_p~1 (
// Equation(s):
// \hrddr_0|ck_p~1_combout  = (\hrddr_0|ck_p~0_combout  & ((\hrddr_0|LessThan1~0_combout ) # (\hrddr_0|ck_p~reg0_q )))

	.dataa(gnd),
	.datab(\hrddr_0|LessThan1~0_combout ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_p~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|ck_p~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ck_p~1 .lut_mask = 16'hFC00;
defparam \hrddr_0|ck_p~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \hrddr_0|ck_p~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ck_p~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ck_p~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ck_p~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|ck_p~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \hrddr_0|ck_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\hrddr_0|ck_p~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ck_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ck_prev .is_wysiwyg = "true";
defparam \hrddr_0|ck_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~6 (
// Equation(s):
// \hrddr_0|dq[6]~6_combout  = (\hrddr_0|state.command~q  & (\hrddr_0|ck_prev~q  $ (\hrddr_0|ck_p~reg0_q )))

	.dataa(gnd),
	.datab(\hrddr_0|ck_prev~q ),
	.datac(\hrddr_0|state.command~q ),
	.datad(\hrddr_0|ck_p~reg0_q ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~6 .lut_mask = 16'h30C0;
defparam \hrddr_0|dq[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
fiftyfivenm_lcell_comb \hrddr_0|Selector5~0 (
// Equation(s):
// \hrddr_0|Selector5~0_combout  = (\hrddr_0|Equal0~0_combout  & (\hrddr_0|ca.r_wn~q  & \hrddr_0|dq[6]~6_combout ))

	.dataa(\hrddr_0|Equal0~0_combout ),
	.datab(gnd),
	.datac(\hrddr_0|ca.r_wn~q ),
	.datad(\hrddr_0|dq[6]~6_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector5~0 .lut_mask = 16'hA000;
defparam \hrddr_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
fiftyfivenm_lcell_comb \hrddr_0|Selector3~3 (
// Equation(s):
// \hrddr_0|Selector3~3_combout  = (!\hrddr_0|state.stop~q  & (\reset_n~input_o  & !\hrddr_0|state.start~q ))

	.dataa(gnd),
	.datab(\hrddr_0|state.stop~q ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|state.start~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector3~3 .lut_mask = 16'h0030;
defparam \hrddr_0|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
fiftyfivenm_lcell_comb \hrddr_0|Selector3~2 (
// Equation(s):
// \hrddr_0|Selector3~2_combout  = (!\hrddr_0|state.ready~q  & (\ora_0|r_wr_request~q  $ (\ora_0|r_rd_request~q )))

	.dataa(gnd),
	.datab(\hrddr_0|state.ready~q ),
	.datac(\ora_0|r_wr_request~q ),
	.datad(\ora_0|r_rd_request~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector3~2 .lut_mask = 16'h0330;
defparam \hrddr_0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
fiftyfivenm_lcell_comb \hrddr_0|hrddr_process~0 (
// Equation(s):
// \hrddr_0|hrddr_process~0_combout  = \hrddr_0|ck_p~reg0_q  $ (\hrddr_0|ck_prev~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_prev~q ),
	.cin(gnd),
	.combout(\hrddr_0|hrddr_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|hrddr_process~0 .lut_mask = 16'h0FF0;
defparam \hrddr_0|hrddr_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~10 (
// Equation(s):
// \hrddr_0|dq[6]~10_combout  = (\hrddr_0|state.wr~q  & (!\hrddr_0|Equal1~3_combout  & (\hrddr_0|ck_prev~q  $ (\hrddr_0|ck_p~reg0_q ))))

	.dataa(\hrddr_0|state.wr~q ),
	.datab(\hrddr_0|ck_prev~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|Equal1~3_combout ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~10 .lut_mask = 16'h0028;
defparam \hrddr_0|dq[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
fiftyfivenm_lcell_comb \hrddr_0|Add4~0 (
// Equation(s):
// \hrddr_0|Add4~0_combout  = (\hrddr_0|dq[6]~10_combout  & (\hrddr_0|data_counter~0_combout  $ (VCC))) # (!\hrddr_0|dq[6]~10_combout  & (\hrddr_0|data_counter~0_combout  & VCC))
// \hrddr_0|Add4~1  = CARRY((\hrddr_0|dq[6]~10_combout  & \hrddr_0|data_counter~0_combout ))

	.dataa(\hrddr_0|dq[6]~10_combout ),
	.datab(\hrddr_0|data_counter~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hrddr_0|Add4~0_combout ),
	.cout(\hrddr_0|Add4~1 ));
// synopsys translate_off
defparam \hrddr_0|Add4~0 .lut_mask = 16'h6688;
defparam \hrddr_0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N5
dffeas \hrddr_0|hrddr_process:data_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[0] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
fiftyfivenm_lcell_comb \hrddr_0|data_counter~0 (
// Equation(s):
// \hrddr_0|data_counter~0_combout  = (\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[0]~q )

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\hrddr_0|hrddr_process:data_counter[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hrddr_0|data_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|data_counter~0 .lut_mask = 16'hC0C0;
defparam \hrddr_0|data_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
fiftyfivenm_lcell_comb \hrddr_0|Add4~2 (
// Equation(s):
// \hrddr_0|Add4~2_combout  = (\hrddr_0|Add4~1  & (((!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[1]~q ))) # (!\hrddr_0|Add4~1  & (((\hrddr_0|hrddr_process:data_counter[1]~q  & \reset_n~input_o )) # (GND)))
// \hrddr_0|Add4~3  = CARRY(((!\hrddr_0|Add4~1 ) # (!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[1]~q ))

	.dataa(\hrddr_0|hrddr_process:data_counter[1]~q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~1 ),
	.combout(\hrddr_0|Add4~2_combout ),
	.cout(\hrddr_0|Add4~3 ));
// synopsys translate_off
defparam \hrddr_0|Add4~2 .lut_mask = 16'h787F;
defparam \hrddr_0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N7
dffeas \hrddr_0|hrddr_process:data_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[1] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
fiftyfivenm_lcell_comb \hrddr_0|Add4~4 (
// Equation(s):
// \hrddr_0|Add4~4_combout  = (\hrddr_0|Add4~3  & (\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[2]~q  & VCC))) # (!\hrddr_0|Add4~3  & ((((\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[2]~q )))))
// \hrddr_0|Add4~5  = CARRY((\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[2]~q  & !\hrddr_0|Add4~3 )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~3 ),
	.combout(\hrddr_0|Add4~4_combout ),
	.cout(\hrddr_0|Add4~5 ));
// synopsys translate_off
defparam \hrddr_0|Add4~4 .lut_mask = 16'h8708;
defparam \hrddr_0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \hrddr_0|hrddr_process:data_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[2] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
fiftyfivenm_lcell_comb \hrddr_0|Add4~6 (
// Equation(s):
// \hrddr_0|Add4~6_combout  = (\hrddr_0|Add4~5  & (((!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[3]~q ))) # (!\hrddr_0|Add4~5  & (((\hrddr_0|hrddr_process:data_counter[3]~q  & \reset_n~input_o )) # (GND)))
// \hrddr_0|Add4~7  = CARRY(((!\hrddr_0|Add4~5 ) # (!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[3]~q ))

	.dataa(\hrddr_0|hrddr_process:data_counter[3]~q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~5 ),
	.combout(\hrddr_0|Add4~6_combout ),
	.cout(\hrddr_0|Add4~7 ));
// synopsys translate_off
defparam \hrddr_0|Add4~6 .lut_mask = 16'h787F;
defparam \hrddr_0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \hrddr_0|hrddr_process:data_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[3] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
fiftyfivenm_lcell_comb \hrddr_0|Add4~8 (
// Equation(s):
// \hrddr_0|Add4~8_combout  = (\hrddr_0|Add4~7  & (\hrddr_0|hrddr_process:data_counter[4]~q  & (\reset_n~input_o  & VCC))) # (!\hrddr_0|Add4~7  & ((((\hrddr_0|hrddr_process:data_counter[4]~q  & \reset_n~input_o )))))
// \hrddr_0|Add4~9  = CARRY((\hrddr_0|hrddr_process:data_counter[4]~q  & (\reset_n~input_o  & !\hrddr_0|Add4~7 )))

	.dataa(\hrddr_0|hrddr_process:data_counter[4]~q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~7 ),
	.combout(\hrddr_0|Add4~8_combout ),
	.cout(\hrddr_0|Add4~9 ));
// synopsys translate_off
defparam \hrddr_0|Add4~8 .lut_mask = 16'h8708;
defparam \hrddr_0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \hrddr_0|hrddr_process:data_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[4] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
fiftyfivenm_lcell_comb \hrddr_0|Equal1~2 (
// Equation(s):
// \hrddr_0|Equal1~2_combout  = (!\hrddr_0|hrddr_process:data_counter[3]~q  & (!\hrddr_0|hrddr_process:data_counter[1]~q  & (!\hrddr_0|hrddr_process:data_counter[2]~q  & !\hrddr_0|hrddr_process:data_counter[4]~q )))

	.dataa(\hrddr_0|hrddr_process:data_counter[3]~q ),
	.datab(\hrddr_0|hrddr_process:data_counter[1]~q ),
	.datac(\hrddr_0|hrddr_process:data_counter[2]~q ),
	.datad(\hrddr_0|hrddr_process:data_counter[4]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Equal1~2 .lut_mask = 16'h0001;
defparam \hrddr_0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
fiftyfivenm_lcell_comb \hrddr_0|Add4~10 (
// Equation(s):
// \hrddr_0|Add4~10_combout  = (\hrddr_0|Add4~9  & (((!\hrddr_0|hrddr_process:data_counter[5]~q )) # (!\reset_n~input_o ))) # (!\hrddr_0|Add4~9  & (((\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[5]~q )) # (GND)))
// \hrddr_0|Add4~11  = CARRY(((!\hrddr_0|Add4~9 ) # (!\hrddr_0|hrddr_process:data_counter[5]~q )) # (!\reset_n~input_o ))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~9 ),
	.combout(\hrddr_0|Add4~10_combout ),
	.cout(\hrddr_0|Add4~11 ));
// synopsys translate_off
defparam \hrddr_0|Add4~10 .lut_mask = 16'h787F;
defparam \hrddr_0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N15
dffeas \hrddr_0|hrddr_process:data_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[5] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
fiftyfivenm_lcell_comb \hrddr_0|Add4~12 (
// Equation(s):
// \hrddr_0|Add4~12_combout  = (\hrddr_0|Add4~11  & (\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[6]~q  & VCC))) # (!\hrddr_0|Add4~11  & ((((\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[6]~q )))))
// \hrddr_0|Add4~13  = CARRY((\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[6]~q  & !\hrddr_0|Add4~11 )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~11 ),
	.combout(\hrddr_0|Add4~12_combout ),
	.cout(\hrddr_0|Add4~13 ));
// synopsys translate_off
defparam \hrddr_0|Add4~12 .lut_mask = 16'h8708;
defparam \hrddr_0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \hrddr_0|hrddr_process:data_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[6] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
fiftyfivenm_lcell_comb \hrddr_0|Add4~14 (
// Equation(s):
// \hrddr_0|Add4~14_combout  = (\hrddr_0|Add4~13  & (((!\hrddr_0|hrddr_process:data_counter[7]~q )) # (!\reset_n~input_o ))) # (!\hrddr_0|Add4~13  & (((\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[7]~q )) # (GND)))
// \hrddr_0|Add4~15  = CARRY(((!\hrddr_0|Add4~13 ) # (!\hrddr_0|hrddr_process:data_counter[7]~q )) # (!\reset_n~input_o ))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~13 ),
	.combout(\hrddr_0|Add4~14_combout ),
	.cout(\hrddr_0|Add4~15 ));
// synopsys translate_off
defparam \hrddr_0|Add4~14 .lut_mask = 16'h787F;
defparam \hrddr_0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \hrddr_0|hrddr_process:data_counter[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[7] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
fiftyfivenm_lcell_comb \hrddr_0|Add4~16 (
// Equation(s):
// \hrddr_0|Add4~16_combout  = (\hrddr_0|Add4~15  & (\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[8]~q  & VCC))) # (!\hrddr_0|Add4~15  & ((((\reset_n~input_o  & \hrddr_0|hrddr_process:data_counter[8]~q )))))
// \hrddr_0|Add4~17  = CARRY((\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[8]~q  & !\hrddr_0|Add4~15 )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~15 ),
	.combout(\hrddr_0|Add4~16_combout ),
	.cout(\hrddr_0|Add4~17 ));
// synopsys translate_off
defparam \hrddr_0|Add4~16 .lut_mask = 16'h8708;
defparam \hrddr_0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \hrddr_0|hrddr_process:data_counter[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[8] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
fiftyfivenm_lcell_comb \hrddr_0|Equal1~1 (
// Equation(s):
// \hrddr_0|Equal1~1_combout  = (!\hrddr_0|hrddr_process:data_counter[6]~q  & (!\hrddr_0|hrddr_process:data_counter[8]~q  & (!\hrddr_0|hrddr_process:data_counter[5]~q  & !\hrddr_0|hrddr_process:data_counter[7]~q )))

	.dataa(\hrddr_0|hrddr_process:data_counter[6]~q ),
	.datab(\hrddr_0|hrddr_process:data_counter[8]~q ),
	.datac(\hrddr_0|hrddr_process:data_counter[5]~q ),
	.datad(\hrddr_0|hrddr_process:data_counter[7]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Equal1~1 .lut_mask = 16'h0001;
defparam \hrddr_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
fiftyfivenm_lcell_comb \hrddr_0|Add4~18 (
// Equation(s):
// \hrddr_0|Add4~18_combout  = (\hrddr_0|Add4~17  & (((!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[9]~q ))) # (!\hrddr_0|Add4~17  & (((\hrddr_0|hrddr_process:data_counter[9]~q  & \reset_n~input_o )) # (GND)))
// \hrddr_0|Add4~19  = CARRY(((!\hrddr_0|Add4~17 ) # (!\reset_n~input_o )) # (!\hrddr_0|hrddr_process:data_counter[9]~q ))

	.dataa(\hrddr_0|hrddr_process:data_counter[9]~q ),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\hrddr_0|Add4~17 ),
	.combout(\hrddr_0|Add4~18_combout ),
	.cout(\hrddr_0|Add4~19 ));
// synopsys translate_off
defparam \hrddr_0|Add4~18 .lut_mask = 16'h787F;
defparam \hrddr_0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \hrddr_0|hrddr_process:data_counter[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[9] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
fiftyfivenm_lcell_comb \hrddr_0|Add4~20 (
// Equation(s):
// \hrddr_0|Add4~20_combout  = \hrddr_0|Add4~19  $ (((!\hrddr_0|hrddr_process:data_counter[10]~q ) # (!\reset_n~input_o )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[10]~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\hrddr_0|Add4~19 ),
	.combout(\hrddr_0|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Add4~20 .lut_mask = 16'h8787;
defparam \hrddr_0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \hrddr_0|hrddr_process:data_counter[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Add4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hrddr_0|state.command~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:data_counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:data_counter[10] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:data_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
fiftyfivenm_lcell_comb \hrddr_0|Equal1~0 (
// Equation(s):
// \hrddr_0|Equal1~0_combout  = (\reset_n~input_o  & (\hrddr_0|hrddr_process:data_counter[0]~q  & (!\hrddr_0|hrddr_process:data_counter[9]~q  & !\hrddr_0|hrddr_process:data_counter[10]~q )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:data_counter[0]~q ),
	.datac(\hrddr_0|hrddr_process:data_counter[9]~q ),
	.datad(\hrddr_0|hrddr_process:data_counter[10]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Equal1~0 .lut_mask = 16'h0008;
defparam \hrddr_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
fiftyfivenm_lcell_comb \hrddr_0|Equal1~3 (
// Equation(s):
// \hrddr_0|Equal1~3_combout  = (\hrddr_0|Equal1~2_combout  & (\hrddr_0|Equal1~1_combout  & \hrddr_0|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\hrddr_0|Equal1~2_combout ),
	.datac(\hrddr_0|Equal1~1_combout ),
	.datad(\hrddr_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Equal1~3 .lut_mask = 16'hC000;
defparam \hrddr_0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
fiftyfivenm_lcell_comb \hrddr_0|Selector5~1 (
// Equation(s):
// \hrddr_0|Selector5~1_combout  = (\hrddr_0|state.command~q  & \hrddr_0|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hrddr_0|state.command~q ),
	.datad(\hrddr_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector5~1 .lut_mask = 16'hF000;
defparam \hrddr_0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
fiftyfivenm_lcell_comb \hrddr_0|Selector5~2 (
// Equation(s):
// \hrddr_0|Selector5~2_combout  = (\hrddr_0|Selector5~1_combout ) # ((\hrddr_0|Equal1~3_combout  & (\hrddr_0|state.ready~q  & \hrddr_0|state.wr~q )))

	.dataa(\hrddr_0|Equal1~3_combout ),
	.datab(\hrddr_0|state.ready~q ),
	.datac(\hrddr_0|state.wr~q ),
	.datad(\hrddr_0|Selector5~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector5~2 .lut_mask = 16'hFF80;
defparam \hrddr_0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
fiftyfivenm_lcell_comb \hrddr_0|Selector5~3 (
// Equation(s):
// \hrddr_0|Selector5~3_combout  = ((\hrddr_0|Selector3~2_combout ) # ((\hrddr_0|hrddr_process~0_combout  & \hrddr_0|Selector5~2_combout ))) # (!\hrddr_0|Selector3~3_combout )

	.dataa(\hrddr_0|Selector3~3_combout ),
	.datab(\hrddr_0|Selector3~2_combout ),
	.datac(\hrddr_0|hrddr_process~0_combout ),
	.datad(\hrddr_0|Selector5~2_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector5~3 .lut_mask = 16'hFDDD;
defparam \hrddr_0|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \hrddr_0|state.latency_delay (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hrddr_0|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.latency_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.latency_delay .is_wysiwyg = "true";
defparam \hrddr_0|state.latency_delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
fiftyfivenm_lcell_comb \hrddr_0|Selector4~0 (
// Equation(s):
// \hrddr_0|Selector4~0_combout  = (\hrddr_0|state.ready~q  & ((\hrddr_0|state.command~q  & (\hrddr_0|Equal0~0_combout )) # (!\hrddr_0|state.command~q  & ((\hrddr_0|Equal1~3_combout )))))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|Equal0~0_combout ),
	.datac(\hrddr_0|Equal1~3_combout ),
	.datad(\hrddr_0|state.ready~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector4~0 .lut_mask = 16'hD800;
defparam \hrddr_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
fiftyfivenm_lcell_comb \hrddr_0|Selector4~1 (
// Equation(s):
// \hrddr_0|Selector4~1_combout  = (\hrddr_0|Selector3~2_combout ) # ((\hrddr_0|Selector4~0_combout  & (\hrddr_0|ck_prev~q  $ (\hrddr_0|ck_p~reg0_q ))))

	.dataa(\hrddr_0|ck_prev~q ),
	.datab(\hrddr_0|ck_p~reg0_q ),
	.datac(\hrddr_0|Selector3~2_combout ),
	.datad(\hrddr_0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector4~1 .lut_mask = 16'hF6F0;
defparam \hrddr_0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
fiftyfivenm_lcell_comb \hrddr_0|Selector4~2 (
// Equation(s):
// \hrddr_0|Selector4~2_combout  = (\hrddr_0|state.start~q ) # ((!\hrddr_0|state.stop~q  & (!\hrddr_0|state.latency_delay~q  & \hrddr_0|Selector4~1_combout )))

	.dataa(\hrddr_0|state.start~q ),
	.datab(\hrddr_0|state.stop~q ),
	.datac(\hrddr_0|state.latency_delay~q ),
	.datad(\hrddr_0|Selector4~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector4~2 .lut_mask = 16'hABAA;
defparam \hrddr_0|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
fiftyfivenm_lcell_comb \hrddr_0|Selector4~3 (
// Equation(s):
// \hrddr_0|Selector4~3_combout  = (\hrddr_0|state.command~q  & (!\hrddr_0|state.stop~q  & (\reset_n~input_o  & !\hrddr_0|Selector4~2_combout )))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|state.stop~q ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|Selector4~2_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector4~3 .lut_mask = 16'h0020;
defparam \hrddr_0|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
fiftyfivenm_lcell_comb \hrddr_0|Selector4~4 (
// Equation(s):
// \hrddr_0|Selector4~4_combout  = (\hrddr_0|Selector4~3_combout ) # ((!\hrddr_0|state.stop~q  & \hrddr_0|state.start~q ))

	.dataa(gnd),
	.datab(\hrddr_0|state.stop~q ),
	.datac(\hrddr_0|Selector4~3_combout ),
	.datad(\hrddr_0|state.start~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector4~4 .lut_mask = 16'hF3F0;
defparam \hrddr_0|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \hrddr_0|state.command (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.command .is_wysiwyg = "true";
defparam \hrddr_0|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~12 (
// Equation(s):
// \hrddr_0|dq[6]~12_combout  = (\hrddr_0|state.command~q  & (\hrddr_0|Equal0~0_combout  & (\hrddr_0|ck_p~reg0_q  $ (\hrddr_0|ck_prev~q ))))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|Equal0~0_combout ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_prev~q ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~12 .lut_mask = 16'h0880;
defparam \hrddr_0|dq[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
fiftyfivenm_lcell_comb \hrddr_0|Selector3~4 (
// Equation(s):
// \hrddr_0|Selector3~4_combout  = (!\hrddr_0|dq[6]~12_combout  & (!\hrddr_0|state.ready~q  & (\ora_0|r_wr_request~q  $ (\ora_0|r_rd_request~q ))))

	.dataa(\hrddr_0|dq[6]~12_combout ),
	.datab(\hrddr_0|state.ready~q ),
	.datac(\ora_0|r_wr_request~q ),
	.datad(\ora_0|r_rd_request~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector3~4 .lut_mask = 16'h0110;
defparam \hrddr_0|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \hrddr_0|state.start (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.start .is_wysiwyg = "true";
defparam \hrddr_0|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \hrddr_0|hrddr_process:tick_counter[1]~2 (
// Equation(s):
// \hrddr_0|hrddr_process:tick_counter[1]~2_combout  = (\hrddr_0|state.latency_delay~q  & (\hrddr_0|ck_prev~q  $ (\hrddr_0|ck_p~reg0_q )))

	.dataa(gnd),
	.datab(\hrddr_0|ck_prev~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|state.latency_delay~q ),
	.cin(gnd),
	.combout(\hrddr_0|hrddr_process:tick_counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|hrddr_process:tick_counter[1]~2 .lut_mask = 16'h3C00;
defparam \hrddr_0|hrddr_process:tick_counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
fiftyfivenm_lcell_comb \hrddr_0|hrddr_process:tick_counter[1]~3 (
// Equation(s):
// \hrddr_0|hrddr_process:tick_counter[1]~3_combout  = (!\hrddr_0|Equal0~0_combout  & (\hrddr_0|state.command~q  & (\hrddr_0|ck_p~reg0_q  $ (\hrddr_0|ck_prev~q ))))

	.dataa(\hrddr_0|Equal0~0_combout ),
	.datab(\hrddr_0|state.command~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_prev~q ),
	.cin(gnd),
	.combout(\hrddr_0|hrddr_process:tick_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|hrddr_process:tick_counter[1]~3 .lut_mask = 16'h0440;
defparam \hrddr_0|hrddr_process:tick_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \hrddr_0|Selector9~2 (
// Equation(s):
// \hrddr_0|Selector9~2_combout  = (\reset_n~input_o  & (((\hrddr_0|hrddr_process:tick_counter[1]~2_combout ) # (\hrddr_0|hrddr_process:tick_counter[1]~3_combout )) # (!\hrddr_0|state.start~q )))

	.dataa(\hrddr_0|state.start~q ),
	.datab(\hrddr_0|hrddr_process:tick_counter[1]~2_combout ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|hrddr_process:tick_counter[1]~3_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector9~2 .lut_mask = 16'hF0D0;
defparam \hrddr_0|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
fiftyfivenm_lcell_comb \hrddr_0|Selector11~1 (
// Equation(s):
// \hrddr_0|Selector11~1_combout  = (\hrddr_0|state.command~q ) # ((\hrddr_0|state.start~q ) # ((\hrddr_0|hrddr_process:tick_counter[0]~q  & \reset_n~input_o )))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|state.start~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector11~1 .lut_mask = 16'hFFEA;
defparam \hrddr_0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \hrddr_0|tick_counter~1 (
// Equation(s):
// \hrddr_0|tick_counter~1_combout  = \hrddr_0|ck_p~reg0_q  $ (\hrddr_0|ck_prev~q  $ (((!\hrddr_0|hrddr_process:tick_counter[0]~q ) # (!\reset_n~input_o ))))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_prev~q ),
	.cin(gnd),
	.combout(\hrddr_0|tick_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|tick_counter~1 .lut_mask = 16'h7887;
defparam \hrddr_0|tick_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
fiftyfivenm_lcell_comb \hrddr_0|tick_counter~0 (
// Equation(s):
// \hrddr_0|tick_counter~0_combout  = (!\hrddr_0|hrddr_process:tick_counter[0]~q ) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|tick_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|tick_counter~0 .lut_mask = 16'h0FFF;
defparam \hrddr_0|tick_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
fiftyfivenm_lcell_comb \hrddr_0|Selector11~0 (
// Equation(s):
// \hrddr_0|Selector11~0_combout  = (\hrddr_0|tick_counter~0_combout  $ (((\hrddr_0|Equal0~0_combout ) # (!\hrddr_0|hrddr_process~0_combout )))) # (!\hrddr_0|state.command~q )

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|tick_counter~0_combout ),
	.datac(\hrddr_0|Equal0~0_combout ),
	.datad(\hrddr_0|hrddr_process~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector11~0 .lut_mask = 16'h7D77;
defparam \hrddr_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \hrddr_0|Selector11~2 (
// Equation(s):
// \hrddr_0|Selector11~2_combout  = (\hrddr_0|Selector11~0_combout  & ((\hrddr_0|state.latency_delay~q  & ((!\hrddr_0|tick_counter~1_combout ))) # (!\hrddr_0|state.latency_delay~q  & (\hrddr_0|Selector11~1_combout ))))

	.dataa(\hrddr_0|Selector11~1_combout ),
	.datab(\hrddr_0|state.latency_delay~q ),
	.datac(\hrddr_0|tick_counter~1_combout ),
	.datad(\hrddr_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector11~2 .lut_mask = 16'h2E00;
defparam \hrddr_0|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \hrddr_0|hrddr_process:tick_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:tick_counter[0] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:tick_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \hrddr_0|Add1~0 (
// Equation(s):
// \hrddr_0|Add1~0_combout  = (\hrddr_0|hrddr_process:tick_counter[1]~q  $ (\hrddr_0|hrddr_process:tick_counter[0]~q )) # (!\reset_n~input_o )

	.dataa(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Add1~0 .lut_mask = 16'h5FAF;
defparam \hrddr_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \hrddr_0|Selector10~0 (
// Equation(s):
// \hrddr_0|Selector10~0_combout  = (!\hrddr_0|hrddr_process:tick_counter[1]~q  & (\reset_n~input_o  & !\hrddr_0|state.start~q ))

	.dataa(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|state.start~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector10~0 .lut_mask = 16'h0050;
defparam \hrddr_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \hrddr_0|Selector10~1 (
// Equation(s):
// \hrddr_0|Selector10~1_combout  = (\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & (\hrddr_0|Add1~0_combout )) # (!\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & ((\hrddr_0|hrddr_process:tick_counter[1]~3_combout  & (!\hrddr_0|Add1~0_combout )) # 
// (!\hrddr_0|hrddr_process:tick_counter[1]~3_combout  & ((!\hrddr_0|Selector10~0_combout )))))

	.dataa(\hrddr_0|Add1~0_combout ),
	.datab(\hrddr_0|hrddr_process:tick_counter[1]~2_combout ),
	.datac(\hrddr_0|Selector10~0_combout ),
	.datad(\hrddr_0|hrddr_process:tick_counter[1]~3_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector10~1 .lut_mask = 16'h998B;
defparam \hrddr_0|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \hrddr_0|hrddr_process:tick_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:tick_counter[1] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:tick_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \hrddr_0|Selector9~0 (
// Equation(s):
// \hrddr_0|Selector9~0_combout  = (\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & (!\hrddr_0|hrddr_process:tick_counter[1]~q  & \hrddr_0|hrddr_process:tick_counter[0]~q )) # (!\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & 
// (\hrddr_0|hrddr_process:tick_counter[1]~q  & !\hrddr_0|hrddr_process:tick_counter[0]~q ))

	.dataa(gnd),
	.datab(\hrddr_0|hrddr_process:tick_counter[1]~2_combout ),
	.datac(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector9~0 .lut_mask = 16'h0C30;
defparam \hrddr_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \hrddr_0|Selector9~1 (
// Equation(s):
// \hrddr_0|Selector9~1_combout  = (\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & (((\reset_n~input_o )))) # (!\hrddr_0|hrddr_process:tick_counter[1]~2_combout  & ((\hrddr_0|state.start~q ) # ((\hrddr_0|hrddr_process:tick_counter[1]~3_combout ))))

	.dataa(\hrddr_0|state.start~q ),
	.datab(\hrddr_0|hrddr_process:tick_counter[1]~2_combout ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|hrddr_process:tick_counter[1]~3_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector9~1 .lut_mask = 16'hF3E2;
defparam \hrddr_0|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \hrddr_0|Selector9~3 (
// Equation(s):
// \hrddr_0|Selector9~3_combout  = (\hrddr_0|Selector9~2_combout  & (\hrddr_0|hrddr_process:tick_counter[2]~q  $ (((\hrddr_0|Selector9~0_combout  & \hrddr_0|Selector9~1_combout ))))) # (!\hrddr_0|Selector9~2_combout  & (((!\hrddr_0|Selector9~1_combout ))))

	.dataa(\hrddr_0|Selector9~2_combout ),
	.datab(\hrddr_0|Selector9~0_combout ),
	.datac(\hrddr_0|hrddr_process:tick_counter[2]~q ),
	.datad(\hrddr_0|Selector9~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector9~3 .lut_mask = 16'h28F5;
defparam \hrddr_0|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \hrddr_0|hrddr_process:tick_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|hrddr_process:tick_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|hrddr_process:tick_counter[2] .is_wysiwyg = "true";
defparam \hrddr_0|hrddr_process:tick_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \hrddr_0|Equal0~0 (
// Equation(s):
// \hrddr_0|Equal0~0_combout  = ((\hrddr_0|hrddr_process:tick_counter[2]~q  & (\hrddr_0|hrddr_process:tick_counter[1]~q  & !\hrddr_0|hrddr_process:tick_counter[0]~q ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:tick_counter[2]~q ),
	.datac(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Equal0~0 .lut_mask = 16'h55D5;
defparam \hrddr_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~7 (
// Equation(s):
// \hrddr_0|dq[6]~7_combout  = (\hrddr_0|Equal0~0_combout  & (!\hrddr_0|ca.r_wn~q  & \hrddr_0|dq[6]~6_combout ))

	.dataa(\hrddr_0|Equal0~0_combout ),
	.datab(gnd),
	.datac(\hrddr_0|ca.r_wn~q ),
	.datad(\hrddr_0|dq[6]~6_combout ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~7 .lut_mask = 16'h0A00;
defparam \hrddr_0|dq[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \hrddr_0|state.wr (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\hrddr_0|dq[6]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hrddr_0|Selector5~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.wr .is_wysiwyg = "true";
defparam \hrddr_0|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
fiftyfivenm_lcell_comb \hrddr_0|Selector8~0 (
// Equation(s):
// \hrddr_0|Selector8~0_combout  = (\hrddr_0|state.wr~q  & (\hrddr_0|hrddr_process~0_combout  & (\hrddr_0|Equal1~3_combout  & !\hrddr_0|dq[6]~12_combout )))

	.dataa(\hrddr_0|state.wr~q ),
	.datab(\hrddr_0|hrddr_process~0_combout ),
	.datac(\hrddr_0|Equal1~3_combout ),
	.datad(\hrddr_0|dq[6]~12_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector8~0 .lut_mask = 16'h0080;
defparam \hrddr_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \hrddr_0|state.stop (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.stop .is_wysiwyg = "true";
defparam \hrddr_0|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
fiftyfivenm_lcell_comb \hrddr_0|Selector2~0 (
// Equation(s):
// \hrddr_0|Selector2~0_combout  = (!\hrddr_0|state.stop~q  & ((\hrddr_0|Selector4~2_combout ) # ((\reset_n~input_o  & \hrddr_0|state.ready~q ))))

	.dataa(\hrddr_0|state.stop~q ),
	.datab(\reset_n~input_o ),
	.datac(\hrddr_0|state.ready~q ),
	.datad(\hrddr_0|Selector4~2_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector2~0 .lut_mask = 16'h5540;
defparam \hrddr_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \hrddr_0|state.ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|state.ready .is_wysiwyg = "true";
defparam \hrddr_0|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
fiftyfivenm_lcell_comb \hrddr_0|Selector0~0 (
// Equation(s):
// \hrddr_0|Selector0~0_combout  = ((\hrddr_0|state.stop~q ) # ((\hrddr_0|state.command~q  & \hrddr_0|A~reg0_q ))) # (!\hrddr_0|state.ready~q )

	.dataa(\hrddr_0|state.ready~q ),
	.datab(\hrddr_0|state.command~q ),
	.datac(\hrddr_0|A~reg0_q ),
	.datad(\hrddr_0|state.stop~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector0~0 .lut_mask = 16'hFFD5;
defparam \hrddr_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \hrddr_0|A~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|A~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|A~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|A~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
fiftyfivenm_lcell_comb \hrddr_0|Selector1~0 (
// Equation(s):
// \hrddr_0|Selector1~0_combout  = (\hrddr_0|state.latency_delay~q ) # ((\hrddr_0|WideOr0~0_combout ) # ((\hrddr_0|state.command~q  & \hrddr_0|B~reg0_q )))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|state.latency_delay~q ),
	.datac(\hrddr_0|B~reg0_q ),
	.datad(\hrddr_0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector1~0 .lut_mask = 16'hFFEC;
defparam \hrddr_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \hrddr_0|B~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|B~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|B~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|B~reg0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N8
fiftyfivenm_lcell_comb \umd|rx_baud_counter~0 (
// Equation(s):
// \umd|rx_baud_counter~0_combout  = (\reset_n~input_o  & !\umd|rx_baud_counter [0])

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\umd|rx_baud_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|rx_baud_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_counter~0 .lut_mask = 16'h0C0C;
defparam \umd|rx_baud_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N9
dffeas \umd|rx_baud_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|rx_baud_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[0] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
fiftyfivenm_lcell_comb \umd|rx_baud_counter~1 (
// Equation(s):
// \umd|rx_baud_counter~1_combout  = \umd|rx_baud_counter [0] $ (\umd|rx_baud_counter [1])

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [0]),
	.datac(\umd|rx_baud_counter [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|rx_baud_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_counter~1 .lut_mask = 16'h3C3C;
defparam \umd|rx_baud_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N11
dffeas \umd|rx_baud_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|rx_baud_counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_counter[1] .is_wysiwyg = "true";
defparam \umd|rx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
fiftyfivenm_lcell_comb \umd|rx_baud_tick~0 (
// Equation(s):
// \umd|rx_baud_tick~0_combout  = (\umd|rx_baud_counter [0] & (\reset_n~input_o  & \umd|rx_baud_counter [1]))

	.dataa(gnd),
	.datab(\umd|rx_baud_counter [0]),
	.datac(\reset_n~input_o ),
	.datad(\umd|rx_baud_counter [1]),
	.cin(gnd),
	.combout(\umd|rx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|rx_baud_tick~0 .lut_mask = 16'hC000;
defparam \umd|rx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N23
dffeas \umd|rx_baud_tick (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|rx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|rx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|rx_baud_tick .is_wysiwyg = "true";
defparam \umd|rx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
fiftyfivenm_lcell_comb \umd|uart_rx_count~2 (
// Equation(s):
// \umd|uart_rx_count~2_combout  = (\reset_n~input_o  & !\umd|uart_rx_count [0])

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~2 .lut_mask = 16'h0C0C;
defparam \umd|uart_rx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~3 (
// Equation(s):
// \umd|uart_rx_bit_spacing~3_combout  = (!\umd|uart_rx_bit_spacing [0] & \umd|uart_rx_state.rx_get_start_bit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_rx_bit_spacing [0]),
	.datad(\umd|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~3 .lut_mask = 16'h0F00;
defparam \umd|uart_rx_bit_spacing~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \umd|uart_rx_bit_spacing[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~4 (
// Equation(s):
// \umd|uart_rx_bit_spacing~4_combout  = (!\umd|uart_rx_bit_tick~0_combout  & (\umd|uart_rx_state.rx_get_start_bit~q  & (\umd|uart_rx_bit_spacing [0] $ (\umd|uart_rx_bit_spacing [1]))))

	.dataa(\umd|uart_rx_bit_spacing [0]),
	.datab(\umd|uart_rx_bit_tick~0_combout ),
	.datac(\umd|uart_rx_bit_spacing [1]),
	.datad(\umd|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~4 .lut_mask = 16'h1200;
defparam \umd|uart_rx_bit_spacing~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \umd|uart_rx_bit_spacing[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
fiftyfivenm_lcell_comb \umd|Add3~0 (
// Equation(s):
// \umd|Add3~0_combout  = (\umd|uart_rx_bit_spacing [0] & \umd|uart_rx_bit_spacing [1])

	.dataa(\umd|uart_rx_bit_spacing [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|uart_rx_bit_spacing [1]),
	.cin(gnd),
	.combout(\umd|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Add3~0 .lut_mask = 16'hAA00;
defparam \umd|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N18
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~2 (
// Equation(s):
// \umd|uart_rx_bit_spacing~2_combout  = (!\umd|uart_rx_bit_tick~0_combout  & (\umd|uart_rx_state.rx_get_start_bit~q  & (\umd|Add3~0_combout  $ (\umd|uart_rx_bit_spacing [2]))))

	.dataa(\umd|Add3~0_combout ),
	.datab(\umd|uart_rx_bit_tick~0_combout ),
	.datac(\umd|uart_rx_bit_spacing [2]),
	.datad(\umd|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~2 .lut_mask = 16'h1200;
defparam \umd|uart_rx_bit_spacing~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \umd|uart_rx_bit_spacing[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
fiftyfivenm_lcell_comb \umd|uart_rx_bit_spacing~1 (
// Equation(s):
// \umd|uart_rx_bit_spacing~1_combout  = (\umd|uart_rx_state.rx_get_start_bit~q  & (\umd|uart_rx_bit_spacing [3] $ (((\umd|Add3~0_combout  & \umd|uart_rx_bit_spacing [2])))))

	.dataa(\umd|Add3~0_combout ),
	.datab(\umd|uart_rx_bit_spacing [2]),
	.datac(\umd|uart_rx_bit_spacing [3]),
	.datad(\umd|uart_rx_state.rx_get_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_spacing~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing~1 .lut_mask = 16'h7800;
defparam \umd|uart_rx_bit_spacing~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \umd|uart_rx_bit_spacing[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit_spacing~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|rx_baud_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_spacing [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_spacing[3] .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_spacing[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
fiftyfivenm_lcell_comb \umd|uart_rx_bit_tick~0 (
// Equation(s):
// \umd|uart_rx_bit_tick~0_combout  = (\umd|uart_rx_bit_spacing [0] & (\umd|uart_rx_bit_spacing [1] & (\umd|uart_rx_bit_spacing [3] & \umd|uart_rx_bit_spacing [2])))

	.dataa(\umd|uart_rx_bit_spacing [0]),
	.datab(\umd|uart_rx_bit_spacing [1]),
	.datac(\umd|uart_rx_bit_spacing [3]),
	.datad(\umd|uart_rx_bit_spacing [2]),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_tick~0 .lut_mask = 16'h8000;
defparam \umd|uart_rx_bit_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
fiftyfivenm_lcell_comb \umd|uart_rx_bit_tick~1 (
// Equation(s):
// \umd|uart_rx_bit_tick~1_combout  = (\umd|rx_baud_tick~q  & \umd|uart_rx_bit_tick~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|rx_baud_tick~q ),
	.datad(\umd|uart_rx_bit_tick~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_bit_tick~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit_tick~1 .lut_mask = 16'hF000;
defparam \umd|uart_rx_bit_tick~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \umd|uart_rx_bit_tick (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit_tick~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit_tick .is_wysiwyg = "true";
defparam \umd|uart_rx_bit_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
fiftyfivenm_lcell_comb \umd|uart_rx_state~9 (
// Equation(s):
// \umd|uart_rx_state~9_combout  = (\umd|uart_rx_count [1] & (\umd|uart_rx_count [0] & (\umd|uart_rx_state.rx_get_data~q  & \umd|uart_rx_bit_tick~q )))

	.dataa(\umd|uart_rx_count [1]),
	.datab(\umd|uart_rx_count [0]),
	.datac(\umd|uart_rx_state.rx_get_data~q ),
	.datad(\umd|uart_rx_bit_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~9 .lut_mask = 16'h8000;
defparam \umd|uart_rx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \umd|uart_rx_state~10 (
// Equation(s):
// \umd|uart_rx_state~10_combout  = (\umd|uart_rx_state~9_combout  & \umd|uart_rx_count [2])

	.dataa(gnd),
	.datab(\umd|uart_rx_state~9_combout ),
	.datac(\umd|uart_rx_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~10 .lut_mask = 16'hC0C0;
defparam \umd|uart_rx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
fiftyfivenm_lcell_comb \umd|uart_rx_state~13 (
// Equation(s):
// \umd|uart_rx_state~13_combout  = (!\umd|uart_rx_state~11_combout  & (!\umd|uart_rx_data_out_stb~0_combout  & (\reset_n~input_o  & !\umd|uart_rx_state~10_combout )))

	.dataa(\umd|uart_rx_state~11_combout ),
	.datab(\umd|uart_rx_data_out_stb~0_combout ),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_rx_state~10_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~13 .lut_mask = 16'h0010;
defparam \umd|uart_rx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
fiftyfivenm_lcell_comb \umd|uart_rx_state~14 (
// Equation(s):
// \umd|uart_rx_state~14_combout  = (\umd|uart_rx_state~13_combout ) # ((\reset_n~input_o  & (\umd|uart_rx_state~16_combout  & \umd|uart_rx_state.rx_get_data~q )))

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_rx_state~16_combout ),
	.datac(\umd|uart_rx_state.rx_get_data~q ),
	.datad(\umd|uart_rx_state~13_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~14 .lut_mask = 16'hFF80;
defparam \umd|uart_rx_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \umd|uart_rx_state.rx_get_data (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_data .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
fiftyfivenm_lcell_comb \umd|uart_rx_count[0]~0 (
// Equation(s):
// \umd|uart_rx_count[0]~0_combout  = ((\umd|uart_rx_state.rx_get_data~q  & \umd|uart_rx_bit_tick~q )) # (!\reset_n~input_o )

	.dataa(\umd|uart_rx_state.rx_get_data~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_rx_bit_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count[0]~0 .lut_mask = 16'hAF0F;
defparam \umd|uart_rx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N15
dffeas \umd|uart_rx_count[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
fiftyfivenm_lcell_comb \umd|uart_rx_count~3 (
// Equation(s):
// \umd|uart_rx_count~3_combout  = \umd|uart_rx_count [0] $ (\umd|uart_rx_count [1])

	.dataa(gnd),
	.datab(\umd|uart_rx_count [0]),
	.datac(\umd|uart_rx_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~3 .lut_mask = 16'h3C3C;
defparam \umd|uart_rx_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \umd|uart_rx_count[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
fiftyfivenm_lcell_comb \umd|uart_rx_count~1 (
// Equation(s):
// \umd|uart_rx_count~1_combout  = \umd|uart_rx_count [2] $ (((\umd|uart_rx_count [1] & \umd|uart_rx_count [0])))

	.dataa(\umd|uart_rx_count [1]),
	.datab(\umd|uart_rx_count [0]),
	.datac(\umd|uart_rx_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_count~1 .lut_mask = 16'h7878;
defparam \umd|uart_rx_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \umd|uart_rx_count[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_count[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \umd|uart_rx_state~16 (
// Equation(s):
// \umd|uart_rx_state~16_combout  = (\umd|uart_rx_state~11_combout  & ((!\umd|uart_rx_state~9_combout ) # (!\umd|uart_rx_count [2])))

	.dataa(\umd|uart_rx_count [2]),
	.datab(\umd|uart_rx_state~9_combout ),
	.datac(\umd|uart_rx_state~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~16 .lut_mask = 16'h7070;
defparam \umd|uart_rx_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \umd|uart_rx_state~15 (
// Equation(s):
// \umd|uart_rx_state~15_combout  = (\reset_n~input_o  & ((\umd|uart_rx_state~16_combout  & ((\umd|uart_rx_state.rx_get_start_bit~q ))) # (!\umd|uart_rx_state~16_combout  & (!\umd|uart_rx_data_out_stb~0_combout ))))

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_rx_data_out_stb~0_combout ),
	.datac(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datad(\umd|uart_rx_state~16_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~15 .lut_mask = 16'hA022;
defparam \umd|uart_rx_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \umd|uart_rx_state.rx_get_start_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_start_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_start_bit .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
fiftyfivenm_io_ibuf \umd_rx~input (
	.i(umd_rx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\umd_rx~input_o ));
// synopsys translate_off
defparam \umd_rx~input .bus_hold = "false";
defparam \umd_rx~input .listen_to_nsleep_signal = "false";
defparam \umd_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N20
fiftyfivenm_lcell_comb \umd|uart_rx_data_sr~1 (
// Equation(s):
// \umd|uart_rx_data_sr~1_combout  = (\reset_n~input_o  & !\umd_rx~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd_rx~input_o ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_sr~1 .lut_mask = 16'h00F0;
defparam \umd|uart_rx_data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N4
fiftyfivenm_lcell_comb \umd|uart_rx_bit~1 (
// Equation(s):
// \umd|uart_rx_bit~1_combout  = (\umd|rx_baud_tick~q ) # (!\reset_n~input_o )

	.dataa(\umd|rx_baud_tick~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit~1 .lut_mask = 16'hAFAF;
defparam \umd|uart_rx_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N21
dffeas \umd|uart_rx_data_sr[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_sr[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N28
fiftyfivenm_lcell_comb \umd|uart_rx_data_sr~0 (
// Equation(s):
// \umd|uart_rx_data_sr~0_combout  = (\reset_n~input_o  & \umd|uart_rx_data_sr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_rx_data_sr [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_sr~0 .lut_mask = 16'hF000;
defparam \umd|uart_rx_data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N29
dffeas \umd|uart_rx_data_sr[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_sr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_sr[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
fiftyfivenm_lcell_comb \umd|uart_rx_filter~0 (
// Equation(s):
// \umd|uart_rx_filter~0_combout  = (\umd|rx_baud_tick~q  & ((\umd|uart_rx_filter [1] & (!\umd|uart_rx_data_sr [1] & \umd|uart_rx_filter [0])) # (!\umd|uart_rx_filter [1] & ((\umd|uart_rx_filter [0]) # (!\umd|uart_rx_data_sr [1]))))) # (!\umd|rx_baud_tick~q  
// & (((!\umd|uart_rx_filter [0]))))

	.dataa(\umd|uart_rx_filter [1]),
	.datab(\umd|uart_rx_data_sr [1]),
	.datac(\umd|rx_baud_tick~q ),
	.datad(\umd|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~0 .lut_mask = 16'h701F;
defparam \umd|uart_rx_filter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N18
fiftyfivenm_lcell_comb \umd|uart_rx_filter~1 (
// Equation(s):
// \umd|uart_rx_filter~1_combout  = (\reset_n~input_o  & !\umd|uart_rx_filter~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_rx_filter~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~1 .lut_mask = 16'h00F0;
defparam \umd|uart_rx_filter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N19
dffeas \umd|uart_rx_filter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_filter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_filter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_filter[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_filter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
fiftyfivenm_lcell_comb \umd|uart_rx_filter~2 (
// Equation(s):
// \umd|uart_rx_filter~2_combout  = (\reset_n~input_o  & ((\umd|uart_rx_data_sr [1] & ((\umd|uart_rx_filter [1]) # (\umd|uart_rx_filter [0]))) # (!\umd|uart_rx_data_sr [1] & (\umd|uart_rx_filter [1] & \umd|uart_rx_filter [0]))))

	.dataa(\umd|uart_rx_data_sr [1]),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_filter [1]),
	.datad(\umd|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_filter~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_filter~2 .lut_mask = 16'hC880;
defparam \umd|uart_rx_filter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \umd|uart_rx_filter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_filter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_filter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_filter[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_filter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
fiftyfivenm_lcell_comb \umd|uart_rx_bit~0 (
// Equation(s):
// \umd|uart_rx_bit~0_combout  = (\reset_n~input_o  & ((\umd|uart_rx_filter [1] & ((\umd|uart_rx_bit~q ) # (\umd|uart_rx_filter [0]))) # (!\umd|uart_rx_filter [1] & (\umd|uart_rx_bit~q  & \umd|uart_rx_filter [0]))))

	.dataa(\umd|uart_rx_filter [1]),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|uart_rx_filter [0]),
	.cin(gnd),
	.combout(\umd|uart_rx_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_bit~0 .lut_mask = 16'hC880;
defparam \umd|uart_rx_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N25
dffeas \umd|uart_rx_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_bit~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
fiftyfivenm_lcell_comb \umd|uart_rx_state~11 (
// Equation(s):
// \umd|uart_rx_state~11_combout  = (!\umd|uart_rx_data_out_stb~0_combout  & (((\umd|uart_rx_state.rx_get_start_bit~q ) # (!\umd|uart_rx_bit~q )) # (!\umd|rx_baud_tick~q )))

	.dataa(\umd|rx_baud_tick~q ),
	.datab(\umd|uart_rx_state.rx_get_start_bit~q ),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|uart_rx_data_out_stb~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~11 .lut_mask = 16'h00DF;
defparam \umd|uart_rx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \umd|uart_rx_state~12 (
// Equation(s):
// \umd|uart_rx_state~12_combout  = (\reset_n~input_o  & ((\umd|uart_rx_state~10_combout ) # ((\umd|uart_rx_state~11_combout  & \umd|uart_rx_state.rx_get_stop_bit~q ))))

	.dataa(\umd|uart_rx_state~11_combout ),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.datad(\umd|uart_rx_state~10_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_state~12 .lut_mask = 16'hCC80;
defparam \umd|uart_rx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \umd|uart_rx_state.rx_get_stop_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_state.rx_get_stop_bit .is_wysiwyg = "true";
defparam \umd|uart_rx_state.rx_get_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \umd|uart_rx_data_out_stb~0 (
// Equation(s):
// \umd|uart_rx_data_out_stb~0_combout  = (\umd|uart_rx_state.rx_get_stop_bit~q  & (!\umd|uart_rx_bit~q  & \umd|uart_rx_bit_tick~q ))

	.dataa(\umd|uart_rx_state.rx_get_stop_bit~q ),
	.datab(gnd),
	.datac(\umd|uart_rx_bit~q ),
	.datad(\umd|uart_rx_bit_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_out_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_out_stb~0 .lut_mask = 16'h0A00;
defparam \umd|uart_rx_data_out_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
fiftyfivenm_lcell_comb \umd|uart_rx_data_out_stb~feeder (
// Equation(s):
// \umd|uart_rx_data_out_stb~feeder_combout  = \umd|uart_rx_data_out_stb~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|uart_rx_data_out_stb~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_out_stb~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_out_stb~feeder .lut_mask = 16'hFF00;
defparam \umd|uart_rx_data_out_stb~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N5
dffeas \umd|uart_rx_data_out_stb (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_out_stb~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_out_stb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_out_stb .is_wysiwyg = "true";
defparam \umd|uart_rx_data_out_stb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~3 (
// Equation(s):
// \umd|uart_rx_data_vec~3_combout  = (!\umd|uart_rx_bit~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_bit~q ),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~3 .lut_mask = 16'h3030;
defparam \umd|uart_rx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \umd|uart_rx_data_vec[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[7] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~1 (
// Equation(s):
// \umd|uart_rx_data_vec~1_combout  = (\reset_n~input_o  & \umd|uart_rx_data_vec [7])

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_data_vec [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~1 .lut_mask = 16'hC0C0;
defparam \umd|uart_rx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N15
dffeas \umd|uart_rx_data_vec[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[6] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~2 (
// Equation(s):
// \umd|uart_rx_data_vec~2_combout  = (\umd|uart_rx_data_vec [6] & \reset_n~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [6]),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~2 .lut_mask = 16'hC0C0;
defparam \umd|uart_rx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \umd|uart_rx_data_vec[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[5] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~6 (
// Equation(s):
// \umd|uart_rx_data_vec~6_combout  = (\umd|uart_rx_data_vec [5] & \reset_n~input_o )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_vec [5]),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~6 .lut_mask = 16'hC0C0;
defparam \umd|uart_rx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N9
dffeas \umd|uart_rx_data_vec[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[4] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~7 (
// Equation(s):
// \umd|uart_rx_data_vec~7_combout  = (\reset_n~input_o  & \umd|uart_rx_data_vec [4])

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_rx_data_vec [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~7 .lut_mask = 16'hC0C0;
defparam \umd|uart_rx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \umd|uart_rx_data_vec[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[3] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~5 (
// Equation(s):
// \umd|uart_rx_data_vec~5_combout  = (\umd|uart_rx_data_vec [3] & \reset_n~input_o )

	.dataa(\umd|uart_rx_data_vec [3]),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~5 .lut_mask = 16'hA0A0;
defparam \umd|uart_rx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N23
dffeas \umd|uart_rx_data_vec[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[2] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~4 (
// Equation(s):
// \umd|uart_rx_data_vec~4_combout  = (\umd|uart_rx_data_vec [2] & \reset_n~input_o )

	.dataa(\umd|uart_rx_data_vec [2]),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~4 .lut_mask = 16'hA0A0;
defparam \umd|uart_rx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \umd|uart_rx_data_vec[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[1] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
fiftyfivenm_lcell_comb \master_m|next_state~8 (
// Equation(s):
// \master_m|next_state~8_combout  = (\umd|uart_rx_data_vec [3] & ((\umd|uart_rx_data_vec [4] & ((!\umd|uart_rx_data_vec [1]) # (!\umd|uart_rx_data_vec [2]))) # (!\umd|uart_rx_data_vec [4] & ((\umd|uart_rx_data_vec [2]) # (\umd|uart_rx_data_vec [1]))))) # 
// (!\umd|uart_rx_data_vec [3] & ((\umd|uart_rx_data_vec [4]) # (\umd|uart_rx_data_vec [2] $ (!\umd|uart_rx_data_vec [1]))))

	.dataa(\umd|uart_rx_data_vec [3]),
	.datab(\umd|uart_rx_data_vec [4]),
	.datac(\umd|uart_rx_data_vec [2]),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\master_m|next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~8 .lut_mask = 16'h7EED;
defparam \master_m|next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
fiftyfivenm_lcell_comb \master_m|second_byte~0 (
// Equation(s):
// \master_m|second_byte~0_combout  = (\master_m|umd_listener:second_byte~q ) # ((\umd|uart_rx_data_vec [6] & (!\umd|uart_rx_data_vec [7] & !\umd|uart_rx_data_vec [5])))

	.dataa(\umd|uart_rx_data_vec [6]),
	.datab(\umd|uart_rx_data_vec [7]),
	.datac(\umd|uart_rx_data_vec [5]),
	.datad(\master_m|umd_listener:second_byte~q ),
	.cin(gnd),
	.combout(\master_m|second_byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|second_byte~0 .lut_mask = 16'hFF02;
defparam \master_m|second_byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N0
fiftyfivenm_lcell_comb \master_m|second_byte~1 (
// Equation(s):
// \master_m|second_byte~1_combout  = (\umd|uart_rx_data_out_stb~q  & \master_m|second_byte~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_rx_data_out_stb~q ),
	.datad(\master_m|second_byte~0_combout ),
	.cin(gnd),
	.combout(\master_m|second_byte~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|second_byte~1 .lut_mask = 16'hF000;
defparam \master_m|second_byte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N1
dffeas \master_m|umd_listener:second_byte (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|second_byte~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_listener:second_byte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_listener:second_byte .is_wysiwyg = "true";
defparam \master_m|umd_listener:second_byte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
fiftyfivenm_lcell_comb \master_m|shdn~0 (
// Equation(s):
// \master_m|shdn~0_combout  = (!\umd|uart_rx_data_vec [6] & (!\umd|uart_rx_data_vec [7] & (\umd|uart_rx_data_vec [5] & !\master_m|umd_listener:second_byte~q )))

	.dataa(\umd|uart_rx_data_vec [6]),
	.datab(\umd|uart_rx_data_vec [7]),
	.datac(\umd|uart_rx_data_vec [5]),
	.datad(\master_m|umd_listener:second_byte~q ),
	.cin(gnd),
	.combout(\master_m|shdn~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|shdn~0 .lut_mask = 16'h0010;
defparam \master_m|shdn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
fiftyfivenm_lcell_comb \master_m|next_state~10 (
// Equation(s):
// \master_m|next_state~10_combout  = ((\master_m|next_state~8_combout ) # (!\umd|uart_rx_data_out_stb~q )) # (!\master_m|shdn~0_combout )

	.dataa(gnd),
	.datab(\master_m|shdn~0_combout ),
	.datac(\umd|uart_rx_data_out_stb~q ),
	.datad(\master_m|next_state~8_combout ),
	.cin(gnd),
	.combout(\master_m|next_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~10 .lut_mask = 16'hFF3F;
defparam \master_m|next_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
fiftyfivenm_lcell_comb \master_m|next_state~15 (
// Equation(s):
// \master_m|next_state~15_combout  = (!\master_m|next_state~10_combout  & ((\umd|uart_rx_data_vec [4]) # (!\umd|uart_rx_data_vec [1])))

	.dataa(\umd|uart_rx_data_vec [4]),
	.datab(\master_m|next_state~10_combout ),
	.datac(gnd),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\master_m|next_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~15 .lut_mask = 16'h2233;
defparam \master_m|next_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \master_m|next_state.deactivate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.deactivate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.deactivate .is_wysiwyg = "true";
defparam \master_m|next_state.deactivate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
fiftyfivenm_lcell_comb \master_m|state~11 (
// Equation(s):
// \master_m|state~11_combout  = (\master_m|state.startup~q  & (!\master_m|state.activate~q  & (!\master_m|state.deactivate~q  & \master_m|next_state.deactivate~q )))

	.dataa(\master_m|state.startup~q ),
	.datab(\master_m|state.activate~q ),
	.datac(\master_m|state.deactivate~q ),
	.datad(\master_m|next_state.deactivate~q ),
	.cin(gnd),
	.combout(\master_m|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|state~11 .lut_mask = 16'h0200;
defparam \master_m|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \master_m|state.deactivate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.deactivate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.deactivate .is_wysiwyg = "true";
defparam \master_m|state.deactivate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
fiftyfivenm_lcell_comb \master_m|state_lock.startup~0 (
// Equation(s):
// \master_m|state_lock.startup~0_combout  = (\master_m|state.deactivate~q ) # ((\master_m|state_lock.startup~q ) # (\master_m|state.activate~q ))

	.dataa(gnd),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|state_lock.startup~q ),
	.datad(\master_m|state.activate~q ),
	.cin(gnd),
	.combout(\master_m|state_lock.startup~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|state_lock.startup~0 .lut_mask = 16'hFFFC;
defparam \master_m|state_lock.startup~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \master_m|state_lock.startup (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|state_lock.startup~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state_lock.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state_lock.startup .is_wysiwyg = "true";
defparam \master_m|state_lock.startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
fiftyfivenm_lcell_comb \master_m|next_state~14 (
// Equation(s):
// \master_m|next_state~14_combout  = (\master_m|state_lock.startup~q ) # ((\umd|uart_rx_data_out_stb~q  & (!\master_m|next_state~8_combout  & \master_m|shdn~0_combout )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\master_m|next_state~8_combout ),
	.datac(\master_m|state_lock.startup~q ),
	.datad(\master_m|shdn~0_combout ),
	.cin(gnd),
	.combout(\master_m|next_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~14 .lut_mask = 16'hF2F0;
defparam \master_m|next_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \master_m|next_state.startup (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.startup .is_wysiwyg = "true";
defparam \master_m|next_state.startup .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \master_m|init_camera:i2c_busy_cnt[31] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[31] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
fiftyfivenm_lcell_comb \i2c_master_0|bit_cnt[0]~1 (
// Equation(s):
// \i2c_master_0|bit_cnt[0]~1_combout  = !\i2c_master_0|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master_0|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N1
dffeas \master_m|init_camera:i2c_busy_cnt[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[0] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
fiftyfivenm_lcell_comb \master_m|Add1~0 (
// Equation(s):
// \master_m|Add1~0_combout  = (\master_m|init_camera~0_combout  & (\master_m|init_camera:i2c_busy_cnt[0]~q  $ (VCC))) # (!\master_m|init_camera~0_combout  & (\master_m|init_camera:i2c_busy_cnt[0]~q  & VCC))
// \master_m|Add1~1  = CARRY((\master_m|init_camera~0_combout  & \master_m|init_camera:i2c_busy_cnt[0]~q ))

	.dataa(\master_m|init_camera~0_combout ),
	.datab(\master_m|init_camera:i2c_busy_cnt[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master_m|Add1~0_combout ),
	.cout(\master_m|Add1~1 ));
// synopsys translate_off
defparam \master_m|Add1~0 .lut_mask = 16'h6688;
defparam \master_m|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \master_m|Equal1~0 (
// Equation(s):
// \master_m|Equal1~0_combout  = (!\master_m|Add1~52_combout  & (!\master_m|Add1~54_combout  & (!\master_m|Add1~56_combout  & !\master_m|Add1~58_combout )))

	.dataa(\master_m|Add1~52_combout ),
	.datab(\master_m|Add1~54_combout ),
	.datac(\master_m|Add1~56_combout ),
	.datad(\master_m|Add1~58_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~0 .lut_mask = 16'h0001;
defparam \master_m|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \master_m|Equal1~10 (
// Equation(s):
// \master_m|Equal1~10_combout  = (!\master_m|Add1~62_combout  & !\master_m|Add1~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|Add1~62_combout ),
	.datad(\master_m|Add1~60_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~10 .lut_mask = 16'h000F;
defparam \master_m|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
fiftyfivenm_lcell_comb \master_m|Equal1~7 (
// Equation(s):
// \master_m|Equal1~7_combout  = (!\master_m|Add1~38_combout  & (!\master_m|Add1~42_combout  & (!\master_m|Add1~40_combout  & !\master_m|Add1~36_combout )))

	.dataa(\master_m|Add1~38_combout ),
	.datab(\master_m|Add1~42_combout ),
	.datac(\master_m|Add1~40_combout ),
	.datad(\master_m|Add1~36_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~7 .lut_mask = 16'h0001;
defparam \master_m|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
fiftyfivenm_lcell_comb \master_m|Equal1~8 (
// Equation(s):
// \master_m|Equal1~8_combout  = (!\master_m|Add1~44_combout  & \master_m|Equal1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|Add1~44_combout ),
	.datad(\master_m|Equal1~7_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~8 .lut_mask = 16'h0F00;
defparam \master_m|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
fiftyfivenm_lcell_comb \master_m|Equal1~9 (
// Equation(s):
// \master_m|Equal1~9_combout  = (!\master_m|Add1~48_combout  & (!\master_m|Add1~50_combout  & (!\master_m|Add1~46_combout  & \master_m|Equal1~8_combout )))

	.dataa(\master_m|Add1~48_combout ),
	.datab(\master_m|Add1~50_combout ),
	.datac(\master_m|Add1~46_combout ),
	.datad(\master_m|Equal1~8_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~9 .lut_mask = 16'h0100;
defparam \master_m|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
fiftyfivenm_lcell_comb \master_m|Equal1~2 (
// Equation(s):
// \master_m|Equal1~2_combout  = (!\master_m|Add1~6_combout  & (!\master_m|Add1~10_combout  & (!\master_m|Add1~8_combout  & !\master_m|Add1~4_combout )))

	.dataa(\master_m|Add1~6_combout ),
	.datab(\master_m|Add1~10_combout ),
	.datac(\master_m|Add1~8_combout ),
	.datad(\master_m|Add1~4_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~2 .lut_mask = 16'h0001;
defparam \master_m|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
fiftyfivenm_lcell_comb \master_m|Equal1~3 (
// Equation(s):
// \master_m|Equal1~3_combout  = (!\master_m|Add1~14_combout  & (!\master_m|Add1~18_combout  & (!\master_m|Add1~12_combout  & !\master_m|Add1~16_combout )))

	.dataa(\master_m|Add1~14_combout ),
	.datab(\master_m|Add1~18_combout ),
	.datac(\master_m|Add1~12_combout ),
	.datad(\master_m|Add1~16_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~3 .lut_mask = 16'h0001;
defparam \master_m|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
fiftyfivenm_lcell_comb \master_m|Equal1~4 (
// Equation(s):
// \master_m|Equal1~4_combout  = (!\master_m|Add1~20_combout  & (!\master_m|Add1~22_combout  & (\master_m|Equal1~2_combout  & \master_m|Equal1~3_combout )))

	.dataa(\master_m|Add1~20_combout ),
	.datab(\master_m|Add1~22_combout ),
	.datac(\master_m|Equal1~2_combout ),
	.datad(\master_m|Equal1~3_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~4 .lut_mask = 16'h1000;
defparam \master_m|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
fiftyfivenm_lcell_comb \master_m|Equal1~5 (
// Equation(s):
// \master_m|Equal1~5_combout  = (!\master_m|Add1~28_combout  & (!\master_m|Add1~26_combout  & (!\master_m|Add1~24_combout  & \master_m|Equal1~4_combout )))

	.dataa(\master_m|Add1~28_combout ),
	.datab(\master_m|Add1~26_combout ),
	.datac(\master_m|Add1~24_combout ),
	.datad(\master_m|Equal1~4_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~5 .lut_mask = 16'h0100;
defparam \master_m|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
fiftyfivenm_lcell_comb \master_m|Equal1~6 (
// Equation(s):
// \master_m|Equal1~6_combout  = (!\master_m|Add1~30_combout  & (!\master_m|Add1~34_combout  & (!\master_m|Add1~32_combout  & \master_m|Equal1~5_combout )))

	.dataa(\master_m|Add1~30_combout ),
	.datab(\master_m|Add1~34_combout ),
	.datac(\master_m|Add1~32_combout ),
	.datad(\master_m|Equal1~5_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~6 .lut_mask = 16'h0100;
defparam \master_m|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
fiftyfivenm_lcell_comb \master_m|Selector16~0 (
// Equation(s):
// \master_m|Selector16~0_combout  = (\master_m|Equal1~0_combout  & (\master_m|Equal1~10_combout  & (\master_m|Equal1~9_combout  & \master_m|Equal1~6_combout )))

	.dataa(\master_m|Equal1~0_combout ),
	.datab(\master_m|Equal1~10_combout ),
	.datac(\master_m|Equal1~9_combout ),
	.datad(\master_m|Equal1~6_combout ),
	.cin(gnd),
	.combout(\master_m|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector16~0 .lut_mask = 16'h8000;
defparam \master_m|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \master_m|Selector16~1 (
// Equation(s):
// \master_m|Selector16~1_combout  = (\master_m|Selector16~0_combout  & (((\master_m|Add1~0_combout  & \master_m|i2c_ena~q )) # (!\master_m|Add1~2_combout ))) # (!\master_m|Selector16~0_combout  & (((\master_m|i2c_ena~q ))))

	.dataa(\master_m|Add1~2_combout ),
	.datab(\master_m|Add1~0_combout ),
	.datac(\master_m|i2c_ena~q ),
	.datad(\master_m|Selector16~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector16~1 .lut_mask = 16'hD5F0;
defparam \master_m|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \master_m|i2c_ena (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_ena .is_wysiwyg = "true";
defparam \master_m|i2c_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N14
fiftyfivenm_lcell_comb \i2c_master_0|state~14 (
// Equation(s):
// \i2c_master_0|state~14_combout  = (\i2c_master_0|state.rd~q  & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [2])))

	.dataa(\i2c_master_0|state.rd~q ),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(\i2c_master_0|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_0|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~14 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N1
fiftyfivenm_io_ibuf \scl~input (
	.i(scl),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\scl~input_o ));
// synopsys translate_off
defparam \scl~input .bus_hold = "false";
defparam \scl~input .listen_to_nsleep_signal = "false";
defparam \scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y23_N9
dffeas \i2c_master_0|count[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[8] .is_wysiwyg = "true";
defparam \i2c_master_0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
fiftyfivenm_lcell_comb \i2c_master_0|Add0~0 (
// Equation(s):
// \i2c_master_0|Add0~0_combout  = (\i2c_master_0|count [0] & (\i2c_master_0|stretch~q  $ (GND))) # (!\i2c_master_0|count [0] & (!\i2c_master_0|stretch~q  & VCC))
// \i2c_master_0|Add0~1  = CARRY((\i2c_master_0|count [0] & !\i2c_master_0|stretch~q ))

	.dataa(\i2c_master_0|count [0]),
	.datab(\i2c_master_0|stretch~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_0|Add0~0_combout ),
	.cout(\i2c_master_0|Add0~1 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~0 .lut_mask = 16'h9922;
defparam \i2c_master_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
fiftyfivenm_lcell_comb \i2c_master_0|Add0~2 (
// Equation(s):
// \i2c_master_0|Add0~2_combout  = (\i2c_master_0|count [1] & (!\i2c_master_0|Add0~1 )) # (!\i2c_master_0|count [1] & ((\i2c_master_0|Add0~1 ) # (GND)))
// \i2c_master_0|Add0~3  = CARRY((!\i2c_master_0|Add0~1 ) # (!\i2c_master_0|count [1]))

	.dataa(\i2c_master_0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~1 ),
	.combout(\i2c_master_0|Add0~2_combout ),
	.cout(\i2c_master_0|Add0~3 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~2 .lut_mask = 16'h5A5F;
defparam \i2c_master_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
fiftyfivenm_lcell_comb \i2c_master_0|count~4 (
// Equation(s):
// \i2c_master_0|count~4_combout  = (\i2c_master_0|Add0~2_combout  & (((!\i2c_master_0|count [0]) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Add0~2_combout ),
	.datad(\i2c_master_0|count [0]),
	.cin(gnd),
	.combout(\i2c_master_0|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~4 .lut_mask = 16'h70F0;
defparam \i2c_master_0|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N1
dffeas \i2c_master_0|count[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[1] .is_wysiwyg = "true";
defparam \i2c_master_0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
fiftyfivenm_lcell_comb \i2c_master_0|Add0~4 (
// Equation(s):
// \i2c_master_0|Add0~4_combout  = (\i2c_master_0|count [2] & (\i2c_master_0|Add0~3  $ (GND))) # (!\i2c_master_0|count [2] & (!\i2c_master_0|Add0~3  & VCC))
// \i2c_master_0|Add0~5  = CARRY((\i2c_master_0|count [2] & !\i2c_master_0|Add0~3 ))

	.dataa(gnd),
	.datab(\i2c_master_0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~3 ),
	.combout(\i2c_master_0|Add0~4_combout ),
	.cout(\i2c_master_0|Add0~5 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~4 .lut_mask = 16'hC30C;
defparam \i2c_master_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
fiftyfivenm_lcell_comb \i2c_master_0|count~0 (
// Equation(s):
// \i2c_master_0|count~0_combout  = (\i2c_master_0|Add0~4_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|count [0])))

	.dataa(\i2c_master_0|count [0]),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Equal0~1_combout ),
	.datad(\i2c_master_0|Add0~4_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~0 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N3
dffeas \i2c_master_0|count[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[2] .is_wysiwyg = "true";
defparam \i2c_master_0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
fiftyfivenm_lcell_comb \i2c_master_0|Add0~6 (
// Equation(s):
// \i2c_master_0|Add0~6_combout  = (\i2c_master_0|count [3] & (!\i2c_master_0|Add0~5 )) # (!\i2c_master_0|count [3] & ((\i2c_master_0|Add0~5 ) # (GND)))
// \i2c_master_0|Add0~7  = CARRY((!\i2c_master_0|Add0~5 ) # (!\i2c_master_0|count [3]))

	.dataa(gnd),
	.datab(\i2c_master_0|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~5 ),
	.combout(\i2c_master_0|Add0~6_combout ),
	.cout(\i2c_master_0|Add0~7 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~6 .lut_mask = 16'h3C3F;
defparam \i2c_master_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N4
fiftyfivenm_lcell_comb \i2c_master_0|count~3 (
// Equation(s):
// \i2c_master_0|count~3_combout  = (\i2c_master_0|Add0~6_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|count [0])))

	.dataa(\i2c_master_0|count [0]),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Equal0~1_combout ),
	.datad(\i2c_master_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~3 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N5
dffeas \i2c_master_0|count[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[3] .is_wysiwyg = "true";
defparam \i2c_master_0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N20
fiftyfivenm_lcell_comb \i2c_master_0|Add0~8 (
// Equation(s):
// \i2c_master_0|Add0~8_combout  = (\i2c_master_0|count [4] & (\i2c_master_0|Add0~7  $ (GND))) # (!\i2c_master_0|count [4] & (!\i2c_master_0|Add0~7  & VCC))
// \i2c_master_0|Add0~9  = CARRY((\i2c_master_0|count [4] & !\i2c_master_0|Add0~7 ))

	.dataa(\i2c_master_0|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~7 ),
	.combout(\i2c_master_0|Add0~8_combout ),
	.cout(\i2c_master_0|Add0~9 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~8 .lut_mask = 16'hA50A;
defparam \i2c_master_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
fiftyfivenm_lcell_comb \i2c_master_0|Add0~10 (
// Equation(s):
// \i2c_master_0|Add0~10_combout  = (\i2c_master_0|count [5] & (!\i2c_master_0|Add0~9 )) # (!\i2c_master_0|count [5] & ((\i2c_master_0|Add0~9 ) # (GND)))
// \i2c_master_0|Add0~11  = CARRY((!\i2c_master_0|Add0~9 ) # (!\i2c_master_0|count [5]))

	.dataa(gnd),
	.datab(\i2c_master_0|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~9 ),
	.combout(\i2c_master_0|Add0~10_combout ),
	.cout(\i2c_master_0|Add0~11 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~10 .lut_mask = 16'h3C3F;
defparam \i2c_master_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
fiftyfivenm_lcell_comb \i2c_master_0|Add0~12 (
// Equation(s):
// \i2c_master_0|Add0~12_combout  = (\i2c_master_0|count [6] & (\i2c_master_0|Add0~11  $ (GND))) # (!\i2c_master_0|count [6] & (!\i2c_master_0|Add0~11  & VCC))
// \i2c_master_0|Add0~13  = CARRY((\i2c_master_0|count [6] & !\i2c_master_0|Add0~11 ))

	.dataa(\i2c_master_0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~11 ),
	.combout(\i2c_master_0|Add0~12_combout ),
	.cout(\i2c_master_0|Add0~13 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~12 .lut_mask = 16'hA50A;
defparam \i2c_master_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
fiftyfivenm_lcell_comb \i2c_master_0|count~5 (
// Equation(s):
// \i2c_master_0|count~5_combout  = (\i2c_master_0|Add0~12_combout  & (((!\i2c_master_0|count [0]) # (!\i2c_master_0|Equal0~1_combout )) # (!\i2c_master_0|Equal0~0_combout )))

	.dataa(\i2c_master_0|Equal0~0_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|count [0]),
	.datad(\i2c_master_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~5 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N3
dffeas \i2c_master_0|count[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[6] .is_wysiwyg = "true";
defparam \i2c_master_0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
fiftyfivenm_lcell_comb \i2c_master_0|Add0~14 (
// Equation(s):
// \i2c_master_0|Add0~14_combout  = (\i2c_master_0|count [7] & (!\i2c_master_0|Add0~13 )) # (!\i2c_master_0|count [7] & ((\i2c_master_0|Add0~13 ) # (GND)))
// \i2c_master_0|Add0~15  = CARRY((!\i2c_master_0|Add0~13 ) # (!\i2c_master_0|count [7]))

	.dataa(gnd),
	.datab(\i2c_master_0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~13 ),
	.combout(\i2c_master_0|Add0~14_combout ),
	.cout(\i2c_master_0|Add0~15 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~14 .lut_mask = 16'h3C3F;
defparam \i2c_master_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N28
fiftyfivenm_lcell_comb \i2c_master_0|Add0~16 (
// Equation(s):
// \i2c_master_0|Add0~16_combout  = \i2c_master_0|Add0~15  $ (!\i2c_master_0|count [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_0|count [8]),
	.cin(\i2c_master_0|Add0~15 ),
	.combout(\i2c_master_0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Add0~16 .lut_mask = 16'hF00F;
defparam \i2c_master_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
fiftyfivenm_lcell_comb \i2c_master_0|count~2 (
// Equation(s):
// \i2c_master_0|count~2_combout  = (\i2c_master_0|Add0~16_combout  & (((!\i2c_master_0|count [0]) # (!\i2c_master_0|Equal0~1_combout )) # (!\i2c_master_0|Equal0~0_combout )))

	.dataa(\i2c_master_0|Equal0~0_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|count [0]),
	.datad(\i2c_master_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~2 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
fiftyfivenm_lcell_comb \i2c_master_0|process_0~0 (
// Equation(s):
// \i2c_master_0|process_0~0_combout  = (\i2c_master_0|Add0~8_combout  & (\i2c_master_0|Add0~10_combout  & (\i2c_master_0|Add0~12_combout  & \i2c_master_0|Add0~6_combout )))

	.dataa(\i2c_master_0|Add0~8_combout ),
	.datab(\i2c_master_0|Add0~10_combout ),
	.datac(\i2c_master_0|Add0~12_combout ),
	.datad(\i2c_master_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~0 .lut_mask = 16'h8000;
defparam \i2c_master_0|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
fiftyfivenm_lcell_comb \i2c_master_0|process_0~5 (
// Equation(s):
// \i2c_master_0|process_0~5_combout  = (((!\i2c_master_0|Add0~2_combout  & !\i2c_master_0|Add0~4_combout )) # (!\i2c_master_0|process_0~0_combout )) # (!\i2c_master_0|count~1_combout )

	.dataa(\i2c_master_0|Add0~2_combout ),
	.datab(\i2c_master_0|count~1_combout ),
	.datac(\i2c_master_0|Add0~4_combout ),
	.datad(\i2c_master_0|process_0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~5 .lut_mask = 16'h37FF;
defparam \i2c_master_0|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
fiftyfivenm_lcell_comb \i2c_master_0|process_0~6 (
// Equation(s):
// \i2c_master_0|process_0~6_combout  = (\i2c_master_0|count~3_combout ) # ((\i2c_master_0|Add0~0_combout  & (\i2c_master_0|count~4_combout  & \i2c_master_0|count~0_combout )))

	.dataa(\i2c_master_0|Add0~0_combout ),
	.datab(\i2c_master_0|count~4_combout ),
	.datac(\i2c_master_0|count~3_combout ),
	.datad(\i2c_master_0|count~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~6 .lut_mask = 16'hF8F0;
defparam \i2c_master_0|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
fiftyfivenm_lcell_comb \i2c_master_0|process_0~7 (
// Equation(s):
// \i2c_master_0|process_0~7_combout  = (\i2c_master_0|process_0~6_combout  & (\i2c_master_0|Add0~10_combout  & (\i2c_master_0|Add0~8_combout  & \i2c_master_0|Add0~12_combout )))

	.dataa(\i2c_master_0|process_0~6_combout ),
	.datab(\i2c_master_0|Add0~10_combout ),
	.datac(\i2c_master_0|Add0~8_combout ),
	.datad(\i2c_master_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~7 .lut_mask = 16'h8000;
defparam \i2c_master_0|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
fiftyfivenm_lcell_comb \i2c_master_0|process_0~8 (
// Equation(s):
// \i2c_master_0|process_0~8_combout  = (\i2c_master_0|count~2_combout  & ((\i2c_master_0|Add0~14_combout ) # ((\i2c_master_0|process_0~7_combout )))) # (!\i2c_master_0|count~2_combout  & (((\i2c_master_0|process_0~5_combout ))))

	.dataa(\i2c_master_0|Add0~14_combout ),
	.datab(\i2c_master_0|count~2_combout ),
	.datac(\i2c_master_0|process_0~5_combout ),
	.datad(\i2c_master_0|process_0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~8 .lut_mask = 16'hFCB8;
defparam \i2c_master_0|process_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
fiftyfivenm_lcell_comb \i2c_master_0|stretch~0 (
// Equation(s):
// \i2c_master_0|stretch~0_combout  = (\i2c_master_0|process_0~8_combout  & ((\i2c_master_0|stretch~q ))) # (!\i2c_master_0|process_0~8_combout  & (!\scl~input_o ))

	.dataa(gnd),
	.datab(\scl~input_o ),
	.datac(\i2c_master_0|stretch~q ),
	.datad(\i2c_master_0|process_0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|stretch~0 .lut_mask = 16'hF033;
defparam \i2c_master_0|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y23_N5
dffeas \i2c_master_0|stretch (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|stretch~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|stretch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|stretch .is_wysiwyg = "true";
defparam \i2c_master_0|stretch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N6
fiftyfivenm_lcell_comb \i2c_master_0|count~8 (
// Equation(s):
// \i2c_master_0|count~8_combout  = (\i2c_master_0|Add0~0_combout  & (((!\i2c_master_0|count [0]) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|count [0]),
	.datad(\i2c_master_0|Add0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~8 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N7
dffeas \i2c_master_0|count[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[0] .is_wysiwyg = "true";
defparam \i2c_master_0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
fiftyfivenm_lcell_comb \i2c_master_0|count~7 (
// Equation(s):
// \i2c_master_0|count~7_combout  = (\i2c_master_0|Add0~8_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|count [0])))

	.dataa(\i2c_master_0|count [0]),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Equal0~1_combout ),
	.datad(\i2c_master_0|Add0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~7 .lut_mask = 16'h7F00;
defparam \i2c_master_0|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N31
dffeas \i2c_master_0|count[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[4] .is_wysiwyg = "true";
defparam \i2c_master_0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~1 (
// Equation(s):
// \i2c_master_0|Equal0~1_combout  = (\i2c_master_0|count [4] & (!\i2c_master_0|count [3] & (\i2c_master_0|count [1] & !\i2c_master_0|count [2])))

	.dataa(\i2c_master_0|count [4]),
	.datab(\i2c_master_0|count [3]),
	.datac(\i2c_master_0|count [1]),
	.datad(\i2c_master_0|count [2]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~1 .lut_mask = 16'h0020;
defparam \i2c_master_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
fiftyfivenm_lcell_comb \i2c_master_0|count~6 (
// Equation(s):
// \i2c_master_0|count~6_combout  = (\i2c_master_0|Add0~10_combout  & (((!\i2c_master_0|count [0]) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Add0~10_combout ),
	.datad(\i2c_master_0|count [0]),
	.cin(gnd),
	.combout(\i2c_master_0|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~6 .lut_mask = 16'h70F0;
defparam \i2c_master_0|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y23_N9
dffeas \i2c_master_0|count[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[5] .is_wysiwyg = "true";
defparam \i2c_master_0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~0 (
// Equation(s):
// \i2c_master_0|Equal0~0_combout  = (\i2c_master_0|count [5] & (\i2c_master_0|count [6] & (\i2c_master_0|count [7] & \i2c_master_0|count [8])))

	.dataa(\i2c_master_0|count [5]),
	.datab(\i2c_master_0|count [6]),
	.datac(\i2c_master_0|count [7]),
	.datad(\i2c_master_0|count [8]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~0 .lut_mask = 16'h8000;
defparam \i2c_master_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
fiftyfivenm_lcell_comb \i2c_master_0|count~1 (
// Equation(s):
// \i2c_master_0|count~1_combout  = (\i2c_master_0|Add0~14_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|count [0])) # (!\i2c_master_0|Equal0~0_combout )))

	.dataa(\i2c_master_0|Equal0~0_combout ),
	.datab(\i2c_master_0|count [0]),
	.datac(\i2c_master_0|Add0~14_combout ),
	.datad(\i2c_master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~1 .lut_mask = 16'h70F0;
defparam \i2c_master_0|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N1
dffeas \i2c_master_0|count[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|count~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[7] .is_wysiwyg = "true";
defparam \i2c_master_0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~2 (
// Equation(s):
// \i2c_master_0|Equal0~2_combout  = (\i2c_master_0|Equal0~0_combout  & (\i2c_master_0|count [0] & \i2c_master_0|Equal0~1_combout ))

	.dataa(\i2c_master_0|Equal0~0_combout ),
	.datab(\i2c_master_0|count [0]),
	.datac(gnd),
	.datad(\i2c_master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~2 .lut_mask = 16'h8800;
defparam \i2c_master_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
fiftyfivenm_lcell_comb \i2c_master_0|process_0~1 (
// Equation(s):
// \i2c_master_0|process_0~1_combout  = (((!\i2c_master_0|Add0~2_combout  & !\i2c_master_0|Add0~0_combout )) # (!\i2c_master_0|count~0_combout )) # (!\i2c_master_0|process_0~0_combout )

	.dataa(\i2c_master_0|Add0~2_combout ),
	.datab(\i2c_master_0|process_0~0_combout ),
	.datac(\i2c_master_0|Add0~0_combout ),
	.datad(\i2c_master_0|count~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~1 .lut_mask = 16'h37FF;
defparam \i2c_master_0|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
fiftyfivenm_lcell_comb \i2c_master_0|LessThan1~0 (
// Equation(s):
// \i2c_master_0|LessThan1~0_combout  = (!\i2c_master_0|Equal0~2_combout  & ((\i2c_master_0|Add0~14_combout ) # ((\i2c_master_0|Add0~16_combout ) # (!\i2c_master_0|process_0~1_combout ))))

	.dataa(\i2c_master_0|Add0~14_combout ),
	.datab(\i2c_master_0|Equal0~2_combout ),
	.datac(\i2c_master_0|process_0~1_combout ),
	.datad(\i2c_master_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|LessThan1~0 .lut_mask = 16'h3323;
defparam \i2c_master_0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
fiftyfivenm_lcell_comb \i2c_master_0|process_0~2 (
// Equation(s):
// \i2c_master_0|process_0~2_combout  = (\i2c_master_0|process_0~0_combout  & ((\i2c_master_0|Add0~4_combout  & (\i2c_master_0|Add0~14_combout )) # (!\i2c_master_0|Add0~4_combout  & ((\i2c_master_0|Add0~2_combout )))))

	.dataa(\i2c_master_0|Add0~14_combout ),
	.datab(\i2c_master_0|process_0~0_combout ),
	.datac(\i2c_master_0|Add0~4_combout ),
	.datad(\i2c_master_0|Add0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~2 .lut_mask = 16'h8C80;
defparam \i2c_master_0|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
fiftyfivenm_lcell_comb \i2c_master_0|process_0~3 (
// Equation(s):
// \i2c_master_0|process_0~3_combout  = (\i2c_master_0|Add0~16_combout ) # ((\i2c_master_0|Equal0~0_combout  & (\i2c_master_0|Equal0~1_combout  & \i2c_master_0|count [0])))

	.dataa(\i2c_master_0|Equal0~0_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|count [0]),
	.datad(\i2c_master_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~3 .lut_mask = 16'hFF80;
defparam \i2c_master_0|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
fiftyfivenm_lcell_comb \i2c_master_0|process_0~4 (
// Equation(s):
// \i2c_master_0|process_0~4_combout  = (\i2c_master_0|process_0~2_combout ) # ((\i2c_master_0|process_0~3_combout ) # ((!\i2c_master_0|Add0~14_combout  & \i2c_master_0|process_0~1_combout )))

	.dataa(\i2c_master_0|Add0~14_combout ),
	.datab(\i2c_master_0|process_0~2_combout ),
	.datac(\i2c_master_0|process_0~1_combout ),
	.datad(\i2c_master_0|process_0~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~4 .lut_mask = 16'hFFDC;
defparam \i2c_master_0|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
fiftyfivenm_lcell_comb \i2c_master_0|data_clk~0 (
// Equation(s):
// \i2c_master_0|data_clk~0_combout  = (\i2c_master_0|LessThan1~0_combout  & ((!\i2c_master_0|process_0~8_combout ) # (!\i2c_master_0|process_0~4_combout )))

	.dataa(gnd),
	.datab(\i2c_master_0|LessThan1~0_combout ),
	.datac(\i2c_master_0|process_0~4_combout ),
	.datad(\i2c_master_0|process_0~8_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_clk~0 .lut_mask = 16'h0CCC;
defparam \i2c_master_0|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N31
dffeas \i2c_master_0|data_clk (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|data_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_clk .is_wysiwyg = "true";
defparam \i2c_master_0|data_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \i2c_master_0|data_clk_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|data_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_clk_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_clk_prev .is_wysiwyg = "true";
defparam \i2c_master_0|data_clk_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
fiftyfivenm_lcell_comb \i2c_master_0|process_1~0 (
// Equation(s):
// \i2c_master_0|process_1~0_combout  = (\i2c_master_0|data_clk~q  & !\i2c_master_0|data_clk_prev~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|data_clk_prev~q ),
	.cin(gnd),
	.combout(\i2c_master_0|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_1~0 .lut_mask = 16'h00F0;
defparam \i2c_master_0|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N15
dffeas \i2c_master_0|state.mstr_ack (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.mstr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.mstr_ack .is_wysiwyg = "true";
defparam \i2c_master_0|state.mstr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
fiftyfivenm_lcell_comb \i2c_master_0|Selector21~0 (
// Equation(s):
// \i2c_master_0|Selector21~0_combout  = (\i2c_master_0|Equal1~0_combout  & (\master_m|i2c_ena~q  & ((\i2c_master_0|state.mstr_ack~q )))) # (!\i2c_master_0|Equal1~0_combout  & ((\i2c_master_0|state.rd~q ) # ((\master_m|i2c_ena~q  & 
// \i2c_master_0|state.mstr_ack~q ))))

	.dataa(\i2c_master_0|Equal1~0_combout ),
	.datab(\master_m|i2c_ena~q ),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector21~0 .lut_mask = 16'hDC50;
defparam \i2c_master_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N17
dffeas \i2c_master_0|state.rd (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.rd .is_wysiwyg = "true";
defparam \i2c_master_0|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
fiftyfivenm_lcell_comb \i2c_master_0|state~15 (
// Equation(s):
// \i2c_master_0|state~15_combout  = (\i2c_master_0|bit_cnt [0] & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|state.command~q  & \i2c_master_0|bit_cnt [2])))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|state.command~q ),
	.datad(\i2c_master_0|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_0|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~15 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N31
dffeas \i2c_master_0|state.slv_ack1 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.slv_ack1 .is_wysiwyg = "true";
defparam \i2c_master_0|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
fiftyfivenm_lcell_comb \i2c_master_0|state~13 (
// Equation(s):
// \i2c_master_0|state~13_combout  = (\i2c_master_0|bit_cnt [0] & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|state.wr~q  & \i2c_master_0|bit_cnt [2])))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_0|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~13 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N5
dffeas \i2c_master_0|state.slv_ack2 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.slv_ack2 .is_wysiwyg = "true";
defparam \i2c_master_0|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
fiftyfivenm_lcell_comb \i2c_master_0|Selector20~0 (
// Equation(s):
// \i2c_master_0|Selector20~0_combout  = (\i2c_master_0|state.slv_ack2~q  & \master_m|i2c_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|state.slv_ack2~q ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector20~0 .lut_mask = 16'hF000;
defparam \i2c_master_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
fiftyfivenm_lcell_comb \i2c_master_0|Selector20~1 (
// Equation(s):
// \i2c_master_0|Selector20~1_combout  = (\i2c_master_0|state.slv_ack1~q ) # ((\i2c_master_0|Selector20~0_combout ) # ((!\i2c_master_0|Equal1~0_combout  & \i2c_master_0|state.wr~q )))

	.dataa(\i2c_master_0|state.slv_ack1~q ),
	.datab(\i2c_master_0|Equal1~0_combout ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector20~1 .lut_mask = 16'hFFBA;
defparam \i2c_master_0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \i2c_master_0|state.wr (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.wr .is_wysiwyg = "true";
defparam \i2c_master_0|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
fiftyfivenm_lcell_comb \i2c_master_0|bit_cnt[2]~0 (
// Equation(s):
// \i2c_master_0|bit_cnt[2]~0_combout  = (\i2c_master_0|process_1~0_combout  & ((\i2c_master_0|state.rd~q ) # ((\i2c_master_0|state.wr~q ) # (\i2c_master_0|state.command~q ))))

	.dataa(\i2c_master_0|state.rd~q ),
	.datab(\i2c_master_0|process_1~0_combout ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|state.command~q ),
	.cin(gnd),
	.combout(\i2c_master_0|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[2]~0 .lut_mask = 16'hCCC8;
defparam \i2c_master_0|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N29
dffeas \i2c_master_0|bit_cnt[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|bit_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[0] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
fiftyfivenm_lcell_comb \i2c_master_0|Selector25~0 (
// Equation(s):
// \i2c_master_0|Selector25~0_combout  = \i2c_master_0|bit_cnt [1] $ (\i2c_master_0|bit_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [1]),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector25~0 .lut_mask = 16'h0FF0;
defparam \i2c_master_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N27
dffeas \i2c_master_0|bit_cnt[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[1] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
fiftyfivenm_lcell_comb \i2c_master_0|Add1~0 (
// Equation(s):
// \i2c_master_0|Add1~0_combout  = \i2c_master_0|bit_cnt [2] $ (((\i2c_master_0|bit_cnt [1] & \i2c_master_0|bit_cnt [0])))

	.dataa(\i2c_master_0|bit_cnt [1]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [2]),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Add1~0 .lut_mask = 16'h5AF0;
defparam \i2c_master_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N23
dffeas \i2c_master_0|bit_cnt[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[2] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
fiftyfivenm_lcell_comb \i2c_master_0|Equal1~0 (
// Equation(s):
// \i2c_master_0|Equal1~0_combout  = (\i2c_master_0|bit_cnt [2] & (\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [1]))

	.dataa(\i2c_master_0|bit_cnt [2]),
	.datab(\i2c_master_0|bit_cnt [0]),
	.datac(\i2c_master_0|bit_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal1~0 .lut_mask = 16'h8080;
defparam \i2c_master_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N18
fiftyfivenm_lcell_comb \i2c_master_0|Selector22~0 (
// Equation(s):
// \i2c_master_0|Selector22~0_combout  = (!\master_m|i2c_ena~q  & ((\i2c_master_0|state.mstr_ack~q ) # (\i2c_master_0|state.slv_ack2~q )))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(gnd),
	.datac(\master_m|i2c_ena~q ),
	.datad(\i2c_master_0|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector22~0 .lut_mask = 16'h0F0A;
defparam \i2c_master_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \i2c_master_0|state.stop (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.stop .is_wysiwyg = "true";
defparam \i2c_master_0|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
fiftyfivenm_lcell_comb \i2c_master_0|Selector17~0 (
// Equation(s):
// \i2c_master_0|Selector17~0_combout  = (!\i2c_master_0|state.stop~q  & ((\master_m|i2c_ena~q ) # (\i2c_master_0|state.ready~q )))

	.dataa(\i2c_master_0|state.stop~q ),
	.datab(\master_m|i2c_ena~q ),
	.datac(\i2c_master_0|state.ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector17~0 .lut_mask = 16'h5454;
defparam \i2c_master_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \i2c_master_0|state.ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.ready .is_wysiwyg = "true";
defparam \i2c_master_0|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
fiftyfivenm_lcell_comb \i2c_master_0|Selector18~0 (
// Equation(s):
// \i2c_master_0|Selector18~0_combout  = (\master_m|i2c_ena~q  & !\i2c_master_0|state.ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|i2c_ena~q ),
	.datad(\i2c_master_0|state.ready~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector18~0 .lut_mask = 16'h00F0;
defparam \i2c_master_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \i2c_master_0|state.start (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.start .is_wysiwyg = "true";
defparam \i2c_master_0|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
fiftyfivenm_lcell_comb \i2c_master_0|Selector19~0 (
// Equation(s):
// \i2c_master_0|Selector19~0_combout  = (\i2c_master_0|state.start~q ) # ((!\i2c_master_0|Equal1~0_combout  & \i2c_master_0|state.command~q ))

	.dataa(\i2c_master_0|Equal1~0_combout ),
	.datab(\i2c_master_0|state.start~q ),
	.datac(\i2c_master_0|state.command~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector19~0 .lut_mask = 16'hDCDC;
defparam \i2c_master_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \i2c_master_0|state.command (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.command .is_wysiwyg = "true";
defparam \i2c_master_0|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~0 (
// Equation(s):
// \i2c_master_0|Selector0~0_combout  = (\i2c_master_0|busy~q  & ((\i2c_master_0|state.command~q ) # ((\i2c_master_0|state.slv_ack1~q ) # (\i2c_master_0|Selector22~0_combout ))))

	.dataa(\i2c_master_0|busy~q ),
	.datab(\i2c_master_0|state.command~q ),
	.datac(\i2c_master_0|state.slv_ack1~q ),
	.datad(\i2c_master_0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~0 .lut_mask = 16'hAAA8;
defparam \i2c_master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~1 (
// Equation(s):
// \i2c_master_0|Selector0~1_combout  = (\i2c_master_0|state.start~q ) # (\i2c_master_0|state.wr~q )

	.dataa(gnd),
	.datab(\i2c_master_0|state.start~q ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~1 .lut_mask = 16'hFCFC;
defparam \i2c_master_0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~2 (
// Equation(s):
// \i2c_master_0|Selector0~2_combout  = (\i2c_master_0|Selector0~0_combout ) # ((\i2c_master_0|state.rd~q ) # ((\i2c_master_0|Selector0~1_combout ) # (\i2c_master_0|Selector18~0_combout )))

	.dataa(\i2c_master_0|Selector0~0_combout ),
	.datab(\i2c_master_0|state.rd~q ),
	.datac(\i2c_master_0|Selector0~1_combout ),
	.datad(\i2c_master_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~2 .lut_mask = 16'hFFFE;
defparam \i2c_master_0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
fiftyfivenm_lcell_comb \i2c_master_0|busy~feeder (
// Equation(s):
// \i2c_master_0|busy~feeder_combout  = \i2c_master_0|Selector0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_0|Selector0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|busy~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|busy~feeder .lut_mask = 16'hFF00;
defparam \i2c_master_0|busy~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N13
dffeas \i2c_master_0|busy (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|busy~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|busy .is_wysiwyg = "true";
defparam \i2c_master_0|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
fiftyfivenm_lcell_comb \master_m|i2c_bsy_prev~0 (
// Equation(s):
// \master_m|i2c_bsy_prev~0_combout  = (!\master_m|cam_ready~q  & \reset_n~input_o )

	.dataa(\master_m|cam_ready~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_m|i2c_bsy_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|i2c_bsy_prev~0 .lut_mask = 16'h5050;
defparam \master_m|i2c_bsy_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \master_m|i2c_bsy_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_bsy_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_bsy_prev .is_wysiwyg = "true";
defparam \master_m|i2c_bsy_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
fiftyfivenm_lcell_comb \master_m|init_camera~0 (
// Equation(s):
// \master_m|init_camera~0_combout  = (!\master_m|i2c_bsy_prev~q  & \i2c_master_0|busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|i2c_bsy_prev~q ),
	.datad(\i2c_master_0|busy~q ),
	.cin(gnd),
	.combout(\master_m|init_camera~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|init_camera~0 .lut_mask = 16'h0F00;
defparam \master_m|init_camera~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
fiftyfivenm_lcell_comb \master_m|Add1~2 (
// Equation(s):
// \master_m|Add1~2_combout  = (\master_m|init_camera:i2c_busy_cnt[1]~q  & (!\master_m|Add1~1 )) # (!\master_m|init_camera:i2c_busy_cnt[1]~q  & ((\master_m|Add1~1 ) # (GND)))
// \master_m|Add1~3  = CARRY((!\master_m|Add1~1 ) # (!\master_m|init_camera:i2c_busy_cnt[1]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~1 ),
	.combout(\master_m|Add1~2_combout ),
	.cout(\master_m|Add1~3 ));
// synopsys translate_off
defparam \master_m|Add1~2 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
fiftyfivenm_lcell_comb \master_m|i2c_busy_cnt~0 (
// Equation(s):
// \master_m|i2c_busy_cnt~0_combout  = (\i2c_master_0|busy~q ) # ((\master_m|Add1~0_combout ) # ((!\master_m|Equal1~6_combout ) # (!\master_m|Equal1~9_combout )))

	.dataa(\i2c_master_0|busy~q ),
	.datab(\master_m|Add1~0_combout ),
	.datac(\master_m|Equal1~9_combout ),
	.datad(\master_m|Equal1~6_combout ),
	.cin(gnd),
	.combout(\master_m|i2c_busy_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|i2c_busy_cnt~0 .lut_mask = 16'hEFFF;
defparam \master_m|i2c_busy_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \master_m|i2c_busy_cnt~1 (
// Equation(s):
// \master_m|i2c_busy_cnt~1_combout  = (\master_m|Add1~2_combout  & (((\master_m|i2c_busy_cnt~0_combout ) # (!\master_m|Equal1~0_combout )) # (!\master_m|Equal1~10_combout )))

	.dataa(\master_m|Add1~2_combout ),
	.datab(\master_m|Equal1~10_combout ),
	.datac(\master_m|Equal1~0_combout ),
	.datad(\master_m|i2c_busy_cnt~0_combout ),
	.cin(gnd),
	.combout(\master_m|i2c_busy_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|i2c_busy_cnt~1 .lut_mask = 16'hAA2A;
defparam \master_m|i2c_busy_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \master_m|init_camera:i2c_busy_cnt[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|i2c_busy_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[1] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
fiftyfivenm_lcell_comb \master_m|Add1~4 (
// Equation(s):
// \master_m|Add1~4_combout  = (\master_m|init_camera:i2c_busy_cnt[2]~q  & (\master_m|Add1~3  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[2]~q  & (!\master_m|Add1~3  & VCC))
// \master_m|Add1~5  = CARRY((\master_m|init_camera:i2c_busy_cnt[2]~q  & !\master_m|Add1~3 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~3 ),
	.combout(\master_m|Add1~4_combout ),
	.cout(\master_m|Add1~5 ));
// synopsys translate_off
defparam \master_m|Add1~4 .lut_mask = 16'hC30C;
defparam \master_m|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \master_m|init_camera:i2c_busy_cnt[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[2] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
fiftyfivenm_lcell_comb \master_m|Add1~6 (
// Equation(s):
// \master_m|Add1~6_combout  = (\master_m|init_camera:i2c_busy_cnt[3]~q  & (!\master_m|Add1~5 )) # (!\master_m|init_camera:i2c_busy_cnt[3]~q  & ((\master_m|Add1~5 ) # (GND)))
// \master_m|Add1~7  = CARRY((!\master_m|Add1~5 ) # (!\master_m|init_camera:i2c_busy_cnt[3]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~5 ),
	.combout(\master_m|Add1~6_combout ),
	.cout(\master_m|Add1~7 ));
// synopsys translate_off
defparam \master_m|Add1~6 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \master_m|init_camera:i2c_busy_cnt[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[3] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
fiftyfivenm_lcell_comb \master_m|Add1~8 (
// Equation(s):
// \master_m|Add1~8_combout  = (\master_m|init_camera:i2c_busy_cnt[4]~q  & (\master_m|Add1~7  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[4]~q  & (!\master_m|Add1~7  & VCC))
// \master_m|Add1~9  = CARRY((\master_m|init_camera:i2c_busy_cnt[4]~q  & !\master_m|Add1~7 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~7 ),
	.combout(\master_m|Add1~8_combout ),
	.cout(\master_m|Add1~9 ));
// synopsys translate_off
defparam \master_m|Add1~8 .lut_mask = 16'hC30C;
defparam \master_m|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \master_m|init_camera:i2c_busy_cnt[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[4] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
fiftyfivenm_lcell_comb \master_m|Add1~10 (
// Equation(s):
// \master_m|Add1~10_combout  = (\master_m|init_camera:i2c_busy_cnt[5]~q  & (!\master_m|Add1~9 )) # (!\master_m|init_camera:i2c_busy_cnt[5]~q  & ((\master_m|Add1~9 ) # (GND)))
// \master_m|Add1~11  = CARRY((!\master_m|Add1~9 ) # (!\master_m|init_camera:i2c_busy_cnt[5]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~9 ),
	.combout(\master_m|Add1~10_combout ),
	.cout(\master_m|Add1~11 ));
// synopsys translate_off
defparam \master_m|Add1~10 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \master_m|init_camera:i2c_busy_cnt[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[5] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
fiftyfivenm_lcell_comb \master_m|Add1~12 (
// Equation(s):
// \master_m|Add1~12_combout  = (\master_m|init_camera:i2c_busy_cnt[6]~q  & (\master_m|Add1~11  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[6]~q  & (!\master_m|Add1~11  & VCC))
// \master_m|Add1~13  = CARRY((\master_m|init_camera:i2c_busy_cnt[6]~q  & !\master_m|Add1~11 ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~11 ),
	.combout(\master_m|Add1~12_combout ),
	.cout(\master_m|Add1~13 ));
// synopsys translate_off
defparam \master_m|Add1~12 .lut_mask = 16'hA50A;
defparam \master_m|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \master_m|init_camera:i2c_busy_cnt[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[6] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
fiftyfivenm_lcell_comb \master_m|Add1~14 (
// Equation(s):
// \master_m|Add1~14_combout  = (\master_m|init_camera:i2c_busy_cnt[7]~q  & (!\master_m|Add1~13 )) # (!\master_m|init_camera:i2c_busy_cnt[7]~q  & ((\master_m|Add1~13 ) # (GND)))
// \master_m|Add1~15  = CARRY((!\master_m|Add1~13 ) # (!\master_m|init_camera:i2c_busy_cnt[7]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~13 ),
	.combout(\master_m|Add1~14_combout ),
	.cout(\master_m|Add1~15 ));
// synopsys translate_off
defparam \master_m|Add1~14 .lut_mask = 16'h3C3F;
defparam \master_m|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N15
dffeas \master_m|init_camera:i2c_busy_cnt[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[7] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
fiftyfivenm_lcell_comb \master_m|Add1~16 (
// Equation(s):
// \master_m|Add1~16_combout  = (\master_m|init_camera:i2c_busy_cnt[8]~q  & (\master_m|Add1~15  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[8]~q  & (!\master_m|Add1~15  & VCC))
// \master_m|Add1~17  = CARRY((\master_m|init_camera:i2c_busy_cnt[8]~q  & !\master_m|Add1~15 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~15 ),
	.combout(\master_m|Add1~16_combout ),
	.cout(\master_m|Add1~17 ));
// synopsys translate_off
defparam \master_m|Add1~16 .lut_mask = 16'hC30C;
defparam \master_m|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N17
dffeas \master_m|init_camera:i2c_busy_cnt[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[8] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
fiftyfivenm_lcell_comb \master_m|Add1~18 (
// Equation(s):
// \master_m|Add1~18_combout  = (\master_m|init_camera:i2c_busy_cnt[9]~q  & (!\master_m|Add1~17 )) # (!\master_m|init_camera:i2c_busy_cnt[9]~q  & ((\master_m|Add1~17 ) # (GND)))
// \master_m|Add1~19  = CARRY((!\master_m|Add1~17 ) # (!\master_m|init_camera:i2c_busy_cnt[9]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~17 ),
	.combout(\master_m|Add1~18_combout ),
	.cout(\master_m|Add1~19 ));
// synopsys translate_off
defparam \master_m|Add1~18 .lut_mask = 16'h3C3F;
defparam \master_m|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \master_m|init_camera:i2c_busy_cnt[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[9] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
fiftyfivenm_lcell_comb \master_m|Add1~20 (
// Equation(s):
// \master_m|Add1~20_combout  = (\master_m|init_camera:i2c_busy_cnt[10]~q  & (\master_m|Add1~19  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[10]~q  & (!\master_m|Add1~19  & VCC))
// \master_m|Add1~21  = CARRY((\master_m|init_camera:i2c_busy_cnt[10]~q  & !\master_m|Add1~19 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~19 ),
	.combout(\master_m|Add1~20_combout ),
	.cout(\master_m|Add1~21 ));
// synopsys translate_off
defparam \master_m|Add1~20 .lut_mask = 16'hC30C;
defparam \master_m|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \master_m|init_camera:i2c_busy_cnt[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[10] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
fiftyfivenm_lcell_comb \master_m|Add1~22 (
// Equation(s):
// \master_m|Add1~22_combout  = (\master_m|init_camera:i2c_busy_cnt[11]~q  & (!\master_m|Add1~21 )) # (!\master_m|init_camera:i2c_busy_cnt[11]~q  & ((\master_m|Add1~21 ) # (GND)))
// \master_m|Add1~23  = CARRY((!\master_m|Add1~21 ) # (!\master_m|init_camera:i2c_busy_cnt[11]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~21 ),
	.combout(\master_m|Add1~22_combout ),
	.cout(\master_m|Add1~23 ));
// synopsys translate_off
defparam \master_m|Add1~22 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N23
dffeas \master_m|init_camera:i2c_busy_cnt[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[11] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
fiftyfivenm_lcell_comb \master_m|Add1~24 (
// Equation(s):
// \master_m|Add1~24_combout  = (\master_m|init_camera:i2c_busy_cnt[12]~q  & (\master_m|Add1~23  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[12]~q  & (!\master_m|Add1~23  & VCC))
// \master_m|Add1~25  = CARRY((\master_m|init_camera:i2c_busy_cnt[12]~q  & !\master_m|Add1~23 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~23 ),
	.combout(\master_m|Add1~24_combout ),
	.cout(\master_m|Add1~25 ));
// synopsys translate_off
defparam \master_m|Add1~24 .lut_mask = 16'hC30C;
defparam \master_m|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \master_m|init_camera:i2c_busy_cnt[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[12] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
fiftyfivenm_lcell_comb \master_m|Add1~26 (
// Equation(s):
// \master_m|Add1~26_combout  = (\master_m|init_camera:i2c_busy_cnt[13]~q  & (!\master_m|Add1~25 )) # (!\master_m|init_camera:i2c_busy_cnt[13]~q  & ((\master_m|Add1~25 ) # (GND)))
// \master_m|Add1~27  = CARRY((!\master_m|Add1~25 ) # (!\master_m|init_camera:i2c_busy_cnt[13]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~25 ),
	.combout(\master_m|Add1~26_combout ),
	.cout(\master_m|Add1~27 ));
// synopsys translate_off
defparam \master_m|Add1~26 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \master_m|init_camera:i2c_busy_cnt[13] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[13] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
fiftyfivenm_lcell_comb \master_m|Add1~28 (
// Equation(s):
// \master_m|Add1~28_combout  = (\master_m|init_camera:i2c_busy_cnt[14]~q  & (\master_m|Add1~27  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[14]~q  & (!\master_m|Add1~27  & VCC))
// \master_m|Add1~29  = CARRY((\master_m|init_camera:i2c_busy_cnt[14]~q  & !\master_m|Add1~27 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~27 ),
	.combout(\master_m|Add1~28_combout ),
	.cout(\master_m|Add1~29 ));
// synopsys translate_off
defparam \master_m|Add1~28 .lut_mask = 16'hC30C;
defparam \master_m|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \master_m|init_camera:i2c_busy_cnt[14] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[14] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
fiftyfivenm_lcell_comb \master_m|Add1~30 (
// Equation(s):
// \master_m|Add1~30_combout  = (\master_m|init_camera:i2c_busy_cnt[15]~q  & (!\master_m|Add1~29 )) # (!\master_m|init_camera:i2c_busy_cnt[15]~q  & ((\master_m|Add1~29 ) # (GND)))
// \master_m|Add1~31  = CARRY((!\master_m|Add1~29 ) # (!\master_m|init_camera:i2c_busy_cnt[15]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~29 ),
	.combout(\master_m|Add1~30_combout ),
	.cout(\master_m|Add1~31 ));
// synopsys translate_off
defparam \master_m|Add1~30 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y22_N31
dffeas \master_m|init_camera:i2c_busy_cnt[15] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[15] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
fiftyfivenm_lcell_comb \master_m|Add1~32 (
// Equation(s):
// \master_m|Add1~32_combout  = (\master_m|init_camera:i2c_busy_cnt[16]~q  & (\master_m|Add1~31  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[16]~q  & (!\master_m|Add1~31  & VCC))
// \master_m|Add1~33  = CARRY((\master_m|init_camera:i2c_busy_cnt[16]~q  & !\master_m|Add1~31 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~31 ),
	.combout(\master_m|Add1~32_combout ),
	.cout(\master_m|Add1~33 ));
// synopsys translate_off
defparam \master_m|Add1~32 .lut_mask = 16'hC30C;
defparam \master_m|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \master_m|init_camera:i2c_busy_cnt[16] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[16] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
fiftyfivenm_lcell_comb \master_m|Add1~34 (
// Equation(s):
// \master_m|Add1~34_combout  = (\master_m|init_camera:i2c_busy_cnt[17]~q  & (!\master_m|Add1~33 )) # (!\master_m|init_camera:i2c_busy_cnt[17]~q  & ((\master_m|Add1~33 ) # (GND)))
// \master_m|Add1~35  = CARRY((!\master_m|Add1~33 ) # (!\master_m|init_camera:i2c_busy_cnt[17]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~33 ),
	.combout(\master_m|Add1~34_combout ),
	.cout(\master_m|Add1~35 ));
// synopsys translate_off
defparam \master_m|Add1~34 .lut_mask = 16'h3C3F;
defparam \master_m|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \master_m|init_camera:i2c_busy_cnt[17] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[17] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
fiftyfivenm_lcell_comb \master_m|Add1~36 (
// Equation(s):
// \master_m|Add1~36_combout  = (\master_m|init_camera:i2c_busy_cnt[18]~q  & (\master_m|Add1~35  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[18]~q  & (!\master_m|Add1~35  & VCC))
// \master_m|Add1~37  = CARRY((\master_m|init_camera:i2c_busy_cnt[18]~q  & !\master_m|Add1~35 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~35 ),
	.combout(\master_m|Add1~36_combout ),
	.cout(\master_m|Add1~37 ));
// synopsys translate_off
defparam \master_m|Add1~36 .lut_mask = 16'hC30C;
defparam \master_m|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \master_m|init_camera:i2c_busy_cnt[18] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[18] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
fiftyfivenm_lcell_comb \master_m|Add1~38 (
// Equation(s):
// \master_m|Add1~38_combout  = (\master_m|init_camera:i2c_busy_cnt[19]~q  & (!\master_m|Add1~37 )) # (!\master_m|init_camera:i2c_busy_cnt[19]~q  & ((\master_m|Add1~37 ) # (GND)))
// \master_m|Add1~39  = CARRY((!\master_m|Add1~37 ) # (!\master_m|init_camera:i2c_busy_cnt[19]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~37 ),
	.combout(\master_m|Add1~38_combout ),
	.cout(\master_m|Add1~39 ));
// synopsys translate_off
defparam \master_m|Add1~38 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \master_m|init_camera:i2c_busy_cnt[19] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[19] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
fiftyfivenm_lcell_comb \master_m|Add1~40 (
// Equation(s):
// \master_m|Add1~40_combout  = (\master_m|init_camera:i2c_busy_cnt[20]~q  & (\master_m|Add1~39  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[20]~q  & (!\master_m|Add1~39  & VCC))
// \master_m|Add1~41  = CARRY((\master_m|init_camera:i2c_busy_cnt[20]~q  & !\master_m|Add1~39 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~39 ),
	.combout(\master_m|Add1~40_combout ),
	.cout(\master_m|Add1~41 ));
// synopsys translate_off
defparam \master_m|Add1~40 .lut_mask = 16'hC30C;
defparam \master_m|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N9
dffeas \master_m|init_camera:i2c_busy_cnt[20] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[20] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
fiftyfivenm_lcell_comb \master_m|Add1~42 (
// Equation(s):
// \master_m|Add1~42_combout  = (\master_m|init_camera:i2c_busy_cnt[21]~q  & (!\master_m|Add1~41 )) # (!\master_m|init_camera:i2c_busy_cnt[21]~q  & ((\master_m|Add1~41 ) # (GND)))
// \master_m|Add1~43  = CARRY((!\master_m|Add1~41 ) # (!\master_m|init_camera:i2c_busy_cnt[21]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~41 ),
	.combout(\master_m|Add1~42_combout ),
	.cout(\master_m|Add1~43 ));
// synopsys translate_off
defparam \master_m|Add1~42 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N11
dffeas \master_m|init_camera:i2c_busy_cnt[21] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[21] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
fiftyfivenm_lcell_comb \master_m|Add1~44 (
// Equation(s):
// \master_m|Add1~44_combout  = (\master_m|init_camera:i2c_busy_cnt[22]~q  & (\master_m|Add1~43  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[22]~q  & (!\master_m|Add1~43  & VCC))
// \master_m|Add1~45  = CARRY((\master_m|init_camera:i2c_busy_cnt[22]~q  & !\master_m|Add1~43 ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~43 ),
	.combout(\master_m|Add1~44_combout ),
	.cout(\master_m|Add1~45 ));
// synopsys translate_off
defparam \master_m|Add1~44 .lut_mask = 16'hA50A;
defparam \master_m|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \master_m|init_camera:i2c_busy_cnt[22] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[22] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
fiftyfivenm_lcell_comb \master_m|Add1~46 (
// Equation(s):
// \master_m|Add1~46_combout  = (\master_m|init_camera:i2c_busy_cnt[23]~q  & (!\master_m|Add1~45 )) # (!\master_m|init_camera:i2c_busy_cnt[23]~q  & ((\master_m|Add1~45 ) # (GND)))
// \master_m|Add1~47  = CARRY((!\master_m|Add1~45 ) # (!\master_m|init_camera:i2c_busy_cnt[23]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~45 ),
	.combout(\master_m|Add1~46_combout ),
	.cout(\master_m|Add1~47 ));
// synopsys translate_off
defparam \master_m|Add1~46 .lut_mask = 16'h3C3F;
defparam \master_m|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N15
dffeas \master_m|init_camera:i2c_busy_cnt[23] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[23] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
fiftyfivenm_lcell_comb \master_m|Add1~48 (
// Equation(s):
// \master_m|Add1~48_combout  = (\master_m|init_camera:i2c_busy_cnt[24]~q  & (\master_m|Add1~47  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[24]~q  & (!\master_m|Add1~47  & VCC))
// \master_m|Add1~49  = CARRY((\master_m|init_camera:i2c_busy_cnt[24]~q  & !\master_m|Add1~47 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~47 ),
	.combout(\master_m|Add1~48_combout ),
	.cout(\master_m|Add1~49 ));
// synopsys translate_off
defparam \master_m|Add1~48 .lut_mask = 16'hC30C;
defparam \master_m|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \master_m|init_camera:i2c_busy_cnt[24] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[24] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
fiftyfivenm_lcell_comb \master_m|Add1~50 (
// Equation(s):
// \master_m|Add1~50_combout  = (\master_m|init_camera:i2c_busy_cnt[25]~q  & (!\master_m|Add1~49 )) # (!\master_m|init_camera:i2c_busy_cnt[25]~q  & ((\master_m|Add1~49 ) # (GND)))
// \master_m|Add1~51  = CARRY((!\master_m|Add1~49 ) # (!\master_m|init_camera:i2c_busy_cnt[25]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~49 ),
	.combout(\master_m|Add1~50_combout ),
	.cout(\master_m|Add1~51 ));
// synopsys translate_off
defparam \master_m|Add1~50 .lut_mask = 16'h3C3F;
defparam \master_m|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \master_m|init_camera:i2c_busy_cnt[25] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[25] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
fiftyfivenm_lcell_comb \master_m|Add1~52 (
// Equation(s):
// \master_m|Add1~52_combout  = (\master_m|init_camera:i2c_busy_cnt[26]~q  & (\master_m|Add1~51  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[26]~q  & (!\master_m|Add1~51  & VCC))
// \master_m|Add1~53  = CARRY((\master_m|init_camera:i2c_busy_cnt[26]~q  & !\master_m|Add1~51 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~51 ),
	.combout(\master_m|Add1~52_combout ),
	.cout(\master_m|Add1~53 ));
// synopsys translate_off
defparam \master_m|Add1~52 .lut_mask = 16'hC30C;
defparam \master_m|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \master_m|init_camera:i2c_busy_cnt[26] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[26] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
fiftyfivenm_lcell_comb \master_m|Add1~54 (
// Equation(s):
// \master_m|Add1~54_combout  = (\master_m|init_camera:i2c_busy_cnt[27]~q  & (!\master_m|Add1~53 )) # (!\master_m|init_camera:i2c_busy_cnt[27]~q  & ((\master_m|Add1~53 ) # (GND)))
// \master_m|Add1~55  = CARRY((!\master_m|Add1~53 ) # (!\master_m|init_camera:i2c_busy_cnt[27]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~53 ),
	.combout(\master_m|Add1~54_combout ),
	.cout(\master_m|Add1~55 ));
// synopsys translate_off
defparam \master_m|Add1~54 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \master_m|init_camera:i2c_busy_cnt[27] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[27] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
fiftyfivenm_lcell_comb \master_m|Add1~56 (
// Equation(s):
// \master_m|Add1~56_combout  = (\master_m|init_camera:i2c_busy_cnt[28]~q  & (\master_m|Add1~55  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[28]~q  & (!\master_m|Add1~55  & VCC))
// \master_m|Add1~57  = CARRY((\master_m|init_camera:i2c_busy_cnt[28]~q  & !\master_m|Add1~55 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~55 ),
	.combout(\master_m|Add1~56_combout ),
	.cout(\master_m|Add1~57 ));
// synopsys translate_off
defparam \master_m|Add1~56 .lut_mask = 16'hC30C;
defparam \master_m|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \master_m|init_camera:i2c_busy_cnt[28] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[28] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
fiftyfivenm_lcell_comb \master_m|Add1~58 (
// Equation(s):
// \master_m|Add1~58_combout  = (\master_m|init_camera:i2c_busy_cnt[29]~q  & (!\master_m|Add1~57 )) # (!\master_m|init_camera:i2c_busy_cnt[29]~q  & ((\master_m|Add1~57 ) # (GND)))
// \master_m|Add1~59  = CARRY((!\master_m|Add1~57 ) # (!\master_m|init_camera:i2c_busy_cnt[29]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~57 ),
	.combout(\master_m|Add1~58_combout ),
	.cout(\master_m|Add1~59 ));
// synopsys translate_off
defparam \master_m|Add1~58 .lut_mask = 16'h5A5F;
defparam \master_m|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N27
dffeas \master_m|init_camera:i2c_busy_cnt[29] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[29] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
fiftyfivenm_lcell_comb \master_m|Add1~60 (
// Equation(s):
// \master_m|Add1~60_combout  = (\master_m|init_camera:i2c_busy_cnt[30]~q  & (\master_m|Add1~59  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[30]~q  & (!\master_m|Add1~59  & VCC))
// \master_m|Add1~61  = CARRY((\master_m|init_camera:i2c_busy_cnt[30]~q  & !\master_m|Add1~59 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add1~59 ),
	.combout(\master_m|Add1~60_combout ),
	.cout(\master_m|Add1~61 ));
// synopsys translate_off
defparam \master_m|Add1~60 .lut_mask = 16'hC30C;
defparam \master_m|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \master_m|init_camera:i2c_busy_cnt[30] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add1~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[30] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
fiftyfivenm_lcell_comb \master_m|Add1~62 (
// Equation(s):
// \master_m|Add1~62_combout  = \master_m|init_camera:i2c_busy_cnt[31]~q  $ (\master_m|Add1~61 )

	.dataa(\master_m|init_camera:i2c_busy_cnt[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master_m|Add1~61 ),
	.combout(\master_m|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Add1~62 .lut_mask = 16'h5A5A;
defparam \master_m|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
fiftyfivenm_lcell_comb \master_m|Equal1~1 (
// Equation(s):
// \master_m|Equal1~1_combout  = (!\master_m|Add1~48_combout  & (!\master_m|Add1~44_combout  & (!\master_m|Add1~46_combout  & !\master_m|Add1~50_combout )))

	.dataa(\master_m|Add1~48_combout ),
	.datab(\master_m|Add1~44_combout ),
	.datac(\master_m|Add1~46_combout ),
	.datad(\master_m|Add1~50_combout ),
	.cin(gnd),
	.combout(\master_m|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal1~1 .lut_mask = 16'h0001;
defparam \master_m|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
fiftyfivenm_lcell_comb \master_m|cam_ready~0 (
// Equation(s):
// \master_m|cam_ready~0_combout  = (\master_m|Add1~2_combout  & (!\master_m|Add1~0_combout  & (\master_m|Equal1~7_combout  & \master_m|Equal1~6_combout )))

	.dataa(\master_m|Add1~2_combout ),
	.datab(\master_m|Add1~0_combout ),
	.datac(\master_m|Equal1~7_combout ),
	.datad(\master_m|Equal1~6_combout ),
	.cin(gnd),
	.combout(\master_m|cam_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|cam_ready~0 .lut_mask = 16'h2000;
defparam \master_m|cam_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \master_m|cam_ready~1 (
// Equation(s):
// \master_m|cam_ready~1_combout  = (!\i2c_master_0|busy~q  & (!\master_m|Add1~60_combout  & (\master_m|Equal1~1_combout  & \master_m|cam_ready~0_combout )))

	.dataa(\i2c_master_0|busy~q ),
	.datab(\master_m|Add1~60_combout ),
	.datac(\master_m|Equal1~1_combout ),
	.datad(\master_m|cam_ready~0_combout ),
	.cin(gnd),
	.combout(\master_m|cam_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|cam_ready~1 .lut_mask = 16'h1000;
defparam \master_m|cam_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \master_m|cam_ready~2 (
// Equation(s):
// \master_m|cam_ready~2_combout  = (\master_m|cam_ready~q ) # ((!\master_m|Add1~62_combout  & (\master_m|Equal1~0_combout  & \master_m|cam_ready~1_combout )))

	.dataa(\master_m|Add1~62_combout ),
	.datab(\master_m|Equal1~0_combout ),
	.datac(\master_m|cam_ready~q ),
	.datad(\master_m|cam_ready~1_combout ),
	.cin(gnd),
	.combout(\master_m|cam_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|cam_ready~2 .lut_mask = 16'hF4F0;
defparam \master_m|cam_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \master_m|cam_ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|cam_ready~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|cam_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|cam_ready .is_wysiwyg = "true";
defparam \master_m|cam_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
fiftyfivenm_lcell_comb \master_m|Mux8~0 (
// Equation(s):
// \master_m|Mux8~0_combout  = (\umd|uart_rx_data_vec [3] & ((\umd|uart_rx_data_vec [4] & (\umd|uart_rx_data_vec [2] & \umd|uart_rx_data_vec [1])) # (!\umd|uart_rx_data_vec [4] & (!\umd|uart_rx_data_vec [2] & !\umd|uart_rx_data_vec [1]))))

	.dataa(\umd|uart_rx_data_vec [3]),
	.datab(\umd|uart_rx_data_vec [4]),
	.datac(\umd|uart_rx_data_vec [2]),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\master_m|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Mux8~0 .lut_mask = 16'h8002;
defparam \master_m|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
fiftyfivenm_lcell_comb \master_m|shdn~1 (
// Equation(s):
// \master_m|shdn~1_combout  = (\umd|uart_rx_data_out_stb~q  & (\master_m|Mux8~0_combout  & \master_m|shdn~0_combout ))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(gnd),
	.datac(\master_m|Mux8~0_combout ),
	.datad(\master_m|shdn~0_combout ),
	.cin(gnd),
	.combout(\master_m|shdn~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|shdn~1 .lut_mask = 16'hA000;
defparam \master_m|shdn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \master_m|shdn (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|shdn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|shdn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|shdn .is_wysiwyg = "true";
defparam \master_m|shdn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
fiftyfivenm_lcell_comb \master_m|Selector15~0 (
// Equation(s):
// \master_m|Selector15~0_combout  = (\master_m|state.deactivate~q  & (\master_m|shdn~q )) # (!\master_m|state.deactivate~q  & (((\master_m|state_lock.shutdown~q  & !\master_m|state.activate~q ))))

	.dataa(\master_m|shdn~q ),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|state_lock.shutdown~q ),
	.datad(\master_m|state.activate~q ),
	.cin(gnd),
	.combout(\master_m|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector15~0 .lut_mask = 16'h88B8;
defparam \master_m|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \master_m|state_lock.shutdown (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state_lock.shutdown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state_lock.shutdown .is_wysiwyg = "true";
defparam \master_m|state_lock.shutdown .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
fiftyfivenm_lcell_comb \master_m|next_state~13 (
// Equation(s):
// \master_m|next_state~13_combout  = (\master_m|state_lock.shutdown~q  & (((\master_m|next_state~8_combout ) # (!\master_m|shdn~0_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\master_m|state_lock.shutdown~q ),
	.datac(\master_m|next_state~8_combout ),
	.datad(\master_m|shdn~0_combout ),
	.cin(gnd),
	.combout(\master_m|next_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~13 .lut_mask = 16'hC4CC;
defparam \master_m|next_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \master_m|next_state.shutdown (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.shutdown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.shutdown .is_wysiwyg = "true";
defparam \master_m|next_state.shutdown .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N10
fiftyfivenm_lcell_comb \master_m|Selector4~0 (
// Equation(s):
// \master_m|Selector4~0_combout  = (\master_m|next_state.shutdown~q  & ((\master_m|WideOr0~0_combout ) # ((\master_m|state.deactivate~q  & \master_m|shdn~q )))) # (!\master_m|next_state.shutdown~q  & (\master_m|state.deactivate~q  & (\master_m|shdn~q )))

	.dataa(\master_m|next_state.shutdown~q ),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|shdn~q ),
	.datad(\master_m|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector4~0 .lut_mask = 16'hEAC0;
defparam \master_m|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N11
dffeas \master_m|state.shutdown (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.shutdown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.shutdown .is_wysiwyg = "true";
defparam \master_m|state.shutdown .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
fiftyfivenm_lcell_comb \master_m|Selector14~0 (
// Equation(s):
// \master_m|Selector14~0_combout  = (\master_m|state.deactivate~q  & (!\master_m|shdn~q )) # (!\master_m|state.deactivate~q  & (((\master_m|state_lock.standby~q  & !\master_m|state.activate~q ))))

	.dataa(\master_m|shdn~q ),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|state_lock.standby~q ),
	.datad(\master_m|state.activate~q ),
	.cin(gnd),
	.combout(\master_m|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector14~0 .lut_mask = 16'h4474;
defparam \master_m|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \master_m|state_lock.standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state_lock.standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state_lock.standby .is_wysiwyg = "true";
defparam \master_m|state_lock.standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
fiftyfivenm_lcell_comb \master_m|next_state~12 (
// Equation(s):
// \master_m|next_state~12_combout  = (\master_m|state_lock.standby~q  & (((\master_m|next_state~8_combout ) # (!\master_m|shdn~0_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\master_m|state_lock.standby~q ),
	.datac(\master_m|next_state~8_combout ),
	.datad(\master_m|shdn~0_combout ),
	.cin(gnd),
	.combout(\master_m|next_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~12 .lut_mask = 16'hC4CC;
defparam \master_m|next_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \master_m|next_state.standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.standby .is_wysiwyg = "true";
defparam \master_m|next_state.standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N28
fiftyfivenm_lcell_comb \master_m|Selector3~0 (
// Equation(s):
// \master_m|Selector3~0_combout  = (\master_m|shdn~q  & (((\master_m|next_state.standby~q  & \master_m|WideOr0~0_combout )))) # (!\master_m|shdn~q  & ((\master_m|state.deactivate~q ) # ((\master_m|next_state.standby~q  & \master_m|WideOr0~0_combout ))))

	.dataa(\master_m|shdn~q ),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|next_state.standby~q ),
	.datad(\master_m|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector3~0 .lut_mask = 16'hF444;
defparam \master_m|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N29
dffeas \master_m|state.standby (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.standby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.standby .is_wysiwyg = "true";
defparam \master_m|state.standby .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N16
fiftyfivenm_lcell_comb \master_m|WideOr0~0 (
// Equation(s):
// \master_m|WideOr0~0_combout  = (\master_m|state.shutdown~q ) # ((\master_m|state.live~q ) # (\master_m|state.standby~q ))

	.dataa(\master_m|state.shutdown~q ),
	.datab(gnd),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|state.standby~q ),
	.cin(gnd),
	.combout(\master_m|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|WideOr0~0 .lut_mask = 16'hFFFA;
defparam \master_m|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
fiftyfivenm_lcell_comb \master_m|Selector0~0 (
// Equation(s):
// \master_m|Selector0~0_combout  = (\master_m|next_state.startup~q  & ((\master_m|cam_ready~q ) # ((\master_m|state.startup~q )))) # (!\master_m|next_state.startup~q  & (!\master_m|WideOr0~0_combout  & ((\master_m|cam_ready~q ) # (\master_m|state.startup~q 
// ))))

	.dataa(\master_m|next_state.startup~q ),
	.datab(\master_m|cam_ready~q ),
	.datac(\master_m|state.startup~q ),
	.datad(\master_m|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector0~0 .lut_mask = 16'hA8FC;
defparam \master_m|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \master_m|state.startup (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.startup .is_wysiwyg = "true";
defparam \master_m|state.startup .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
fiftyfivenm_lcell_comb \master_m|next_state~11 (
// Equation(s):
// \master_m|next_state~11_combout  = (!\umd|uart_rx_data_vec [4] & (!\master_m|next_state~10_combout  & \umd|uart_rx_data_vec [1]))

	.dataa(\umd|uart_rx_data_vec [4]),
	.datab(\master_m|next_state~10_combout ),
	.datac(gnd),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\master_m|next_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~11 .lut_mask = 16'h1100;
defparam \master_m|next_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \master_m|next_state.activate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.activate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.activate .is_wysiwyg = "true";
defparam \master_m|next_state.activate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
fiftyfivenm_lcell_comb \master_m|Selector1~0 (
// Equation(s):
// \master_m|Selector1~0_combout  = (\master_m|state.startup~q  & (\master_m|WideOr0~0_combout  & ((\master_m|next_state.activate~q )))) # (!\master_m|state.startup~q  & ((\master_m|cam_ready~q ) # ((\master_m|WideOr0~0_combout  & 
// \master_m|next_state.activate~q ))))

	.dataa(\master_m|state.startup~q ),
	.datab(\master_m|WideOr0~0_combout ),
	.datac(\master_m|cam_ready~q ),
	.datad(\master_m|next_state.activate~q ),
	.cin(gnd),
	.combout(\master_m|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector1~0 .lut_mask = 16'hDC50;
defparam \master_m|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \master_m|state.activate (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.activate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.activate .is_wysiwyg = "true";
defparam \master_m|state.activate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
fiftyfivenm_lcell_comb \master_m|Selector13~0 (
// Equation(s):
// \master_m|Selector13~0_combout  = (\master_m|state.activate~q ) # ((!\master_m|state.deactivate~q  & \master_m|state_lock.live~q ))

	.dataa(gnd),
	.datab(\master_m|state.deactivate~q ),
	.datac(\master_m|state_lock.live~q ),
	.datad(\master_m|state.activate~q ),
	.cin(gnd),
	.combout(\master_m|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector13~0 .lut_mask = 16'hFF30;
defparam \master_m|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \master_m|state_lock.live (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state_lock.live~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state_lock.live .is_wysiwyg = "true";
defparam \master_m|state_lock.live .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
fiftyfivenm_lcell_comb \master_m|next_state~9 (
// Equation(s):
// \master_m|next_state~9_combout  = (\master_m|state_lock.live~q  & (((\master_m|next_state~8_combout ) # (!\master_m|shdn~0_combout )) # (!\umd|uart_rx_data_out_stb~q )))

	.dataa(\umd|uart_rx_data_out_stb~q ),
	.datab(\master_m|next_state~8_combout ),
	.datac(\master_m|state_lock.live~q ),
	.datad(\master_m|shdn~0_combout ),
	.cin(gnd),
	.combout(\master_m|next_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|next_state~9 .lut_mask = 16'hD0F0;
defparam \master_m|next_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \master_m|next_state.live (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|next_state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|next_state.live~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|next_state.live .is_wysiwyg = "true";
defparam \master_m|next_state.live .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
fiftyfivenm_lcell_comb \master_m|Selector2~0 (
// Equation(s):
// \master_m|Selector2~0_combout  = (\master_m|state.activate~q ) # ((\master_m|next_state.live~q  & \master_m|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\master_m|state.activate~q ),
	.datac(\master_m|next_state.live~q ),
	.datad(\master_m|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector2~0 .lut_mask = 16'hFCCC;
defparam \master_m|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \master_m|state.live (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.live~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.live .is_wysiwyg = "true";
defparam \master_m|state.live .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
fiftyfivenm_lcell_comb \master_m|WideOr2 (
// Equation(s):
// \master_m|WideOr2~combout  = (\master_m|state.live~q ) # ((\master_m|state.activate~q ) # (!\master_m|state.startup~q ))

	.dataa(\master_m|state.live~q ),
	.datab(\master_m|state.activate~q ),
	.datac(gnd),
	.datad(\master_m|state.startup~q ),
	.cin(gnd),
	.combout(\master_m|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \master_m|WideOr2 .lut_mask = 16'hEEFF;
defparam \master_m|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \master_m|cam_ena~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|cam_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|cam_ena~reg0 .is_wysiwyg = "true";
defparam \master_m|cam_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N26
fiftyfivenm_lcell_comb \ora_0|c[1]~2 (
// Equation(s):
// \ora_0|c[1]~2_combout  = \ora_0|c [1] $ (((\ora_0|c [2] & \ora_0|c [3])))

	.dataa(gnd),
	.datab(\ora_0|c [2]),
	.datac(\ora_0|c [1]),
	.datad(\ora_0|c [3]),
	.cin(gnd),
	.combout(\ora_0|c[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|c[1]~2 .lut_mask = 16'h3CF0;
defparam \ora_0|c[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N27
dffeas \ora_0|c[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|c[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|c[1] .is_wysiwyg = "true";
defparam \ora_0|c[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N24
fiftyfivenm_lcell_comb \ora_0|c[0]~1 (
// Equation(s):
// \ora_0|c[0]~1_combout  = \ora_0|c [0] $ (((\ora_0|c [3] & (\ora_0|c [2] & \ora_0|c [1]))))

	.dataa(\ora_0|c [3]),
	.datab(\ora_0|c [2]),
	.datac(\ora_0|c [0]),
	.datad(\ora_0|c [1]),
	.cin(gnd),
	.combout(\ora_0|c[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|c[0]~1 .lut_mask = 16'h78F0;
defparam \ora_0|c[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N25
dffeas \ora_0|c[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|c[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|c[0] .is_wysiwyg = "true";
defparam \ora_0|c[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N4
fiftyfivenm_lcell_comb \ora_0|c~3 (
// Equation(s):
// \ora_0|c~3_combout  = (!\ora_0|c [3] & ((\ora_0|c [1]) # ((\ora_0|c [0]) # (!\ora_0|c [2]))))

	.dataa(\ora_0|c [1]),
	.datab(\ora_0|c [2]),
	.datac(\ora_0|c [3]),
	.datad(\ora_0|c [0]),
	.cin(gnd),
	.combout(\ora_0|c~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|c~3 .lut_mask = 16'h0F0B;
defparam \ora_0|c~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N5
dffeas \ora_0|c[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|c~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|c[3] .is_wysiwyg = "true";
defparam \ora_0|c[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N30
fiftyfivenm_lcell_comb \ora_0|c~0 (
// Equation(s):
// \ora_0|c~0_combout  = (\ora_0|c [3] & (((!\ora_0|c [2])))) # (!\ora_0|c [3] & (\ora_0|c [2] & ((\ora_0|c [0]) # (\ora_0|c [1]))))

	.dataa(\ora_0|c [3]),
	.datab(\ora_0|c [0]),
	.datac(\ora_0|c [2]),
	.datad(\ora_0|c [1]),
	.cin(gnd),
	.combout(\ora_0|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|c~0 .lut_mask = 16'h5A4A;
defparam \ora_0|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N31
dffeas \ora_0|c[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|c[2] .is_wysiwyg = "true";
defparam \ora_0|c[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N18
fiftyfivenm_lcell_comb \ora_0|Equal2~0 (
// Equation(s):
// \ora_0|Equal2~0_combout  = (\ora_0|c [2] & (!\ora_0|c [1] & (!\ora_0|c [3] & !\ora_0|c [0])))

	.dataa(\ora_0|c [2]),
	.datab(\ora_0|c [1]),
	.datac(\ora_0|c [3]),
	.datad(\ora_0|c [0]),
	.cin(gnd),
	.combout(\ora_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal2~0 .lut_mask = 16'h0002;
defparam \ora_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N16
fiftyfivenm_lcell_comb \ora_0|mclk~0 (
// Equation(s):
// \ora_0|mclk~0_combout  = \ora_0|mclk~reg0_q  $ (\ora_0|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|mclk~reg0_q ),
	.datad(\ora_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ora_0|mclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|mclk~0 .lut_mask = 16'h0FF0;
defparam \ora_0|mclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y1_N17
dffeas \ora_0|mclk~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|mclk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|mclk~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|mclk~reg0 .is_wysiwyg = "true";
defparam \ora_0|mclk~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~12 (
// Equation(s):
// \i2c_master_0|Selector23~12_combout  = ((\i2c_master_0|state.mstr_ack~q ) # ((!\master_m|i2c_ena~q  & \i2c_master_0|state.slv_ack2~q ))) # (!\i2c_master_0|state.ready~q )

	.dataa(\master_m|i2c_ena~q ),
	.datab(\i2c_master_0|state.ready~q ),
	.datac(\i2c_master_0|state.slv_ack2~q ),
	.datad(\i2c_master_0|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~12 .lut_mask = 16'hFF73;
defparam \i2c_master_0|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~13 (
// Equation(s):
// \i2c_master_0|Selector23~13_combout  = (\i2c_master_0|Selector23~12_combout ) # ((\i2c_master_0|state.stop~q ) # ((!\i2c_master_0|Equal1~0_combout  & \i2c_master_0|state.rd~q )))

	.dataa(\i2c_master_0|Equal1~0_combout ),
	.datab(\i2c_master_0|Selector23~12_combout ),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|state.stop~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~13 .lut_mask = 16'hFFDC;
defparam \i2c_master_0|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
fiftyfivenm_lcell_comb \master_m|Selector19~0 (
// Equation(s):
// \master_m|Selector19~0_combout  = (!\master_m|Add1~2_combout  & (\master_m|Equal1~0_combout  & (\master_m|Equal1~9_combout  & \master_m|Equal1~10_combout )))

	.dataa(\master_m|Add1~2_combout ),
	.datab(\master_m|Equal1~0_combout ),
	.datac(\master_m|Equal1~9_combout ),
	.datad(\master_m|Equal1~10_combout ),
	.cin(gnd),
	.combout(\master_m|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector19~0 .lut_mask = 16'h4000;
defparam \master_m|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
fiftyfivenm_lcell_comb \master_m|Selector19~1 (
// Equation(s):
// \master_m|Selector19~1_combout  = (\master_m|Equal1~6_combout  & ((\master_m|Selector19~0_combout  & (\master_m|Add1~0_combout )) # (!\master_m|Selector19~0_combout  & ((\master_m|i2c_wr [4]))))) # (!\master_m|Equal1~6_combout  & (((\master_m|i2c_wr 
// [4]))))

	.dataa(\master_m|Add1~0_combout ),
	.datab(\master_m|Equal1~6_combout ),
	.datac(\master_m|i2c_wr [4]),
	.datad(\master_m|Selector19~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector19~1 .lut_mask = 16'hB8F0;
defparam \master_m|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \master_m|i2c_wr[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_wr[4] .is_wysiwyg = "true";
defparam \master_m|i2c_wr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
fiftyfivenm_lcell_comb \i2c_master_0|data_tx[1]~2 (
// Equation(s):
// \i2c_master_0|data_tx[1]~2_combout  = (\reset_n~input_o  & ((\i2c_master_0|state.slv_ack2~q ) # ((\i2c_master_0|state.mstr_ack~q ) # (!\i2c_master_0|state.ready~q ))))

	.dataa(\i2c_master_0|state.slv_ack2~q ),
	.datab(\i2c_master_0|state.ready~q ),
	.datac(\reset_n~input_o ),
	.datad(\i2c_master_0|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\i2c_master_0|data_tx[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_tx[1]~2 .lut_mask = 16'hF0B0;
defparam \i2c_master_0|data_tx[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
fiftyfivenm_lcell_comb \i2c_master_0|data_tx[1]~3 (
// Equation(s):
// \i2c_master_0|data_tx[1]~3_combout  = (\master_m|i2c_ena~q  & (!\i2c_master_0|data_clk_prev~q  & (\i2c_master_0|data_clk~q  & \i2c_master_0|data_tx[1]~2_combout )))

	.dataa(\master_m|i2c_ena~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|data_tx[1]~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|data_tx[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_tx[1]~3 .lut_mask = 16'h2000;
defparam \i2c_master_0|data_tx[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \i2c_master_0|data_tx[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\master_m|i2c_wr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_0|data_tx[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_tx[4] .is_wysiwyg = "true";
defparam \i2c_master_0|data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~2 (
// Equation(s):
// \i2c_master_0|Selector23~2_combout  = (\i2c_master_0|state.slv_ack1~q  & ((\i2c_master_0|data_tx [4]) # ((\master_m|i2c_wr [4] & \i2c_master_0|Selector20~0_combout )))) # (!\i2c_master_0|state.slv_ack1~q  & (\master_m|i2c_wr [4] & 
// ((\i2c_master_0|Selector20~0_combout ))))

	.dataa(\i2c_master_0|state.slv_ack1~q ),
	.datab(\master_m|i2c_wr [4]),
	.datac(\i2c_master_0|data_tx [4]),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~2 .lut_mask = 16'hECA0;
defparam \i2c_master_0|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~0 (
// Equation(s):
// \i2c_master_0|Selector23~0_combout  = (\i2c_master_0|state.command~q ) # ((!\i2c_master_0|bit_cnt [0] & ((\i2c_master_0|state.slv_ack1~q ) # (\i2c_master_0|Selector20~0_combout ))))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|state.command~q ),
	.datac(\i2c_master_0|state.slv_ack1~q ),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~0 .lut_mask = 16'hDDDC;
defparam \i2c_master_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~1 (
// Equation(s):
// \i2c_master_0|Selector23~1_combout  = (\i2c_master_0|bit_cnt [1] & (!\i2c_master_0|bit_cnt [0] & (\i2c_master_0|state.start~q ))) # (!\i2c_master_0|bit_cnt [1] & ((\i2c_master_0|Selector23~0_combout ) # ((\i2c_master_0|bit_cnt [0] & 
// \i2c_master_0|state.start~q ))))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|state.start~q ),
	.datac(\i2c_master_0|Selector23~0_combout ),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~1 .lut_mask = 16'h44F8;
defparam \i2c_master_0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N20
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~3 (
// Equation(s):
// \i2c_master_0|Selector23~3_combout  = (!\i2c_master_0|bit_cnt [2] & ((\i2c_master_0|Selector23~1_combout ) # ((\i2c_master_0|Selector23~2_combout  & \i2c_master_0|bit_cnt [1]))))

	.dataa(\i2c_master_0|Selector23~2_combout ),
	.datab(\i2c_master_0|bit_cnt [2]),
	.datac(\i2c_master_0|Selector23~1_combout ),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~3 .lut_mask = 16'h3230;
defparam \i2c_master_0|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
fiftyfivenm_lcell_comb \master_m|Selector20~0 (
// Equation(s):
// \master_m|Selector20~0_combout  = (\master_m|Equal1~6_combout  & ((\master_m|Selector19~0_combout  & (!\master_m|Add1~0_combout )) # (!\master_m|Selector19~0_combout  & ((\master_m|i2c_wr [1]))))) # (!\master_m|Equal1~6_combout  & (((\master_m|i2c_wr 
// [1]))))

	.dataa(\master_m|Add1~0_combout ),
	.datab(\master_m|Equal1~6_combout ),
	.datac(\master_m|i2c_wr [1]),
	.datad(\master_m|Selector19~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector20~0 .lut_mask = 16'h74F0;
defparam \master_m|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \master_m|i2c_wr[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_wr[1] .is_wysiwyg = "true";
defparam \master_m|i2c_wr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \i2c_master_0|data_tx[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\master_m|i2c_wr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_0|data_tx[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_tx[1] .is_wysiwyg = "true";
defparam \i2c_master_0|data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~5 (
// Equation(s):
// \i2c_master_0|Selector23~5_combout  = (\i2c_master_0|bit_cnt [1] & ((\i2c_master_0|data_tx [4]) # ((\i2c_master_0|bit_cnt [0])))) # (!\i2c_master_0|bit_cnt [1] & ((\i2c_master_0|bit_cnt [0] & (\i2c_master_0|data_tx [4])) # (!\i2c_master_0|bit_cnt [0] & 
// ((\i2c_master_0|data_tx [1])))))

	.dataa(\i2c_master_0|data_tx [4]),
	.datab(\i2c_master_0|data_tx [1]),
	.datac(\i2c_master_0|bit_cnt [1]),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~5 .lut_mask = 16'hFAAC;
defparam \i2c_master_0|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~4 (
// Equation(s):
// \i2c_master_0|Selector23~4_combout  = (\i2c_master_0|bit_cnt [2] & (\i2c_master_0|data_tx [1] & (!\i2c_master_0|bit_cnt [1] & \i2c_master_0|bit_cnt [0])))

	.dataa(\i2c_master_0|bit_cnt [2]),
	.datab(\i2c_master_0|data_tx [1]),
	.datac(\i2c_master_0|bit_cnt [1]),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~4 .lut_mask = 16'h0800;
defparam \i2c_master_0|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~6 (
// Equation(s):
// \i2c_master_0|Selector23~6_combout  = (\i2c_master_0|state.wr~q  & ((\i2c_master_0|Selector23~4_combout ) # ((\i2c_master_0|Selector23~5_combout  & !\i2c_master_0|Add1~0_combout ))))

	.dataa(\i2c_master_0|state.wr~q ),
	.datab(\i2c_master_0|Selector23~5_combout ),
	.datac(\i2c_master_0|Selector23~4_combout ),
	.datad(\i2c_master_0|Add1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~6 .lut_mask = 16'hA0A8;
defparam \i2c_master_0|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~10 (
// Equation(s):
// \i2c_master_0|Selector23~10_combout  = (\i2c_master_0|state.command~q ) # ((\i2c_master_0|state.wr~q ) # ((\i2c_master_0|state.rd~q  & !\master_m|i2c_ena~q )))

	.dataa(\i2c_master_0|state.rd~q ),
	.datab(\i2c_master_0|state.command~q ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~10 .lut_mask = 16'hFCFE;
defparam \i2c_master_0|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~7 (
// Equation(s):
// \i2c_master_0|Selector23~7_combout  = (\i2c_master_0|bit_cnt [1] & (!\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [2])) # (!\i2c_master_0|bit_cnt [1] & ((!\i2c_master_0|bit_cnt [2])))

	.dataa(\i2c_master_0|bit_cnt [1]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(\i2c_master_0|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~7 .lut_mask = 16'h0A55;
defparam \i2c_master_0|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~8 (
// Equation(s):
// \i2c_master_0|Selector23~8_combout  = (\i2c_master_0|state.slv_ack1~q  & ((\i2c_master_0|data_tx [1]) # ((\master_m|i2c_wr [1] & \i2c_master_0|Selector20~0_combout )))) # (!\i2c_master_0|state.slv_ack1~q  & (((\master_m|i2c_wr [1] & 
// \i2c_master_0|Selector20~0_combout ))))

	.dataa(\i2c_master_0|state.slv_ack1~q ),
	.datab(\i2c_master_0|data_tx [1]),
	.datac(\master_m|i2c_wr [1]),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~8 .lut_mask = 16'hF888;
defparam \i2c_master_0|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~9 (
// Equation(s):
// \i2c_master_0|Selector23~9_combout  = (\i2c_master_0|state.mstr_ack~q  & ((\master_m|i2c_ena~q ) # ((\i2c_master_0|Selector23~7_combout  & \i2c_master_0|Selector23~8_combout )))) # (!\i2c_master_0|state.mstr_ack~q  & (\i2c_master_0|Selector23~7_combout  & 
// (\i2c_master_0|Selector23~8_combout )))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(\i2c_master_0|Selector23~7_combout ),
	.datac(\i2c_master_0|Selector23~8_combout ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~9 .lut_mask = 16'hEAC0;
defparam \i2c_master_0|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~11 (
// Equation(s):
// \i2c_master_0|Selector23~11_combout  = (\i2c_master_0|Selector23~6_combout ) # ((\i2c_master_0|Selector23~9_combout ) # ((\i2c_master_0|Equal1~0_combout  & \i2c_master_0|Selector23~10_combout )))

	.dataa(\i2c_master_0|Equal1~0_combout ),
	.datab(\i2c_master_0|Selector23~6_combout ),
	.datac(\i2c_master_0|Selector23~10_combout ),
	.datad(\i2c_master_0|Selector23~9_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~11 .lut_mask = 16'hFFEC;
defparam \i2c_master_0|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~14 (
// Equation(s):
// \i2c_master_0|Selector23~14_combout  = (!\i2c_master_0|Selector23~3_combout  & (!\i2c_master_0|Selector23~11_combout  & ((\i2c_master_0|sda_int~q ) # (!\i2c_master_0|Selector23~13_combout ))))

	.dataa(\i2c_master_0|Selector23~13_combout ),
	.datab(\i2c_master_0|Selector23~3_combout ),
	.datac(\i2c_master_0|sda_int~q ),
	.datad(\i2c_master_0|Selector23~11_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~14 .lut_mask = 16'h0031;
defparam \i2c_master_0|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N25
dffeas \i2c_master_0|sda_int (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector23~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|sda_int .is_wysiwyg = "true";
defparam \i2c_master_0|sda_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
fiftyfivenm_lcell_comb \i2c_master_0|Selector29~0 (
// Equation(s):
// \i2c_master_0|Selector29~0_combout  = (\i2c_master_0|state.start~q  & (\i2c_master_0|data_clk_prev~q )) # (!\i2c_master_0|state.start~q  & ((\i2c_master_0|state.stop~q  & (!\i2c_master_0|data_clk_prev~q )) # (!\i2c_master_0|state.stop~q  & 
// ((!\i2c_master_0|sda_int~q )))))

	.dataa(\i2c_master_0|state.start~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|sda_int~q ),
	.datad(\i2c_master_0|state.stop~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector29~0 .lut_mask = 16'h998D;
defparam \i2c_master_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
fiftyfivenm_lcell_comb \i2c_master_0|scl_clk~0 (
// Equation(s):
// \i2c_master_0|scl_clk~0_combout  = (\i2c_master_0|process_0~4_combout  & \i2c_master_0|LessThan1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|process_0~4_combout ),
	.datad(\i2c_master_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_clk~0 .lut_mask = 16'hF000;
defparam \i2c_master_0|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y23_N25
dffeas \i2c_master_0|scl_clk (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|scl_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|scl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|scl_clk .is_wysiwyg = "true";
defparam \i2c_master_0|scl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
fiftyfivenm_lcell_comb \i2c_master_0|scl_ena~0 (
// Equation(s):
// \i2c_master_0|scl_ena~0_combout  = (\i2c_master_0|scl_ena~q  & (((\i2c_master_0|data_clk~q ) # (!\i2c_master_0|state.stop~q )) # (!\i2c_master_0|data_clk_prev~q )))

	.dataa(\i2c_master_0|scl_ena~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|state.stop~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_ena~0 .lut_mask = 16'hA2AA;
defparam \i2c_master_0|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
fiftyfivenm_lcell_comb \i2c_master_0|scl_ena~1 (
// Equation(s):
// \i2c_master_0|scl_ena~1_combout  = (\i2c_master_0|scl_ena~0_combout ) # ((\i2c_master_0|state.start~q  & (!\i2c_master_0|data_clk~q  & \i2c_master_0|data_clk_prev~q )))

	.dataa(\i2c_master_0|state.start~q ),
	.datab(\i2c_master_0|scl_ena~0_combout ),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|data_clk_prev~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_ena~1 .lut_mask = 16'hCECC;
defparam \i2c_master_0|scl_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N13
dffeas \i2c_master_0|scl_ena (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|scl_ena~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|scl_ena .is_wysiwyg = "true";
defparam \i2c_master_0|scl_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
fiftyfivenm_lcell_comb \i2c_master_0|scl~1 (
// Equation(s):
// \i2c_master_0|scl~1_combout  = (\i2c_master_0|scl_clk~q ) # (!\i2c_master_0|scl_ena~q )

	.dataa(\i2c_master_0|scl_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_0|scl_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl~1 .lut_mask = 16'hAAFF;
defparam \i2c_master_0|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
fiftyfivenm_lcell_comb \hrddr_0|ck_n~0 (
// Equation(s):
// \hrddr_0|ck_n~0_combout  = ((\hrddr_0|ck_n~q  & !\hrddr_0|LessThan1~0_combout )) # (!\hrddr_0|ck_p~0_combout )

	.dataa(\hrddr_0|ck_p~0_combout ),
	.datab(gnd),
	.datac(\hrddr_0|ck_n~q ),
	.datad(\hrddr_0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|ck_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|ck_n~0 .lut_mask = 16'h55F5;
defparam \hrddr_0|ck_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \hrddr_0|ck_n (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|ck_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|ck_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|ck_n .is_wysiwyg = "true";
defparam \hrddr_0|ck_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~8 (
// Equation(s):
// \hrddr_0|dq[6]~8_combout  = (\reset_n~input_o  & (((\hrddr_0|hrddr_process:tick_counter[0]~q ) # (!\hrddr_0|hrddr_process:tick_counter[1]~q )) # (!\hrddr_0|hrddr_process:tick_counter[2]~q )))

	.dataa(\reset_n~input_o ),
	.datab(\hrddr_0|hrddr_process:tick_counter[2]~q ),
	.datac(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~8 .lut_mask = 16'hAA2A;
defparam \hrddr_0|dq[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~9 (
// Equation(s):
// \hrddr_0|dq[6]~9_combout  = (\hrddr_0|state.start~q ) # ((\hrddr_0|dq[6]~8_combout  & \hrddr_0|dq[6]~6_combout ))

	.dataa(\hrddr_0|dq[6]~8_combout ),
	.datab(\hrddr_0|state.start~q ),
	.datac(gnd),
	.datad(\hrddr_0|dq[6]~6_combout ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~9 .lut_mask = 16'hEECC;
defparam \hrddr_0|dq[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
fiftyfivenm_lcell_comb \hrddr_0|Selector19~0 (
// Equation(s):
// \hrddr_0|Selector19~0_combout  = (!\hrddr_0|dq[6]~9_combout  & ((\hrddr_0|dq[6]~10_combout ) # ((\hrddr_0|dq[0]~reg0_q ) # (\hrddr_0|dq[6]~7_combout ))))

	.dataa(\hrddr_0|dq[6]~10_combout ),
	.datab(\hrddr_0|dq[6]~9_combout ),
	.datac(\hrddr_0|dq[0]~reg0_q ),
	.datad(\hrddr_0|dq[6]~7_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector19~0 .lut_mask = 16'h3332;
defparam \hrddr_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \hrddr_0|dq[0]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[0]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \ora_0|hrddr_test:r_strobe_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:r_strobe_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:r_strobe_prev .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:r_strobe_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
fiftyfivenm_lcell_comb \hrddr_0|Selector31~1 (
// Equation(s):
// \hrddr_0|Selector31~1_combout  = (\hrddr_0|state.command~q  & (\hrddr_0|state.wr~q  $ (((!\hrddr_0|ca.r_wn~q  & \hrddr_0|Equal0~0_combout )))))

	.dataa(\hrddr_0|state.command~q ),
	.datab(\hrddr_0|state.wr~q ),
	.datac(\hrddr_0|ca.r_wn~q ),
	.datad(\hrddr_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector31~1 .lut_mask = 16'h8288;
defparam \hrddr_0|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
fiftyfivenm_lcell_comb \hrddr_0|Selector31~2 (
// Equation(s):
// \hrddr_0|Selector31~2_combout  = (\hrddr_0|hrddr_process~0_combout  & ((\hrddr_0|state.wr~q  & (!\hrddr_0|Equal1~3_combout  & !\hrddr_0|Selector31~1_combout )) # (!\hrddr_0|state.wr~q  & ((\hrddr_0|Selector31~1_combout )))))

	.dataa(\hrddr_0|Equal1~3_combout ),
	.datab(\hrddr_0|state.wr~q ),
	.datac(\hrddr_0|hrddr_process~0_combout ),
	.datad(\hrddr_0|Selector31~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector31~2 .lut_mask = 16'h3040;
defparam \hrddr_0|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
fiftyfivenm_lcell_comb \hrddr_0|Selector31~0 (
// Equation(s):
// \hrddr_0|Selector31~0_combout  = (\hrddr_0|dq[6]~7_combout ) # ((\hrddr_0|state.wr~q  & (\hrddr_0|hrddr_process~0_combout  & !\hrddr_0|Equal1~3_combout )))

	.dataa(\hrddr_0|state.wr~q ),
	.datab(\hrddr_0|hrddr_process~0_combout ),
	.datac(\hrddr_0|dq[6]~7_combout ),
	.datad(\hrddr_0|Equal1~3_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector31~0 .lut_mask = 16'hF0F8;
defparam \hrddr_0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
fiftyfivenm_lcell_comb \hrddr_0|Selector31~3 (
// Equation(s):
// \hrddr_0|Selector31~3_combout  = (\ora_0|hrddr_test:r_strobe_prev~q  & (!\hrddr_0|Selector31~2_combout  & (\ram_strobe~q ))) # (!\ora_0|hrddr_test:r_strobe_prev~q  & ((\hrddr_0|Selector31~0_combout ) # ((!\hrddr_0|Selector31~2_combout  & \ram_strobe~q 
// ))))

	.dataa(\ora_0|hrddr_test:r_strobe_prev~q ),
	.datab(\hrddr_0|Selector31~2_combout ),
	.datac(\ram_strobe~q ),
	.datad(\hrddr_0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector31~3 .lut_mask = 16'h7530;
defparam \hrddr_0|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas ram_strobe(
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector31~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_strobe.is_wysiwyg = "true";
defparam ram_strobe.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
fiftyfivenm_lcell_comb \ora_0|Add3~0 (
// Equation(s):
// \ora_0|Add3~0_combout  = \ora_0|hrddr_test:write_index[0]~q  $ (VCC)
// \ora_0|Add3~1  = CARRY(\ora_0|hrddr_test:write_index[0]~q )

	.dataa(\ora_0|hrddr_test:write_index[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ora_0|Add3~0_combout ),
	.cout(\ora_0|Add3~1 ));
// synopsys translate_off
defparam \ora_0|Add3~0 .lut_mask = 16'h55AA;
defparam \ora_0|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
fiftyfivenm_lcell_comb \ora_0|Add3~2 (
// Equation(s):
// \ora_0|Add3~2_combout  = (\ora_0|hrddr_test:write_index[1]~q  & (!\ora_0|Add3~1 )) # (!\ora_0|hrddr_test:write_index[1]~q  & ((\ora_0|Add3~1 ) # (GND)))
// \ora_0|Add3~3  = CARRY((!\ora_0|Add3~1 ) # (!\ora_0|hrddr_test:write_index[1]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~1 ),
	.combout(\ora_0|Add3~2_combout ),
	.cout(\ora_0|Add3~3 ));
// synopsys translate_off
defparam \ora_0|Add3~2 .lut_mask = 16'h3C3F;
defparam \ora_0|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \ora_0|hrddr_test:write_index[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[1] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
fiftyfivenm_lcell_comb \ora_0|Add3~4 (
// Equation(s):
// \ora_0|Add3~4_combout  = (\ora_0|hrddr_test:write_index[2]~q  & (\ora_0|Add3~3  $ (GND))) # (!\ora_0|hrddr_test:write_index[2]~q  & (!\ora_0|Add3~3  & VCC))
// \ora_0|Add3~5  = CARRY((\ora_0|hrddr_test:write_index[2]~q  & !\ora_0|Add3~3 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~3 ),
	.combout(\ora_0|Add3~4_combout ),
	.cout(\ora_0|Add3~5 ));
// synopsys translate_off
defparam \ora_0|Add3~4 .lut_mask = 16'hC30C;
defparam \ora_0|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \ora_0|hrddr_test:write_index[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[2] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
fiftyfivenm_lcell_comb \ora_0|Add3~6 (
// Equation(s):
// \ora_0|Add3~6_combout  = (\ora_0|hrddr_test:write_index[3]~q  & (!\ora_0|Add3~5 )) # (!\ora_0|hrddr_test:write_index[3]~q  & ((\ora_0|Add3~5 ) # (GND)))
// \ora_0|Add3~7  = CARRY((!\ora_0|Add3~5 ) # (!\ora_0|hrddr_test:write_index[3]~q ))

	.dataa(\ora_0|hrddr_test:write_index[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~5 ),
	.combout(\ora_0|Add3~6_combout ),
	.cout(\ora_0|Add3~7 ));
// synopsys translate_off
defparam \ora_0|Add3~6 .lut_mask = 16'h5A5F;
defparam \ora_0|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \ora_0|hrddr_test:write_index[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[3] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
fiftyfivenm_lcell_comb \ora_0|Add3~8 (
// Equation(s):
// \ora_0|Add3~8_combout  = (\ora_0|hrddr_test:write_index[4]~q  & (\ora_0|Add3~7  $ (GND))) # (!\ora_0|hrddr_test:write_index[4]~q  & (!\ora_0|Add3~7  & VCC))
// \ora_0|Add3~9  = CARRY((\ora_0|hrddr_test:write_index[4]~q  & !\ora_0|Add3~7 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~7 ),
	.combout(\ora_0|Add3~8_combout ),
	.cout(\ora_0|Add3~9 ));
// synopsys translate_off
defparam \ora_0|Add3~8 .lut_mask = 16'hC30C;
defparam \ora_0|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \ora_0|hrddr_test:write_index[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[4] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
fiftyfivenm_lcell_comb \ora_0|Add3~10 (
// Equation(s):
// \ora_0|Add3~10_combout  = (\ora_0|hrddr_test:write_index[5]~q  & (!\ora_0|Add3~9 )) # (!\ora_0|hrddr_test:write_index[5]~q  & ((\ora_0|Add3~9 ) # (GND)))
// \ora_0|Add3~11  = CARRY((!\ora_0|Add3~9 ) # (!\ora_0|hrddr_test:write_index[5]~q ))

	.dataa(\ora_0|hrddr_test:write_index[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~9 ),
	.combout(\ora_0|Add3~10_combout ),
	.cout(\ora_0|Add3~11 ));
// synopsys translate_off
defparam \ora_0|Add3~10 .lut_mask = 16'h5A5F;
defparam \ora_0|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \ora_0|hrddr_test:write_index[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[5] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
fiftyfivenm_lcell_comb \ora_0|Add3~12 (
// Equation(s):
// \ora_0|Add3~12_combout  = (\ora_0|hrddr_test:write_index[6]~q  & (\ora_0|Add3~11  $ (GND))) # (!\ora_0|hrddr_test:write_index[6]~q  & (!\ora_0|Add3~11  & VCC))
// \ora_0|Add3~13  = CARRY((\ora_0|hrddr_test:write_index[6]~q  & !\ora_0|Add3~11 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add3~11 ),
	.combout(\ora_0|Add3~12_combout ),
	.cout(\ora_0|Add3~13 ));
// synopsys translate_off
defparam \ora_0|Add3~12 .lut_mask = 16'hC30C;
defparam \ora_0|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \ora_0|hrddr_test:write_index[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[6] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
fiftyfivenm_lcell_comb \ora_0|Add3~14 (
// Equation(s):
// \ora_0|Add3~14_combout  = \ora_0|hrddr_test:write_index[7]~q  $ (\ora_0|Add3~13 )

	.dataa(\ora_0|hrddr_test:write_index[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ora_0|Add3~13 ),
	.combout(\ora_0|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Add3~14 .lut_mask = 16'h5A5A;
defparam \ora_0|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \ora_0|hrddr_test:write_index[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[7] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
fiftyfivenm_lcell_comb \ora_0|LessThan1~1 (
// Equation(s):
// \ora_0|LessThan1~1_cout  = CARRY(!\ora_0|hrddr_test:write_index[1]~q )

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ora_0|LessThan1~1_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~1 .lut_mask = 16'h0033;
defparam \ora_0|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
fiftyfivenm_lcell_comb \ora_0|LessThan1~3 (
// Equation(s):
// \ora_0|LessThan1~3_cout  = CARRY((\ora_0|hrddr_test:write_index[2]~q ) # (!\ora_0|LessThan1~1_cout ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|LessThan1~1_cout ),
	.combout(),
	.cout(\ora_0|LessThan1~3_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~3 .lut_mask = 16'h00CF;
defparam \ora_0|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
fiftyfivenm_lcell_comb \ora_0|LessThan1~5 (
// Equation(s):
// \ora_0|LessThan1~5_cout  = CARRY((!\ora_0|hrddr_test:write_index[3]~q  & !\ora_0|LessThan1~3_cout ))

	.dataa(\ora_0|hrddr_test:write_index[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|LessThan1~3_cout ),
	.combout(),
	.cout(\ora_0|LessThan1~5_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~5 .lut_mask = 16'h0005;
defparam \ora_0|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
fiftyfivenm_lcell_comb \ora_0|LessThan1~7 (
// Equation(s):
// \ora_0|LessThan1~7_cout  = CARRY((\ora_0|hrddr_test:write_index[4]~q ) # (!\ora_0|LessThan1~5_cout ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|LessThan1~5_cout ),
	.combout(),
	.cout(\ora_0|LessThan1~7_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~7 .lut_mask = 16'h00CF;
defparam \ora_0|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
fiftyfivenm_lcell_comb \ora_0|LessThan1~9 (
// Equation(s):
// \ora_0|LessThan1~9_cout  = CARRY((!\ora_0|hrddr_test:write_index[5]~q  & !\ora_0|LessThan1~7_cout ))

	.dataa(\ora_0|hrddr_test:write_index[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|LessThan1~7_cout ),
	.combout(),
	.cout(\ora_0|LessThan1~9_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~9 .lut_mask = 16'h0005;
defparam \ora_0|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
fiftyfivenm_lcell_comb \ora_0|LessThan1~11 (
// Equation(s):
// \ora_0|LessThan1~11_cout  = CARRY((\ora_0|hrddr_test:write_index[6]~q ) # (!\ora_0|LessThan1~9_cout ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|LessThan1~9_cout ),
	.combout(),
	.cout(\ora_0|LessThan1~11_cout ));
// synopsys translate_off
defparam \ora_0|LessThan1~11 .lut_mask = 16'h00CF;
defparam \ora_0|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
fiftyfivenm_lcell_comb \ora_0|LessThan1~12 (
// Equation(s):
// \ora_0|LessThan1~12_combout  = (!\ora_0|hrddr_test:write_index[7]~q  & !\ora_0|LessThan1~11_cout )

	.dataa(\ora_0|hrddr_test:write_index[7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\ora_0|LessThan1~11_cout ),
	.combout(\ora_0|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|LessThan1~12 .lut_mask = 16'h0505;
defparam \ora_0|LessThan1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
fiftyfivenm_lcell_comb \ora_0|hrddr_test~0 (
// Equation(s):
// \ora_0|hrddr_test~0_combout  = (\ora_0|LessThan1~12_combout  & (\ram_strobe~q  $ (\ora_0|hrddr_test:r_strobe_prev~q )))

	.dataa(\ram_strobe~q ),
	.datab(\ora_0|LessThan1~12_combout ),
	.datac(\ora_0|hrddr_test:r_strobe_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test~0 .lut_mask = 16'h4848;
defparam \ora_0|hrddr_test~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \ora_0|hrddr_test:write_index[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ora_0|Add3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ora_0|hrddr_test~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[0] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
fiftyfivenm_lcell_comb \ora_0|r_wr_data[1]~0 (
// Equation(s):
// \ora_0|r_wr_data[1]~0_combout  = (\ora_0|Equal0~0_combout  & (((\ora_0|r_wr_data [1])))) # (!\ora_0|Equal0~0_combout  & ((\ora_0|Equal1~9_combout  & (!\ora_0|hrddr_test:write_index[0]~q )) # (!\ora_0|Equal1~9_combout  & ((\ora_0|r_wr_data [1])))))

	.dataa(\ora_0|hrddr_test:write_index[0]~q ),
	.datab(\ora_0|r_wr_data [1]),
	.datac(\ora_0|Equal0~0_combout ),
	.datad(\ora_0|Equal1~9_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data[1]~0 .lut_mask = 16'hC5CC;
defparam \ora_0|r_wr_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
fiftyfivenm_lcell_comb \ora_0|r_wr_data[1]~1 (
// Equation(s):
// \ora_0|r_wr_data[1]~1_combout  = (\ora_0|hrddr_test~0_combout  & (!\ora_0|Add3~0_combout )) # (!\ora_0|hrddr_test~0_combout  & ((\ora_0|r_wr_data[1]~0_combout )))

	.dataa(gnd),
	.datab(\ora_0|Add3~0_combout ),
	.datac(\ora_0|hrddr_test~0_combout ),
	.datad(\ora_0|r_wr_data[1]~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data[1]~1 .lut_mask = 16'h3F30;
defparam \ora_0|r_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \ora_0|r_wr_data[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[1] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
fiftyfivenm_lcell_comb \hrddr_0|Selector18~0 (
// Equation(s):
// \hrddr_0|Selector18~0_combout  = (!\hrddr_0|dq[6]~9_combout  & ((\hrddr_0|Selector31~0_combout  & (\ora_0|r_wr_data [1])) # (!\hrddr_0|Selector31~0_combout  & ((\hrddr_0|dq[1]~reg0_q )))))

	.dataa(\hrddr_0|dq[6]~9_combout ),
	.datab(\ora_0|r_wr_data [1]),
	.datac(\hrddr_0|dq[1]~reg0_q ),
	.datad(\hrddr_0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector18~0 .lut_mask = 16'h4450;
defparam \hrddr_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \hrddr_0|dq[1]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[1]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
fiftyfivenm_lcell_comb \hrddr_0|Selector17~0 (
// Equation(s):
// \hrddr_0|Selector17~0_combout  = (!\hrddr_0|dq[6]~9_combout  & ((\hrddr_0|Selector31~0_combout  & (!\ora_0|r_wr_data [1])) # (!\hrddr_0|Selector31~0_combout  & ((\hrddr_0|dq[2]~reg0_q )))))

	.dataa(\hrddr_0|dq[6]~9_combout ),
	.datab(\ora_0|r_wr_data [1]),
	.datac(\hrddr_0|dq[2]~reg0_q ),
	.datad(\hrddr_0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector17~0 .lut_mask = 16'h1150;
defparam \hrddr_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \hrddr_0|dq[2]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[2]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
fiftyfivenm_lcell_comb \hrddr_0|Selector16~0 (
// Equation(s):
// \hrddr_0|Selector16~0_combout  = (!\hrddr_0|dq[6]~9_combout  & ((\hrddr_0|dq[6]~10_combout ) # ((\hrddr_0|dq[3]~reg0_q ) # (\hrddr_0|dq[6]~7_combout ))))

	.dataa(\hrddr_0|dq[6]~10_combout ),
	.datab(\hrddr_0|dq[6]~9_combout ),
	.datac(\hrddr_0|dq[3]~reg0_q ),
	.datad(\hrddr_0|dq[6]~7_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector16~0 .lut_mask = 16'h3332;
defparam \hrddr_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \hrddr_0|dq[3]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[3]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \hrddr_0|dq[6]~11 (
// Equation(s):
// \hrddr_0|dq[6]~11_combout  = (\hrddr_0|dq[6]~8_combout  & (\hrddr_0|state.command~q  & (\hrddr_0|ck_p~reg0_q  $ (\hrddr_0|ck_prev~q ))))

	.dataa(\hrddr_0|dq[6]~8_combout ),
	.datab(\hrddr_0|state.command~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|ck_prev~q ),
	.cin(gnd),
	.combout(\hrddr_0|dq[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|dq[6]~11 .lut_mask = 16'h0880;
defparam \hrddr_0|dq[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \hrddr_0|Selector14~0 (
// Equation(s):
// \hrddr_0|Selector14~0_combout  = ((!\hrddr_0|hrddr_process:tick_counter[0]~q  & (\hrddr_0|hrddr_process:tick_counter[1]~q  $ (!\hrddr_0|hrddr_process:tick_counter[2]~q )))) # (!\reset_n~input_o )

	.dataa(\hrddr_0|hrddr_process:tick_counter[1]~q ),
	.datab(\hrddr_0|hrddr_process:tick_counter[2]~q ),
	.datac(\reset_n~input_o ),
	.datad(\hrddr_0|hrddr_process:tick_counter[0]~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector14~0 .lut_mask = 16'h0F9F;
defparam \hrddr_0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
fiftyfivenm_lcell_comb \hrddr_0|Selector14~1 (
// Equation(s):
// \hrddr_0|Selector14~1_combout  = (\hrddr_0|dq[6]~10_combout  & (((\ora_0|r_wr_data [1])))) # (!\hrddr_0|dq[6]~10_combout  & ((\hrddr_0|dq[6]~7_combout  & ((\ora_0|r_wr_data [1]))) # (!\hrddr_0|dq[6]~7_combout  & (\hrddr_0|dq[5]~reg0_q ))))

	.dataa(\hrddr_0|dq[6]~10_combout ),
	.datab(\hrddr_0|dq[5]~reg0_q ),
	.datac(\hrddr_0|dq[6]~7_combout ),
	.datad(\ora_0|r_wr_data [1]),
	.cin(gnd),
	.combout(\hrddr_0|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector14~1 .lut_mask = 16'hFE04;
defparam \hrddr_0|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
fiftyfivenm_lcell_comb \hrddr_0|Selector14~2 (
// Equation(s):
// \hrddr_0|Selector14~2_combout  = (\hrddr_0|dq[6]~9_combout  & (((\hrddr_0|Selector14~0_combout )) # (!\hrddr_0|dq[6]~11_combout ))) # (!\hrddr_0|dq[6]~9_combout  & (((\hrddr_0|Selector14~1_combout ))))

	.dataa(\hrddr_0|dq[6]~11_combout ),
	.datab(\hrddr_0|Selector14~0_combout ),
	.datac(\hrddr_0|dq[6]~9_combout ),
	.datad(\hrddr_0|Selector14~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector14~2 .lut_mask = 16'hDFD0;
defparam \hrddr_0|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \hrddr_0|dq[5]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[5]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
fiftyfivenm_lcell_comb \hrddr_0|Selector13~0 (
// Equation(s):
// \hrddr_0|Selector13~0_combout  = (!\hrddr_0|dq[6]~9_combout  & ((\hrddr_0|Selector31~0_combout  & (!\ora_0|r_wr_data [1])) # (!\hrddr_0|Selector31~0_combout  & ((\hrddr_0|dq[6]~reg0_q )))))

	.dataa(\hrddr_0|dq[6]~9_combout ),
	.datab(\ora_0|r_wr_data [1]),
	.datac(\hrddr_0|dq[6]~reg0_q ),
	.datad(\hrddr_0|Selector31~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector13~0 .lut_mask = 16'h1150;
defparam \hrddr_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \hrddr_0|dq[6]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[6]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
fiftyfivenm_lcell_comb \hrddr_0|Selector12~2 (
// Equation(s):
// \hrddr_0|Selector12~2_combout  = (\hrddr_0|state.wr~q ) # ((\hrddr_0|state.command~q  & (\hrddr_0|ck_prev~q  $ (!\hrddr_0|ck_p~reg0_q ))))

	.dataa(\hrddr_0|state.wr~q ),
	.datab(\hrddr_0|ck_prev~q ),
	.datac(\hrddr_0|ck_p~reg0_q ),
	.datad(\hrddr_0|state.command~q ),
	.cin(gnd),
	.combout(\hrddr_0|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector12~2 .lut_mask = 16'hEBAA;
defparam \hrddr_0|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
fiftyfivenm_lcell_comb \hrddr_0|Selector12~3 (
// Equation(s):
// \hrddr_0|Selector12~3_combout  = (\hrddr_0|Selector12~2_combout ) # ((!\hrddr_0|state.start~q  & ((\hrddr_0|Equal0~0_combout ) # (!\hrddr_0|state.command~q ))))

	.dataa(\hrddr_0|state.start~q ),
	.datab(\hrddr_0|Equal0~0_combout ),
	.datac(\hrddr_0|state.command~q ),
	.datad(\hrddr_0|Selector12~2_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector12~3 .lut_mask = 16'hFF45;
defparam \hrddr_0|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
fiftyfivenm_lcell_comb \hrddr_0|Selector12~0 (
// Equation(s):
// \hrddr_0|Selector12~0_combout  = (\hrddr_0|dq[6]~6_combout  & ((\hrddr_0|ca.r_wn~q  & (\hrddr_0|Selector14~0_combout  & !\hrddr_0|Equal0~0_combout )) # (!\hrddr_0|ca.r_wn~q  & ((\hrddr_0|Equal0~0_combout )))))

	.dataa(\hrddr_0|dq[6]~6_combout ),
	.datab(\hrddr_0|Selector14~0_combout ),
	.datac(\hrddr_0|ca.r_wn~q ),
	.datad(\hrddr_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector12~0 .lut_mask = 16'h0A80;
defparam \hrddr_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
fiftyfivenm_lcell_comb \hrddr_0|Selector12~1 (
// Equation(s):
// \hrddr_0|Selector12~1_combout  = (\hrddr_0|Selector12~0_combout ) # ((\hrddr_0|ca.r_wn~q  & \hrddr_0|state.start~q ))

	.dataa(\hrddr_0|ca.r_wn~q ),
	.datab(\hrddr_0|state.start~q ),
	.datac(gnd),
	.datad(\hrddr_0|Selector12~0_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector12~1 .lut_mask = 16'hFF88;
defparam \hrddr_0|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
fiftyfivenm_lcell_comb \hrddr_0|Selector12~4 (
// Equation(s):
// \hrddr_0|Selector12~4_combout  = (\hrddr_0|dq[6]~10_combout ) # ((\hrddr_0|Selector12~1_combout ) # ((\hrddr_0|Selector12~3_combout  & \hrddr_0|dq[7]~reg0_q )))

	.dataa(\hrddr_0|dq[6]~10_combout ),
	.datab(\hrddr_0|Selector12~3_combout ),
	.datac(\hrddr_0|dq[7]~reg0_q ),
	.datad(\hrddr_0|Selector12~1_combout ),
	.cin(gnd),
	.combout(\hrddr_0|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \hrddr_0|Selector12~4 .lut_mask = 16'hFFEA;
defparam \hrddr_0|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \hrddr_0|dq[7]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hrddr_0|Selector12~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hrddr_0|dq[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hrddr_0|dq[7]~reg0 .is_wysiwyg = "true";
defparam \hrddr_0|dq[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
fiftyfivenm_io_ibuf \ram_rst~input (
	.i(ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rst~input_o ));
// synopsys translate_off
defparam \ram_rst~input .bus_hold = "false";
defparam \ram_rst~input .listen_to_nsleep_signal = "false";
defparam \ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
fiftyfivenm_io_ibuf \ram_rwds~input (
	.i(ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rwds~input_o ));
// synopsys translate_off
defparam \ram_rwds~input .bus_hold = "false";
defparam \ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y17_N21
dffeas \master_m|LED3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_rx_data_out_stb~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|LED3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|LED3 .is_wysiwyg = "true";
defparam \master_m|LED3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
fiftyfivenm_lcell_comb \umd|uart_rx_data_vec~0 (
// Equation(s):
// \umd|uart_rx_data_vec~0_combout  = (\umd|uart_rx_data_vec [1] & \reset_n~input_o )

	.dataa(\umd|uart_rx_data_vec [1]),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_rx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_vec~0 .lut_mask = 16'hA0A0;
defparam \umd|uart_rx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N25
dffeas \umd|uart_rx_data_vec[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_rx_count[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_vec[0] .is_wysiwyg = "true";
defparam \umd|uart_rx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
fiftyfivenm_lcell_comb \master_m|Equal0~0 (
// Equation(s):
// \master_m|Equal0~0_combout  = (!\umd|uart_rx_data_vec [5] & (\umd|uart_rx_data_vec [6] & (!\umd|uart_rx_data_vec [7] & \umd|uart_rx_data_vec [0])))

	.dataa(\umd|uart_rx_data_vec [5]),
	.datab(\umd|uart_rx_data_vec [6]),
	.datac(\umd|uart_rx_data_vec [7]),
	.datad(\umd|uart_rx_data_vec [0]),
	.cin(gnd),
	.combout(\master_m|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~0 .lut_mask = 16'h0400;
defparam \master_m|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
fiftyfivenm_lcell_comb \master_m|Equal0~1 (
// Equation(s):
// \master_m|Equal0~1_combout  = (!\umd|uart_rx_data_vec [3] & (\umd|uart_rx_data_vec [4] & (\umd|uart_rx_data_vec [2] & \umd|uart_rx_data_vec [1])))

	.dataa(\umd|uart_rx_data_vec [3]),
	.datab(\umd|uart_rx_data_vec [4]),
	.datac(\umd|uart_rx_data_vec [2]),
	.datad(\umd|uart_rx_data_vec [1]),
	.cin(gnd),
	.combout(\master_m|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~1 .lut_mask = 16'h4000;
defparam \master_m|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
fiftyfivenm_lcell_comb \master_m|LED4~0 (
// Equation(s):
// \master_m|LED4~0_combout  = (\umd|uart_rx_data_out_stb~q  & (\master_m|Equal0~0_combout  & ((\master_m|Equal0~1_combout )))) # (!\umd|uart_rx_data_out_stb~q  & (((\master_m|LED4~q ))))

	.dataa(\master_m|Equal0~0_combout ),
	.datab(\umd|uart_rx_data_out_stb~q ),
	.datac(\master_m|LED4~q ),
	.datad(\master_m|Equal0~1_combout ),
	.cin(gnd),
	.combout(\master_m|LED4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|LED4~0 .lut_mask = 16'hB830;
defparam \master_m|LED4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N3
dffeas \master_m|LED4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|LED4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|LED4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|LED4 .is_wysiwyg = "true";
defparam \master_m|LED4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \umd|tx_baud_counter[0]~7 (
// Equation(s):
// \umd|tx_baud_counter[0]~7_combout  = \umd|tx_baud_counter [0] $ (VCC)
// \umd|tx_baud_counter[0]~8  = CARRY(\umd|tx_baud_counter [0])

	.dataa(\umd|tx_baud_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\umd|tx_baud_counter[0]~7_combout ),
	.cout(\umd|tx_baud_counter[0]~8 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[0]~7 .lut_mask = 16'h55AA;
defparam \umd|tx_baud_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
fiftyfivenm_lcell_comb \umd|tx_baud_counter[5]~9 (
// Equation(s):
// \umd|tx_baud_counter[5]~9_combout  = (!\umd|Equal4~1_combout ) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|Equal4~1_combout ),
	.cin(gnd),
	.combout(\umd|tx_baud_counter[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_counter[5]~9 .lut_mask = 16'h0FFF;
defparam \umd|tx_baud_counter[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \umd|tx_baud_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
fiftyfivenm_lcell_comb \umd|tx_baud_counter[1]~10 (
// Equation(s):
// \umd|tx_baud_counter[1]~10_combout  = (\umd|tx_baud_counter [1] & (!\umd|tx_baud_counter[0]~8 )) # (!\umd|tx_baud_counter [1] & ((\umd|tx_baud_counter[0]~8 ) # (GND)))
// \umd|tx_baud_counter[1]~11  = CARRY((!\umd|tx_baud_counter[0]~8 ) # (!\umd|tx_baud_counter [1]))

	.dataa(\umd|tx_baud_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[0]~8 ),
	.combout(\umd|tx_baud_counter[1]~10_combout ),
	.cout(\umd|tx_baud_counter[1]~11 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \umd|tx_baud_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \umd|tx_baud_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
fiftyfivenm_lcell_comb \umd|tx_baud_counter[2]~12 (
// Equation(s):
// \umd|tx_baud_counter[2]~12_combout  = (\umd|tx_baud_counter [2] & (\umd|tx_baud_counter[1]~11  $ (GND))) # (!\umd|tx_baud_counter [2] & (!\umd|tx_baud_counter[1]~11  & VCC))
// \umd|tx_baud_counter[2]~13  = CARRY((\umd|tx_baud_counter [2] & !\umd|tx_baud_counter[1]~11 ))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[1]~11 ),
	.combout(\umd|tx_baud_counter[2]~12_combout ),
	.cout(\umd|tx_baud_counter[2]~13 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[2]~12 .lut_mask = 16'hC30C;
defparam \umd|tx_baud_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N15
dffeas \umd|tx_baud_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \umd|tx_baud_counter[3]~14 (
// Equation(s):
// \umd|tx_baud_counter[3]~14_combout  = (\umd|tx_baud_counter [3] & (!\umd|tx_baud_counter[2]~13 )) # (!\umd|tx_baud_counter [3] & ((\umd|tx_baud_counter[2]~13 ) # (GND)))
// \umd|tx_baud_counter[3]~15  = CARRY((!\umd|tx_baud_counter[2]~13 ) # (!\umd|tx_baud_counter [3]))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[2]~13 ),
	.combout(\umd|tx_baud_counter[3]~14_combout ),
	.cout(\umd|tx_baud_counter[3]~15 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \umd|tx_baud_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \umd|tx_baud_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
fiftyfivenm_lcell_comb \umd|tx_baud_counter[4]~16 (
// Equation(s):
// \umd|tx_baud_counter[4]~16_combout  = (\umd|tx_baud_counter [4] & (\umd|tx_baud_counter[3]~15  $ (GND))) # (!\umd|tx_baud_counter [4] & (!\umd|tx_baud_counter[3]~15  & VCC))
// \umd|tx_baud_counter[4]~17  = CARRY((\umd|tx_baud_counter [4] & !\umd|tx_baud_counter[3]~15 ))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[3]~15 ),
	.combout(\umd|tx_baud_counter[4]~16_combout ),
	.cout(\umd|tx_baud_counter[4]~17 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[4]~16 .lut_mask = 16'hC30C;
defparam \umd|tx_baud_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \umd|tx_baud_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \umd|tx_baud_counter[5]~18 (
// Equation(s):
// \umd|tx_baud_counter[5]~18_combout  = (\umd|tx_baud_counter [5] & (!\umd|tx_baud_counter[4]~17 )) # (!\umd|tx_baud_counter [5] & ((\umd|tx_baud_counter[4]~17 ) # (GND)))
// \umd|tx_baud_counter[5]~19  = CARRY((!\umd|tx_baud_counter[4]~17 ) # (!\umd|tx_baud_counter [5]))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[4]~17 ),
	.combout(\umd|tx_baud_counter[5]~18_combout ),
	.cout(\umd|tx_baud_counter[5]~19 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[5]~18 .lut_mask = 16'h3C3F;
defparam \umd|tx_baud_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \umd|tx_baud_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
fiftyfivenm_lcell_comb \umd|tx_baud_counter[6]~20 (
// Equation(s):
// \umd|tx_baud_counter[6]~20_combout  = \umd|tx_baud_counter [6] $ (!\umd|tx_baud_counter[5]~19 )

	.dataa(\umd|tx_baud_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\umd|tx_baud_counter[5]~19 ),
	.combout(\umd|tx_baud_counter[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_counter[6]~20 .lut_mask = 16'hA5A5;
defparam \umd|tx_baud_counter[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \umd|tx_baud_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[5]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
fiftyfivenm_lcell_comb \umd|Equal4~0 (
// Equation(s):
// \umd|Equal4~0_combout  = ((\umd|tx_baud_counter [3]) # ((\umd|tx_baud_counter [0]) # (!\umd|tx_baud_counter [2]))) # (!\umd|tx_baud_counter [1])

	.dataa(\umd|tx_baud_counter [1]),
	.datab(\umd|tx_baud_counter [3]),
	.datac(\umd|tx_baud_counter [2]),
	.datad(\umd|tx_baud_counter [0]),
	.cin(gnd),
	.combout(\umd|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal4~0 .lut_mask = 16'hFFDF;
defparam \umd|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
fiftyfivenm_lcell_comb \umd|Equal4~1 (
// Equation(s):
// \umd|Equal4~1_combout  = (\umd|tx_baud_counter [6]) # (((\umd|Equal4~0_combout ) # (!\umd|tx_baud_counter [4])) # (!\umd|tx_baud_counter [5]))

	.dataa(\umd|tx_baud_counter [6]),
	.datab(\umd|tx_baud_counter [5]),
	.datac(\umd|Equal4~0_combout ),
	.datad(\umd|tx_baud_counter [4]),
	.cin(gnd),
	.combout(\umd|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal4~1 .lut_mask = 16'hFBFF;
defparam \umd|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \umd|tx_baud_tick~0 (
// Equation(s):
// \umd|tx_baud_tick~0_combout  = (\reset_n~input_o  & !\umd|Equal4~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|Equal4~1_combout ),
	.cin(gnd),
	.combout(\umd|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_tick~0 .lut_mask = 16'h00F0;
defparam \umd|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \umd|tx_baud_tick (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_tick .is_wysiwyg = "true";
defparam \umd|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
fiftyfivenm_lcell_comb \master_m|packet_tx_i[0]~7 (
// Equation(s):
// \master_m|packet_tx_i[0]~7_combout  = \master_m|packet_tx_i [0] $ (VCC)
// \master_m|packet_tx_i[0]~8  = CARRY(\master_m|packet_tx_i [0])

	.dataa(\master_m|packet_tx_i [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master_m|packet_tx_i[0]~7_combout ),
	.cout(\master_m|packet_tx_i[0]~8 ));
// synopsys translate_off
defparam \master_m|packet_tx_i[0]~7 .lut_mask = 16'h55AA;
defparam \master_m|packet_tx_i[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N0
fiftyfivenm_lcell_comb \master_m|packet_tx_i[3]~13 (
// Equation(s):
// \master_m|packet_tx_i[3]~13_combout  = (!\master_m|packet_tx_i~6_combout ) # (!\master_m|state.live~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|packet_tx_i[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|packet_tx_i[3]~13 .lut_mask = 16'h0FFF;
defparam \master_m|packet_tx_i[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N7
dffeas \master_m|packet_tx_i[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[0]~7_combout ),
	.asdata(\master_m|state.live~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[0] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N8
fiftyfivenm_lcell_comb \master_m|packet_tx_i[1]~9 (
// Equation(s):
// \master_m|packet_tx_i[1]~9_combout  = (\master_m|packet_tx_i [1] & (\master_m|packet_tx_i[0]~8  & VCC)) # (!\master_m|packet_tx_i [1] & (!\master_m|packet_tx_i[0]~8 ))
// \master_m|packet_tx_i[1]~10  = CARRY((!\master_m|packet_tx_i [1] & !\master_m|packet_tx_i[0]~8 ))

	.dataa(gnd),
	.datab(\master_m|packet_tx_i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|packet_tx_i[0]~8 ),
	.combout(\master_m|packet_tx_i[1]~9_combout ),
	.cout(\master_m|packet_tx_i[1]~10 ));
// synopsys translate_off
defparam \master_m|packet_tx_i[1]~9 .lut_mask = 16'hC303;
defparam \master_m|packet_tx_i[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N30
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N9
dffeas \master_m|packet_tx_i[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[1]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[1] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N10
fiftyfivenm_lcell_comb \master_m|packet_tx_i[2]~11 (
// Equation(s):
// \master_m|packet_tx_i[2]~11_combout  = (\master_m|packet_tx_i [2] & ((GND) # (!\master_m|packet_tx_i[1]~10 ))) # (!\master_m|packet_tx_i [2] & (\master_m|packet_tx_i[1]~10  $ (GND)))
// \master_m|packet_tx_i[2]~12  = CARRY((\master_m|packet_tx_i [2]) # (!\master_m|packet_tx_i[1]~10 ))

	.dataa(\master_m|packet_tx_i [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|packet_tx_i[1]~10 ),
	.combout(\master_m|packet_tx_i[2]~11_combout ),
	.cout(\master_m|packet_tx_i[2]~12 ));
// synopsys translate_off
defparam \master_m|packet_tx_i[2]~11 .lut_mask = 16'h5AAF;
defparam \master_m|packet_tx_i[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N11
dffeas \master_m|packet_tx_i[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[2]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[2] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
fiftyfivenm_lcell_comb \master_m|packet_tx_i[3]~14 (
// Equation(s):
// \master_m|packet_tx_i[3]~14_combout  = (\master_m|packet_tx_i [3] & (\master_m|packet_tx_i[2]~12  & VCC)) # (!\master_m|packet_tx_i [3] & (!\master_m|packet_tx_i[2]~12 ))
// \master_m|packet_tx_i[3]~15  = CARRY((!\master_m|packet_tx_i [3] & !\master_m|packet_tx_i[2]~12 ))

	.dataa(\master_m|packet_tx_i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|packet_tx_i[2]~12 ),
	.combout(\master_m|packet_tx_i[3]~14_combout ),
	.cout(\master_m|packet_tx_i[3]~15 ));
// synopsys translate_off
defparam \master_m|packet_tx_i[3]~14 .lut_mask = 16'hA505;
defparam \master_m|packet_tx_i[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N13
dffeas \master_m|packet_tx_i[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[3]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[3] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N14
fiftyfivenm_lcell_comb \master_m|packet_tx_i[4]~16 (
// Equation(s):
// \master_m|packet_tx_i[4]~16_combout  = (\master_m|packet_tx_i [4] & ((GND) # (!\master_m|packet_tx_i[3]~15 ))) # (!\master_m|packet_tx_i [4] & (\master_m|packet_tx_i[3]~15  $ (GND)))
// \master_m|packet_tx_i[4]~17  = CARRY((\master_m|packet_tx_i [4]) # (!\master_m|packet_tx_i[3]~15 ))

	.dataa(gnd),
	.datab(\master_m|packet_tx_i [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|packet_tx_i[3]~15 ),
	.combout(\master_m|packet_tx_i[4]~16_combout ),
	.cout(\master_m|packet_tx_i[4]~17 ));
// synopsys translate_off
defparam \master_m|packet_tx_i[4]~16 .lut_mask = 16'h3CCF;
defparam \master_m|packet_tx_i[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N15
dffeas \master_m|packet_tx_i[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[4]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[4] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
fiftyfivenm_lcell_comb \master_m|packet_tx_i[5]~18 (
// Equation(s):
// \master_m|packet_tx_i[5]~18_combout  = \master_m|packet_tx_i [5] $ (!\master_m|packet_tx_i[4]~17 )

	.dataa(gnd),
	.datab(\master_m|packet_tx_i [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\master_m|packet_tx_i[4]~17 ),
	.combout(\master_m|packet_tx_i[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|packet_tx_i[5]~18 .lut_mask = 16'hC3C3;
defparam \master_m|packet_tx_i[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y20_N17
dffeas \master_m|packet_tx_i[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|packet_tx_i[5]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.live~q ),
	.ena(\master_m|packet_tx_i[3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|packet_tx_i [5]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|packet_tx_i[5] .is_wysiwyg = "true";
defparam \master_m|packet_tx_i[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
fiftyfivenm_lcell_comb \master_m|umd_rx_stb~1 (
// Equation(s):
// \master_m|umd_rx_stb~1_combout  = (\master_m|packet_tx_i [4]) # (\master_m|packet_tx_i [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|packet_tx_i [4]),
	.datad(\master_m|packet_tx_i [5]),
	.cin(gnd),
	.combout(\master_m|umd_rx_stb~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_stb~1 .lut_mask = 16'hFFF0;
defparam \master_m|umd_rx_stb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
fiftyfivenm_lcell_comb \master_m|ora_ack~0 (
// Equation(s):
// \master_m|ora_ack~0_combout  = (\master_m|state.live~q  & (((\master_m|umd_rx_stb~reg0_q  & \master_m|ora_ack~reg0_q )) # (!\master_m|packet_tx_i~6_combout ))) # (!\master_m|state.live~q  & (((\master_m|ora_ack~reg0_q ))))

	.dataa(\master_m|state.live~q ),
	.datab(\master_m|umd_rx_stb~reg0_q ),
	.datac(\master_m|ora_ack~reg0_q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|ora_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|ora_ack~0 .lut_mask = 16'hD0FA;
defparam \master_m|ora_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y20_N21
dffeas \master_m|ora_ack~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|ora_ack~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|ora_ack~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|ora_ack~reg0 .is_wysiwyg = "true";
defparam \master_m|ora_ack~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N28
fiftyfivenm_lcell_comb \master_m|umd_rx_stb~0 (
// Equation(s):
// \master_m|umd_rx_stb~0_combout  = (\master_m|packet_tx_i [3]) # ((\master_m|packet_tx_i [0]) # ((\master_m|packet_tx_i [1]) # (\master_m|packet_tx_i [2])))

	.dataa(\master_m|packet_tx_i [3]),
	.datab(\master_m|packet_tx_i [0]),
	.datac(\master_m|packet_tx_i [1]),
	.datad(\master_m|packet_tx_i [2]),
	.cin(gnd),
	.combout(\master_m|umd_rx_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_stb~0 .lut_mask = 16'hFFFE;
defparam \master_m|umd_rx_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N18
fiftyfivenm_lcell_comb \master_m|packet_tx_i~6 (
// Equation(s):
// \master_m|packet_tx_i~6_combout  = ((\master_m|umd_rx_stb~reg0_q ) # ((!\master_m|umd_rx_stb~1_combout  & !\master_m|umd_rx_stb~0_combout ))) # (!\master_m|ora_ack~reg0_q )

	.dataa(\master_m|umd_rx_stb~1_combout ),
	.datab(\master_m|ora_ack~reg0_q ),
	.datac(\master_m|umd_rx_stb~reg0_q ),
	.datad(\master_m|umd_rx_stb~0_combout ),
	.cin(gnd),
	.combout(\master_m|packet_tx_i~6_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|packet_tx_i~6 .lut_mask = 16'hF3F7;
defparam \master_m|packet_tx_i~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \umd|uart_tx_state~9 (
// Equation(s):
// \umd|uart_tx_state~9_combout  = (\umd|uart_tx_count[0]~0_combout ) # ((\umd|uart_tx_state~8_combout ) # ((\umd|tx_baud_tick~q  & \umd|uart_tx_state.tx_send_stop_bit~q )))

	.dataa(\umd|tx_baud_tick~q ),
	.datab(\umd|uart_tx_count[0]~0_combout ),
	.datac(\umd|uart_tx_state~8_combout ),
	.datad(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~9 .lut_mask = 16'hFEFC;
defparam \umd|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \umd|uart_tx_state~14 (
// Equation(s):
// \umd|uart_tx_state~14_combout  = (!\umd|tx_baud_tick~q  & (\reset_n~input_o  & \umd|uart_tx_state.tx_send_stop_bit~q ))

	.dataa(\umd|tx_baud_tick~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~14 .lut_mask = 16'h5000;
defparam \umd|uart_tx_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
fiftyfivenm_lcell_comb \umd|uart_tx_state~15 (
// Equation(s):
// \umd|uart_tx_state~15_combout  = (\umd|uart_tx_state~14_combout ) # ((\umd|uart_tx_state~9_combout  & (\umd|uart_tx_state~8_combout  & \reset_n~input_o )))

	.dataa(\umd|uart_tx_state~9_combout ),
	.datab(\umd|uart_tx_state~8_combout ),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_state~14_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~15 .lut_mask = 16'hFF80;
defparam \umd|uart_tx_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \umd|uart_tx_state.tx_send_stop_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \umd|uart_tx_state~12 (
// Equation(s):
// \umd|uart_tx_state~12_combout  = (!\umd|uart_tx_state~8_combout  & ((!\umd|uart_tx_state.tx_send_stop_bit~q ) # (!\umd|tx_baud_tick~q )))

	.dataa(\umd|tx_baud_tick~q ),
	.datab(gnd),
	.datac(\umd|uart_tx_state~8_combout ),
	.datad(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~12 .lut_mask = 16'h050F;
defparam \umd|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
fiftyfivenm_lcell_comb \umd|uart_tx_state~13 (
// Equation(s):
// \umd|uart_tx_state~13_combout  = (\reset_n~input_o  & (\umd|uart_tx_state~12_combout  & ((\umd|uart_tx_count[0]~0_combout ) # (\umd|uart_tx_state.tx_send_data~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_tx_count[0]~0_combout ),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\umd|uart_tx_state~12_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~13 .lut_mask = 16'hA800;
defparam \umd|uart_tx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \umd|uart_tx_state.tx_send_data (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
fiftyfivenm_lcell_comb \umd|uart_tx_count[0]~3 (
// Equation(s):
// \umd|uart_tx_count[0]~3_combout  = (\umd|uart_tx_state.tx_send_data~q  & (\reset_n~input_o  & ((!\umd|Add6~0_combout ) # (!\umd|uart_tx_count [2]))))

	.dataa(\umd|uart_tx_count [2]),
	.datab(\umd|uart_tx_state.tx_send_data~q ),
	.datac(\reset_n~input_o ),
	.datad(\umd|Add6~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[0]~3 .lut_mask = 16'h40C0;
defparam \umd|uart_tx_count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
fiftyfivenm_lcell_comb \umd|uart_tx_count~4 (
// Equation(s):
// \umd|uart_tx_count~4_combout  = (!\umd|uart_tx_count [0] & \umd|uart_tx_count[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_tx_count [0]),
	.datad(\umd|uart_tx_count[0]~3_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~4 .lut_mask = 16'h0F00;
defparam \umd|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N2
fiftyfivenm_lcell_comb \umd|uart_tx_count[0]~1 (
// Equation(s):
// \umd|uart_tx_count[0]~1_combout  = (\umd|uart_tx_count[0]~0_combout ) # (((\umd|tx_baud_tick~q  & \umd|uart_tx_state.tx_send_data~q )) # (!\reset_n~input_o ))

	.dataa(\umd|uart_tx_count[0]~0_combout ),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[0]~1 .lut_mask = 16'hEFAF;
defparam \umd|uart_tx_count[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \umd|uart_tx_count[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[0] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
fiftyfivenm_lcell_comb \umd|uart_tx_count~5 (
// Equation(s):
// \umd|uart_tx_count~5_combout  = (\umd|uart_tx_count[0]~3_combout  & (\umd|uart_tx_count [0] $ (\umd|uart_tx_count [1])))

	.dataa(gnd),
	.datab(\umd|uart_tx_count [0]),
	.datac(\umd|uart_tx_count [1]),
	.datad(\umd|uart_tx_count[0]~3_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~5 .lut_mask = 16'h3C00;
defparam \umd|uart_tx_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \umd|uart_tx_count[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[1] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
fiftyfivenm_lcell_comb \umd|Add6~0 (
// Equation(s):
// \umd|Add6~0_combout  = (\umd|uart_tx_count [0] & \umd|uart_tx_count [1])

	.dataa(gnd),
	.datab(\umd|uart_tx_count [0]),
	.datac(gnd),
	.datad(\umd|uart_tx_count [1]),
	.cin(gnd),
	.combout(\umd|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Add6~0 .lut_mask = 16'hCC00;
defparam \umd|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N12
fiftyfivenm_lcell_comb \umd|uart_tx_count~2 (
// Equation(s):
// \umd|uart_tx_count~2_combout  = (\reset_n~input_o  & (\umd|uart_tx_state.tx_send_data~q  & (\umd|uart_tx_count [2] $ (\umd|Add6~0_combout ))))

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_tx_state.tx_send_data~q ),
	.datac(\umd|uart_tx_count [2]),
	.datad(\umd|Add6~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~2 .lut_mask = 16'h0880;
defparam \umd|uart_tx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N13
dffeas \umd|uart_tx_count[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[2] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
fiftyfivenm_lcell_comb \umd|uart_tx_state~8 (
// Equation(s):
// \umd|uart_tx_state~8_combout  = (\umd|uart_tx_count [2] & (\umd|uart_tx_state.tx_send_data~q  & (\umd|tx_baud_tick~q  & \umd|Add6~0_combout )))

	.dataa(\umd|uart_tx_count [2]),
	.datab(\umd|uart_tx_state.tx_send_data~q ),
	.datac(\umd|tx_baud_tick~q ),
	.datad(\umd|Add6~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~8 .lut_mask = 16'h8000;
defparam \umd|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \umd|uart_tx_state~10 (
// Equation(s):
// \umd|uart_tx_state~10_combout  = ((!\umd|uart_tx_state~9_combout  & ((\umd|uart_tx_state~8_combout ) # (!\umd|uart_tx_state.tx_send_start_bit~q )))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_tx_state.tx_send_start_bit~q ),
	.datac(\umd|uart_tx_state~8_combout ),
	.datad(\umd|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~10 .lut_mask = 16'h55F7;
defparam \umd|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \umd|uart_tx_state~11 (
// Equation(s):
// \umd|uart_tx_state~11_combout  = (!\umd|uart_tx_state~10_combout  & ((!\umd|uart_tx_state.tx_send_stop_bit~q ) # (!\umd|tx_baud_tick~q )))

	.dataa(\umd|tx_baud_tick~q ),
	.datab(gnd),
	.datac(\umd|uart_tx_state~10_combout ),
	.datad(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~11 .lut_mask = 16'h050F;
defparam \umd|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \umd|uart_tx_state.tx_send_start_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_start_bit .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N24
fiftyfivenm_lcell_comb \umd|uart_tx_count[0]~0 (
// Equation(s):
// \umd|uart_tx_count[0]~0_combout  = (\master_m|umd_rx_stb~reg0_q  & (\umd|tx_baud_tick~q  & !\umd|uart_tx_state.tx_send_start_bit~q ))

	.dataa(\master_m|umd_rx_stb~reg0_q ),
	.datab(gnd),
	.datac(\umd|tx_baud_tick~q ),
	.datad(\umd|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[0]~0 .lut_mask = 16'h00A0;
defparam \umd|uart_tx_count[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \umd|uart_rx_data_in_ack~feeder (
// Equation(s):
// \umd|uart_rx_data_in_ack~feeder_combout  = \umd|uart_tx_count[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_rx_data_in_ack~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_rx_data_in_ack~feeder .lut_mask = 16'hFF00;
defparam \umd|uart_rx_data_in_ack~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \umd|uart_rx_data_in_ack (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_rx_data_in_ack~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_in_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_in_ack .is_wysiwyg = "true";
defparam \umd|uart_rx_data_in_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N18
fiftyfivenm_lcell_comb \master_m|Selector5~0 (
// Equation(s):
// \master_m|Selector5~0_combout  = (\master_m|umd_rx_stb~reg0_q  & !\umd|uart_rx_data_in_ack~q )

	.dataa(\master_m|umd_rx_stb~reg0_q ),
	.datab(gnd),
	.datac(\umd|uart_rx_data_in_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_m|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector5~0 .lut_mask = 16'h0A0A;
defparam \master_m|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N8
fiftyfivenm_lcell_comb \master_m|Selector5~1 (
// Equation(s):
// \master_m|Selector5~1_combout  = (\master_m|state.live~q  & (((\master_m|Selector5~0_combout ) # (!\master_m|packet_tx_i~6_combout )))) # (!\master_m|state.live~q  & (!\master_m|state.activate~q ))

	.dataa(\master_m|state.activate~q ),
	.datab(\master_m|packet_tx_i~6_combout ),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|Selector5~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector5~1 .lut_mask = 16'hF535;
defparam \master_m|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N9
dffeas \master_m|umd_rx_stb~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_stb~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_stb~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_stb~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
fiftyfivenm_lcell_comb \umd|uart_tx_data~0 (
// Equation(s):
// \umd|uart_tx_data~0_combout  = (!\umd|uart_tx_data~q  & (((!\master_m|umd_rx_stb~reg0_q  & !\umd|uart_tx_state.tx_send_start_bit~q )) # (!\umd|tx_baud_tick~q )))

	.dataa(\umd|uart_tx_data~q ),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\master_m|umd_rx_stb~reg0_q ),
	.datad(\umd|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~0 .lut_mask = 16'h1115;
defparam \umd|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N30
fiftyfivenm_lcell_comb \master_m|Selector12~0 (
// Equation(s):
// \master_m|Selector12~0_combout  = (\master_m|state.activate~q ) # ((\master_m|state.live~q  & (\master_m|umd_rx_data[0]~reg0_q  & \master_m|packet_tx_i~6_combout )))

	.dataa(\master_m|state.activate~q ),
	.datab(\master_m|state.live~q ),
	.datac(\master_m|umd_rx_data[0]~reg0_q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector12~0 .lut_mask = 16'hEAAA;
defparam \master_m|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N31
dffeas \master_m|umd_rx_data[0]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[0]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N2
fiftyfivenm_lcell_comb \master_m|umd_rx_data~0 (
// Equation(s):
// \master_m|umd_rx_data~0_combout  = (\master_m|packet_tx_i [0] & (\master_m|packet_tx_i [1] & !\master_m|packet_tx_i [2]))

	.dataa(\master_m|packet_tx_i [0]),
	.datab(gnd),
	.datac(\master_m|packet_tx_i [1]),
	.datad(\master_m|packet_tx_i [2]),
	.cin(gnd),
	.combout(\master_m|umd_rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_data~0 .lut_mask = 16'h00A0;
defparam \master_m|umd_rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
fiftyfivenm_lcell_comb \master_m|umd_rx_data~1 (
// Equation(s):
// \master_m|umd_rx_data~1_combout  = (!\master_m|packet_tx_i [3] & (!\master_m|packet_tx_i [5] & (!\master_m|packet_tx_i [4] & \master_m|umd_rx_data~0_combout )))

	.dataa(\master_m|packet_tx_i [3]),
	.datab(\master_m|packet_tx_i [5]),
	.datac(\master_m|packet_tx_i [4]),
	.datad(\master_m|umd_rx_data~0_combout ),
	.cin(gnd),
	.combout(\master_m|umd_rx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_data~1 .lut_mask = 16'h0100;
defparam \master_m|umd_rx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N26
fiftyfivenm_lcell_comb \master_m|Selector11~0 (
// Equation(s):
// \master_m|Selector11~0_combout  = (\master_m|state.live~q  & ((\master_m|packet_tx_i~6_combout  & (\master_m|umd_rx_data[1]~reg0_q )) # (!\master_m|packet_tx_i~6_combout  & ((\master_m|umd_rx_data~1_combout )))))

	.dataa(\master_m|umd_rx_data[1]~reg0_q ),
	.datab(\master_m|umd_rx_data~1_combout ),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector11~0 .lut_mask = 16'hA0C0;
defparam \master_m|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N6
fiftyfivenm_lcell_comb \master_m|Selector11~1 (
// Equation(s):
// \master_m|Selector11~1_combout  = (\master_m|Selector11~0_combout ) # (\master_m|state.shutdown~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|Selector11~0_combout ),
	.datad(\master_m|state.shutdown~q ),
	.cin(gnd),
	.combout(\master_m|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector11~1 .lut_mask = 16'hFFF0;
defparam \master_m|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \master_m|umd_rx_data[1]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[1]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
fiftyfivenm_lcell_comb \master_m|Selector10~0 (
// Equation(s):
// \master_m|Selector10~0_combout  = (\master_m|state.live~q  & ((\master_m|packet_tx_i~6_combout  & (\master_m|umd_rx_data[2]~reg0_q )) # (!\master_m|packet_tx_i~6_combout  & ((\master_m|umd_rx_data~1_combout )))))

	.dataa(\master_m|umd_rx_data[2]~reg0_q ),
	.datab(\master_m|packet_tx_i~6_combout ),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|umd_rx_data~1_combout ),
	.cin(gnd),
	.combout(\master_m|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector10~0 .lut_mask = 16'hB080;
defparam \master_m|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N24
fiftyfivenm_lcell_comb \master_m|Selector10~1 (
// Equation(s):
// \master_m|Selector10~1_combout  = (\master_m|Selector10~0_combout ) # (\master_m|state.shutdown~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|Selector10~0_combout ),
	.datad(\master_m|state.shutdown~q ),
	.cin(gnd),
	.combout(\master_m|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector10~1 .lut_mask = 16'hFFF0;
defparam \master_m|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \master_m|umd_rx_data[2]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[2]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N14
fiftyfivenm_lcell_comb \master_m|Selector8~0 (
// Equation(s):
// \master_m|Selector8~0_combout  = (\master_m|state.shutdown~q ) # ((\master_m|state.live~q  & (\master_m|umd_rx_data[4]~reg0_q  & \master_m|packet_tx_i~6_combout )))

	.dataa(\master_m|state.shutdown~q ),
	.datab(\master_m|state.live~q ),
	.datac(\master_m|umd_rx_data[4]~reg0_q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector8~0 .lut_mask = 16'hEAAA;
defparam \master_m|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N15
dffeas \master_m|umd_rx_data[4]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[4]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N26
fiftyfivenm_lcell_comb \master_m|Mux2~0 (
// Equation(s):
// \master_m|Mux2~0_combout  = (\master_m|packet_tx_i [0] & (\master_m|packet_tx_i [1] & (!\master_m|packet_tx_i [4] & !\master_m|packet_tx_i [5])))

	.dataa(\master_m|packet_tx_i [0]),
	.datab(\master_m|packet_tx_i [1]),
	.datac(\master_m|packet_tx_i [4]),
	.datad(\master_m|packet_tx_i [5]),
	.cin(gnd),
	.combout(\master_m|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Mux2~0 .lut_mask = 16'h0008;
defparam \master_m|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N4
fiftyfivenm_lcell_comb \master_m|umd_rx_data~2 (
// Equation(s):
// \master_m|umd_rx_data~2_combout  = (!\master_m|packet_tx_i [3] & (\master_m|Mux2~0_combout  & !\master_m|packet_tx_i [2]))

	.dataa(\master_m|packet_tx_i [3]),
	.datab(gnd),
	.datac(\master_m|Mux2~0_combout ),
	.datad(\master_m|packet_tx_i [2]),
	.cin(gnd),
	.combout(\master_m|umd_rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_data~2 .lut_mask = 16'h0050;
defparam \master_m|umd_rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N12
fiftyfivenm_lcell_comb \master_m|umd_rx_data~3 (
// Equation(s):
// \master_m|umd_rx_data~3_combout  = (\master_m|state.live~q  & ((\master_m|packet_tx_i~6_combout  & ((\master_m|umd_rx_data[5]~reg0_q ))) # (!\master_m|packet_tx_i~6_combout  & (\master_m|umd_rx_data~2_combout ))))

	.dataa(\master_m|state.live~q ),
	.datab(\master_m|umd_rx_data~2_combout ),
	.datac(\master_m|umd_rx_data[5]~reg0_q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|umd_rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_data~3 .lut_mask = 16'hA088;
defparam \master_m|umd_rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N13
dffeas \master_m|umd_rx_data[5]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|umd_rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[5]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N2
fiftyfivenm_lcell_comb \master_m|Selector7~0 (
// Equation(s):
// \master_m|Selector7~0_combout  = (\master_m|state.live~q  & ((\master_m|packet_tx_i~6_combout  & (\master_m|umd_rx_data[6]~reg0_q )) # (!\master_m|packet_tx_i~6_combout  & ((\master_m|umd_rx_data~1_combout )))))

	.dataa(\master_m|umd_rx_data[6]~reg0_q ),
	.datab(\master_m|umd_rx_data~1_combout ),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|packet_tx_i~6_combout ),
	.cin(gnd),
	.combout(\master_m|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector7~0 .lut_mask = 16'hA0C0;
defparam \master_m|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N18
fiftyfivenm_lcell_comb \master_m|Selector7~1 (
// Equation(s):
// \master_m|Selector7~1_combout  = (\master_m|state.activate~q ) # (\master_m|Selector7~0_combout )

	.dataa(\master_m|state.activate~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_m|Selector7~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector7~1 .lut_mask = 16'hFFAA;
defparam \master_m|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \master_m|umd_rx_data[6]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[6]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N20
fiftyfivenm_lcell_comb \master_m|Selector6~0 (
// Equation(s):
// \master_m|Selector6~0_combout  = (\master_m|state.live~q  & ((\master_m|packet_tx_i~6_combout  & ((\master_m|umd_rx_data[7]~reg0_q ))) # (!\master_m|packet_tx_i~6_combout  & (\master_m|umd_rx_data~2_combout ))))

	.dataa(\master_m|state.live~q ),
	.datab(\master_m|packet_tx_i~6_combout ),
	.datac(\master_m|umd_rx_data~2_combout ),
	.datad(\master_m|umd_rx_data[7]~reg0_q ),
	.cin(gnd),
	.combout(\master_m|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector6~0 .lut_mask = 16'hA820;
defparam \master_m|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N0
fiftyfivenm_lcell_comb \master_m|Selector6~1 (
// Equation(s):
// \master_m|Selector6~1_combout  = (\master_m|Selector6~0_combout ) # ((!\master_m|state.activate~q  & !\master_m|state.live~q ))

	.dataa(\master_m|state.activate~q ),
	.datab(gnd),
	.datac(\master_m|state.live~q ),
	.datad(\master_m|Selector6~0_combout ),
	.cin(gnd),
	.combout(\master_m|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector6~1 .lut_mask = 16'hFF05;
defparam \master_m|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \master_m|umd_rx_data[7]~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\master_m|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_data[7]~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~7 (
// Equation(s):
// \umd|uart_tx_data_vec~7_combout  = (\umd|uart_tx_count[0]~0_combout  & (\master_m|umd_rx_data[7]~reg0_q )) # (!\umd|uart_tx_count[0]~0_combout  & ((\umd|uart_tx_data_vec [7])))

	.dataa(\master_m|umd_rx_data[7]~reg0_q ),
	.datab(gnd),
	.datac(\umd|uart_tx_data_vec [7]),
	.datad(\umd|uart_tx_count[0]~0_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~7 .lut_mask = 16'hAAF0;
defparam \umd|uart_tx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \umd|uart_tx_data_vec[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[7] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~6 (
// Equation(s):
// \umd|uart_tx_data_vec~6_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [7]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[6]~reg0_q ))

	.dataa(gnd),
	.datab(\master_m|umd_rx_data[6]~reg0_q ),
	.datac(\umd|uart_tx_data_vec [7]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~6 .lut_mask = 16'hF0CC;
defparam \umd|uart_tx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \umd|uart_tx_data_vec[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[6] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~5 (
// Equation(s):
// \umd|uart_tx_data_vec~5_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [6]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[5]~reg0_q ))

	.dataa(\master_m|umd_rx_data[5]~reg0_q ),
	.datab(gnd),
	.datac(\umd|uart_tx_data_vec [6]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~5 .lut_mask = 16'hF0AA;
defparam \umd|uart_tx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \umd|uart_tx_data_vec[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[5] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~4 (
// Equation(s):
// \umd|uart_tx_data_vec~4_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [5]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[4]~reg0_q ))

	.dataa(\master_m|umd_rx_data[4]~reg0_q ),
	.datab(gnd),
	.datac(\umd|uart_tx_data_vec [5]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~4 .lut_mask = 16'hF0AA;
defparam \umd|uart_tx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \umd|uart_tx_data_vec[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[4] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~3 (
// Equation(s):
// \umd|uart_tx_data_vec~3_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [4]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[2]~reg0_q ))

	.dataa(gnd),
	.datab(\master_m|umd_rx_data[2]~reg0_q ),
	.datac(\umd|uart_tx_data_vec [4]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~3 .lut_mask = 16'hF0CC;
defparam \umd|uart_tx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N23
dffeas \umd|uart_tx_data_vec[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[3] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N22
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~2 (
// Equation(s):
// \umd|uart_tx_data_vec~2_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [3]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[2]~reg0_q ))

	.dataa(gnd),
	.datab(\master_m|umd_rx_data[2]~reg0_q ),
	.datac(\umd|uart_tx_data_vec [3]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~2 .lut_mask = 16'hF0CC;
defparam \umd|uart_tx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N9
dffeas \umd|uart_tx_data_vec[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[2] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~1 (
// Equation(s):
// \umd|uart_tx_data_vec~1_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [2]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[1]~reg0_q ))

	.dataa(gnd),
	.datab(\master_m|umd_rx_data[1]~reg0_q ),
	.datac(\umd|uart_tx_data_vec [2]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~1 .lut_mask = 16'hF0CC;
defparam \umd|uart_tx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N15
dffeas \umd|uart_tx_data_vec[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[1] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N14
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~0 (
// Equation(s):
// \umd|uart_tx_data_vec~0_combout  = (\umd|uart_tx_state.tx_send_data~q  & ((\umd|uart_tx_data_vec [1]))) # (!\umd|uart_tx_state.tx_send_data~q  & (\master_m|umd_rx_data[0]~reg0_q ))

	.dataa(gnd),
	.datab(\master_m|umd_rx_data[0]~reg0_q ),
	.datac(\umd|uart_tx_data_vec [1]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~0 .lut_mask = 16'hF0CC;
defparam \umd|uart_tx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \umd|uart_tx_data_vec[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_data_vec~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(\umd|uart_tx_count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[0] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
fiftyfivenm_lcell_comb \umd|uart_tx_data~1 (
// Equation(s):
// \umd|uart_tx_data~1_combout  = (\umd|uart_tx_state.tx_send_start_bit~q  & (\umd|tx_baud_tick~q  & ((\umd|uart_tx_data_vec [0]) # (!\umd|uart_tx_state.tx_send_data~q ))))

	.dataa(\umd|uart_tx_state.tx_send_start_bit~q ),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\umd|uart_tx_data_vec [0]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~1 .lut_mask = 16'h8088;
defparam \umd|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
fiftyfivenm_lcell_comb \umd|uart_tx_data~2 (
// Equation(s):
// \umd|uart_tx_data~2_combout  = (!\umd|uart_tx_data~0_combout  & (\reset_n~input_o  & !\umd|uart_tx_data~1_combout ))

	.dataa(\umd|uart_tx_data~0_combout ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_data~1_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~2 .lut_mask = 16'h0050;
defparam \umd|uart_tx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \umd|uart_tx_data (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data .is_wysiwyg = "true";
defparam \umd|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N15
fiftyfivenm_io_ibuf \vsync~input (
	.i(vsync),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\vsync~input_o ));
// synopsys translate_off
defparam \vsync~input .bus_hold = "false";
defparam \vsync~input .listen_to_nsleep_signal = "false";
defparam \vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N1
fiftyfivenm_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .listen_to_nsleep_signal = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N22
fiftyfivenm_io_ibuf \pclk~input (
	.i(pclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pclk~input_o ));
// synopsys translate_off
defparam \pclk~input .bus_hold = "false";
defparam \pclk~input .listen_to_nsleep_signal = "false";
defparam \pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y25_N15
fiftyfivenm_io_ibuf \cpi[0]~input (
	.i(cpi[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[0]~input_o ));
// synopsys translate_off
defparam \cpi[0]~input .bus_hold = "false";
defparam \cpi[0]~input .listen_to_nsleep_signal = "false";
defparam \cpi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y25_N29
fiftyfivenm_io_ibuf \cpi[1]~input (
	.i(cpi[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[1]~input_o ));
// synopsys translate_off
defparam \cpi[1]~input .bus_hold = "false";
defparam \cpi[1]~input .listen_to_nsleep_signal = "false";
defparam \cpi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N15
fiftyfivenm_io_ibuf \cpi[2]~input (
	.i(cpi[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[2]~input_o ));
// synopsys translate_off
defparam \cpi[2]~input .bus_hold = "false";
defparam \cpi[2]~input .listen_to_nsleep_signal = "false";
defparam \cpi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N22
fiftyfivenm_io_ibuf \cpi[3]~input (
	.i(cpi[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[3]~input_o ));
// synopsys translate_off
defparam \cpi[3]~input .bus_hold = "false";
defparam \cpi[3]~input .listen_to_nsleep_signal = "false";
defparam \cpi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
fiftyfivenm_io_ibuf \cpi[4]~input (
	.i(cpi[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[4]~input_o ));
// synopsys translate_off
defparam \cpi[4]~input .bus_hold = "false";
defparam \cpi[4]~input .listen_to_nsleep_signal = "false";
defparam \cpi[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
fiftyfivenm_io_ibuf \cpi[5]~input (
	.i(cpi[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[5]~input_o ));
// synopsys translate_off
defparam \cpi[5]~input .bus_hold = "false";
defparam \cpi[5]~input .listen_to_nsleep_signal = "false";
defparam \cpi[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \cpi[6]~input (
	.i(cpi[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[6]~input_o ));
// synopsys translate_off
defparam \cpi[6]~input .bus_hold = "false";
defparam \cpi[6]~input .listen_to_nsleep_signal = "false";
defparam \cpi[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \cpi[7]~input (
	.i(cpi[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[7]~input_o ));
// synopsys translate_off
defparam \cpi[7]~input .bus_hold = "false";
defparam \cpi[7]~input .listen_to_nsleep_signal = "false";
defparam \cpi[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N1
fiftyfivenm_io_ibuf \A~input (
	.i(A),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A~input_o ));
// synopsys translate_off
defparam \A~input .bus_hold = "false";
defparam \A~input .listen_to_nsleep_signal = "false";
defparam \A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N1
fiftyfivenm_io_ibuf \B~input (
	.i(B),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B~input_o ));
// synopsys translate_off
defparam \B~input .bus_hold = "false";
defparam \B~input .listen_to_nsleep_signal = "false";
defparam \B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N15
fiftyfivenm_io_ibuf \cam_ena~input (
	.i(cam_ena),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cam_ena~input_o ));
// synopsys translate_off
defparam \cam_ena~input .bus_hold = "false";
defparam \cam_ena~input .listen_to_nsleep_signal = "false";
defparam \cam_ena~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N8
fiftyfivenm_io_ibuf \mclk~input (
	.i(mclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mclk~input_o ));
// synopsys translate_off
defparam \mclk~input .bus_hold = "false";
defparam \mclk~input .listen_to_nsleep_signal = "false";
defparam \mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N8
fiftyfivenm_io_ibuf \sda~input (
	.i(sda),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sda~input_o ));
// synopsys translate_off
defparam \sda~input .bus_hold = "false";
defparam \sda~input .listen_to_nsleep_signal = "false";
defparam \sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
fiftyfivenm_io_ibuf \ram_cs_n~input (
	.i(ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_cs_n~input_o ));
// synopsys translate_off
defparam \ram_cs_n~input .bus_hold = "false";
defparam \ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
fiftyfivenm_io_ibuf \ram_ck_p~input (
	.i(ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_p~input_o ));
// synopsys translate_off
defparam \ram_ck_p~input .bus_hold = "false";
defparam \ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N15
fiftyfivenm_io_ibuf \ram_ck_n~input (
	.i(ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_n~input_o ));
// synopsys translate_off
defparam \ram_ck_n~input .bus_hold = "false";
defparam \ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[0]~input (
	.i(ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[0]~input_o ));
// synopsys translate_off
defparam \ram_dq[0]~input .bus_hold = "false";
defparam \ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[1]~input (
	.i(ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[1]~input_o ));
// synopsys translate_off
defparam \ram_dq[1]~input .bus_hold = "false";
defparam \ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \ram_dq[2]~input (
	.i(ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[2]~input_o ));
// synopsys translate_off
defparam \ram_dq[2]~input .bus_hold = "false";
defparam \ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[3]~input (
	.i(ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[3]~input_o ));
// synopsys translate_off
defparam \ram_dq[3]~input .bus_hold = "false";
defparam \ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[4]~input (
	.i(ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[4]~input_o ));
// synopsys translate_off
defparam \ram_dq[4]~input .bus_hold = "false";
defparam \ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[5]~input (
	.i(ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[5]~input_o ));
// synopsys translate_off
defparam \ram_dq[5]~input .bus_hold = "false";
defparam \ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[6]~input (
	.i(ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[6]~input_o ));
// synopsys translate_off
defparam \ram_dq[6]~input .bus_hold = "false";
defparam \ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \ram_dq[7]~input (
	.i(ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[7]~input_o ));
// synopsys translate_off
defparam \ram_dq[7]~input .bus_hold = "false";
defparam \ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \t_ram_rst~input (
	.i(t_ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rst~input_o ));
// synopsys translate_off
defparam \t_ram_rst~input .bus_hold = "false";
defparam \t_ram_rst~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N15
fiftyfivenm_io_ibuf \t_ram_cs_n~input (
	.i(t_ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_cs_n~input_o ));
// synopsys translate_off
defparam \t_ram_cs_n~input .bus_hold = "false";
defparam \t_ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N8
fiftyfivenm_io_ibuf \t_ram_ck_p~input (
	.i(t_ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_p~input_o ));
// synopsys translate_off
defparam \t_ram_ck_p~input .bus_hold = "false";
defparam \t_ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N1
fiftyfivenm_io_ibuf \t_ram_ck_n~input (
	.i(t_ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_n~input_o ));
// synopsys translate_off
defparam \t_ram_ck_n~input .bus_hold = "false";
defparam \t_ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N22
fiftyfivenm_io_ibuf \t_ram_rwds~input (
	.i(t_ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rwds~input_o ));
// synopsys translate_off
defparam \t_ram_rwds~input .bus_hold = "false";
defparam \t_ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N22
fiftyfivenm_io_ibuf \t_ram_dq[0]~input (
	.i(t_ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[0]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[0]~input .bus_hold = "false";
defparam \t_ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N15
fiftyfivenm_io_ibuf \t_ram_dq[1]~input (
	.i(t_ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[1]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[1]~input .bus_hold = "false";
defparam \t_ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N22
fiftyfivenm_io_ibuf \t_ram_dq[2]~input (
	.i(t_ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[2]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[2]~input .bus_hold = "false";
defparam \t_ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N15
fiftyfivenm_io_ibuf \t_ram_dq[3]~input (
	.i(t_ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[3]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[3]~input .bus_hold = "false";
defparam \t_ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N22
fiftyfivenm_io_ibuf \t_ram_dq[4]~input (
	.i(t_ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[4]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[4]~input .bus_hold = "false";
defparam \t_ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N15
fiftyfivenm_io_ibuf \t_ram_dq[5]~input (
	.i(t_ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[5]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[5]~input .bus_hold = "false";
defparam \t_ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N22
fiftyfivenm_io_ibuf \t_ram_dq[6]~input (
	.i(t_ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[6]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[6]~input .bus_hold = "false";
defparam \t_ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N15
fiftyfivenm_io_ibuf \t_ram_dq[7]~input (
	.i(t_ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[7]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[7]~input .bus_hold = "false";
defparam \t_ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign LED1 = \LED1~output_o ;

assign LED2 = \LED2~output_o ;

assign LED3 = \LED3~output_o ;

assign LED4 = \LED4~output_o ;

assign LED5 = \LED5~output_o ;

assign pwdn = \pwdn~output_o ;

assign umd_tx = \umd_tx~output_o ;

assign ram_vcc = \ram_vcc~output_o ;

assign ram_vccq = \ram_vccq~output_o ;

assign A = \A~output_o ;

assign B = \B~output_o ;

assign cam_ena = \cam_ena~output_o ;

assign mclk = \mclk~output_o ;

assign sda = \sda~output_o ;

assign scl = \scl~output_o ;

assign ram_rst = \ram_rst~output_o ;

assign ram_cs_n = \ram_cs_n~output_o ;

assign ram_ck_p = \ram_ck_p~output_o ;

assign ram_ck_n = \ram_ck_n~output_o ;

assign ram_rwds = \ram_rwds~output_o ;

assign ram_dq[0] = \ram_dq[0]~output_o ;

assign ram_dq[1] = \ram_dq[1]~output_o ;

assign ram_dq[2] = \ram_dq[2]~output_o ;

assign ram_dq[3] = \ram_dq[3]~output_o ;

assign ram_dq[4] = \ram_dq[4]~output_o ;

assign ram_dq[5] = \ram_dq[5]~output_o ;

assign ram_dq[6] = \ram_dq[6]~output_o ;

assign ram_dq[7] = \ram_dq[7]~output_o ;

assign t_ram_rst = \t_ram_rst~output_o ;

assign t_ram_cs_n = \t_ram_cs_n~output_o ;

assign t_ram_ck_p = \t_ram_ck_p~output_o ;

assign t_ram_ck_n = \t_ram_ck_n~output_o ;

assign t_ram_rwds = \t_ram_rwds~output_o ;

assign t_ram_dq[0] = \t_ram_dq[0]~output_o ;

assign t_ram_dq[1] = \t_ram_dq[1]~output_o ;

assign t_ram_dq[2] = \t_ram_dq[2]~output_o ;

assign t_ram_dq[3] = \t_ram_dq[3]~output_o ;

assign t_ram_dq[4] = \t_ram_dq[4]~output_o ;

assign t_ram_dq[5] = \t_ram_dq[5]~output_o ;

assign t_ram_dq[6] = \t_ram_dq[6]~output_o ;

assign t_ram_dq[7] = \t_ram_dq[7]~output_o ;

assign reset_n = \reset_n~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
