{"vcs1":{"timestamp_begin":1747236416.001266259, "rt":8.09, "ut":8.24, "st":0.56}}
{"vcselab":{"timestamp_begin":1747236424.172223832, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747236424.619288574, "rt":0.41, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747236415.379743102}
{"VCS_COMP_START_TIME": 1747236415.379743102}
{"VCS_COMP_END_TIME": 1747236425.174493879}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483564}}
{"vcselab": {"peak_mem": 183888}}
