
*** Running vivado
    with args -log cantavi_streamer_project_axi_to_audio_interfa_1_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cantavi_streamer_project_axi_to_audio_interfa_1_2.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/thanx/.Xilinx/Vivado/2018.3/XilinxTclStore-git/'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
CRITICAL WARNING: [Common 17-754] Your local XilinxTclStore repository is out of date or missing the production version 2018.3 catalog file. XILINX_TCLAPP_REPO is pointing to '/home/thanx/.Xilinx/Vivado/2018.3/XilinxTclStore-git/' which does not contain the catalog file. XilinxTclStore has been reverted to the installation area and Tcl Store changes will not be saved.
source cantavi_streamer_project_axi_to_audio_interfa_1_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/Volume_Pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/SoC_Design/HDL/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/pmod_controller_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/SoC_Design/IPs/Audio_Mixer'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/SoC_Design/IPs/OLED/ZedBoard_OLED_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/axi_to_audio_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/ip_repo_vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/audio_to_axi_interface_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/axi_to_audio_interface_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/axi_to_audio_interface_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/audio_to_axi_interface_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/axi_to_audio_interface_2.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/tools/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'tsotnep:userLibrary:Volume_Pregain:1.0'. The one found in IP location '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/Volume_Pregain' will take precedence over the same IP in location /home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/ip-repo/ip_repo_vivado/Volume_Pregain_1.0
Command: synth_design -top cantavi_streamer_project_axi_to_audio_interfa_1_2 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25162 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1352.934 ; gain = 13.082 ; free physical = 15810 ; free virtual = 25361
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cantavi_streamer_project_axi_to_audio_interfa_1_2' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_to_audio_interfa_1_2/synth/cantavi_streamer_project_axi_to_audio_interfa_1_2.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_audio_interface_v2_0' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:5' bound to instance 'U0' of component 'axi_to_audio_interface_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_to_audio_interfa_1_2/synth/cantavi_streamer_project_axi_to_audio_interfa_1_2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_to_audio_interface_v2_0' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:68]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'axi_to_audio_interface_v2_0_S00_AXI' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0_S00_AXI.vhd:5' bound to instance 'axi_to_audio_interface_v2_0_S00_AXI_inst' of component 'axi_to_audio_interface_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:188]
INFO: [Synth 8-638] synthesizing module 'axi_to_audio_interface_v2_0_S00_AXI' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0_S00_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_to_audio_interface_v2_0_S00_AXI' (1#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0_S00_AXI.vhd:93]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'DualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:18' bound to instance 'FIFO_L_OutDAC' of component 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:39]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pWr' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:98]
INFO: [Synth 8-638] synthesizing module 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/GrayCounter.vhdl:80]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GrayCounter' (2#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/GrayCounter.vhdl:80]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'GrayCounter' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/GrayCounter.vhdl:52' bound to instance 'GrayCounter_pRd' of component 'GrayCounter' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:109]
INFO: [Synth 8-256] done synthesizing module 'DualClockFIFO' (3#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:39]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'DualClockFIFO' declared at '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:18' bound to instance 'FIFO_R_OutDAC' of component 'DualClockFIFO' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:312]
INFO: [Synth 8-4471] merging register 'resetRightDACFifo_reg' into 'resetLeftDACFifo_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element resetRightDACFifo_reg was removed.  [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_to_audio_interface_v2_0' (4#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/axi_to_audio_interface_v2_0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'cantavi_streamer_project_axi_to_audio_interfa_1_2' (5#1) [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ip/cantavi_streamer_project_axi_to_audio_interfa_1_2/synth/cantavi_streamer_project_axi_to_audio_interfa_1_2.vhd:88]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design axi_to_audio_interface_v2_0 has unconnected port CLK_100
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.684 ; gain = 58.832 ; free physical = 15759 ; free virtual = 25310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.684 ; gain = 58.832 ; free physical = 15752 ; free virtual = 25304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.684 ; gain = 58.832 ; free physical = 15752 ; free virtual = 25304
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.715 ; gain = 0.000 ; free physical = 15439 ; free virtual = 24982
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.715 ; gain = 0.000 ; free physical = 15439 ; free virtual = 24982
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1765.715 ; gain = 2.000 ; free physical = 15457 ; free virtual = 25002
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15489 ; free virtual = 25035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15489 ; free virtual = 25035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15488 ; free virtual = 25034
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Status_reg' [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:142]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15475 ; free virtual = 25021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 52    
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              64K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_to_audio_interface_v2_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module GrayCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 1     
Module DualClockFIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module axi_to_audio_interface_v2_0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has port irq_out driven by constant 0
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port CLK_100
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design cantavi_streamer_project_axi_to_audio_interfa_1_2 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3936] Found unconnected internal register 'U0/FIFO_L_OutDAC/Data_out_reg' and it is trimmed from '32' to '24' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:78]
WARNING: [Synth 8-3936] Found unconnected internal register 'U0/FIFO_R_OutDAC/Data_out_reg' and it is trimmed from '32' to '24' bits. [/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.srcs/sources_1/bd/cantavi_streamer_project/ipshared/c4b3/hdl/DualClockFIFO.vhdl:78]
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[0]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[1]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[6]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[7]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[8]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[9]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[15]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[16]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[17]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[18]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[19]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[20]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[21]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[22]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[23]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[24]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[25]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[26]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[27]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[28]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[29]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[30]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_to_audio_interface_v2_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15445 ; free virtual = 24993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cantavi_streamer_project_axi_to_audio_interfa_1_2 | U0/FIFO_L_OutDAC/Mem_reg | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cantavi_streamer_project_axi_to_audio_interfa_1_2 | U0/FIFO_R_OutDAC/Mem_reg | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0i_0/U0/FIFO_L_OutDAC/Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_0/U0/FIFO_L_OutDAC/Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_1/U0/FIFO_R_OutDAC/Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0i_1/U0/FIFO_R_OutDAC/Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15519 ; free virtual = 25065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15518 ; free virtual = 25064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                       | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cantavi_streamer_project_axi_to_audio_interfa_1_2 | U0/FIFO_L_OutDAC/Mem_reg | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cantavi_streamer_project_axi_to_audio_interfa_1_2 | U0/FIFO_R_OutDAC/Mem_reg | 2 K x 24(NO_CHANGE)    | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+--------------------------------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/FIFO_L_OutDAC/Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/FIFO_L_OutDAC/Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/FIFO_R_OutDAC/Mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/FIFO_R_OutDAC/Mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15516 ; free virtual = 25062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25058
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     2|
|2     |LUT1     |     7|
|3     |LUT2     |     7|
|4     |LUT3     |    23|
|5     |LUT4     |    18|
|6     |LUT5     |    20|
|7     |LUT6     |    22|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |     2|
|10    |FDCE     |    44|
|11    |FDPE     |     8|
|12    |FDRE     |    13|
|13    |FDSE     |     5|
|14    |LDC      |     2|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------------------------+------+
|      |Instance                                     |Module                              |Cells |
+------+---------------------------------------------+------------------------------------+------+
|1     |top                                          |                                    |   175|
|2     |  U0                                         |axi_to_audio_interface_v2_0         |   175|
|3     |    FIFO_L_OutDAC                            |DualClockFIFO                       |    70|
|4     |      GrayCounter_pRd                        |GrayCounter_2                       |    34|
|5     |      GrayCounter_pWr                        |GrayCounter_3                       |    29|
|6     |    FIFO_R_OutDAC                            |DualClockFIFO_0                     |    70|
|7     |      GrayCounter_pRd                        |GrayCounter                         |    34|
|8     |      GrayCounter_pWr                        |GrayCounter_1                       |    29|
|9     |    axi_to_audio_interface_v2_0_S00_AXI_inst |axi_to_audio_interface_v2_0_S00_AXI |    34|
+------+---------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15512 ; free virtual = 25057
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1765.715 ; gain = 58.832 ; free physical = 15565 ; free virtual = 25111
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1765.715 ; gain = 425.863 ; free physical = 15565 ; free virtual = 25111
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.715 ; gain = 0.000 ; free physical = 15505 ; free virtual = 25051
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1765.715 ; gain = 426.781 ; free physical = 15557 ; free virtual = 25103
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.715 ; gain = 0.000 ; free physical = 15553 ; free virtual = 25099
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/thanx/HDL-Workspace/Xilinx_SDK_Workspace/MyAudio/CantaviStreamer6/vivado/cantavi_streamer_project.runs/cantavi_streamer_project_axi_to_audio_interfa_1_2_synth_1/cantavi_streamer_project_axi_to_audio_interfa_1_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cantavi_streamer_project_axi_to_audio_interfa_1_2_utilization_synth.rpt -pb cantavi_streamer_project_axi_to_audio_interfa_1_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 26 21:18:22 2019...
