// Seed: 911711020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  uwire id_4;
  assign id_4 = id_1;
  assign id_4 = id_2 == 1;
  rtran (1, 1, 1);
  module_0(
      id_4, id_1, id_4, id_4, id_4
  );
endmodule
