<stg><name>SCIG_CIF_0_1_Pipeline_VITIS_LOOP_153_1</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %oy = alloca i32 1

]]></Node>
<StgValue><ssdm name="oy"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ox = alloca i32 1

]]></Node>
<StgValue><ssdm name="ox"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %ky = alloca i32 1

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %inp_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %kx = alloca i32 1

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %inp_j = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp_j"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %tmp_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %mul44_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul44

]]></Node>
<StgValue><ssdm name="mul44_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
newFuncRoot:12 %inputBuf = alloca i64 1

]]></Node>
<StgValue><ssdm name="inputBuf"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln147 = store i32 4294967294, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln146 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln146 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %store_ln147 = store i32 4294967294, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %store_ln146 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %store_ln146 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %store_ln146 = store i32 0, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %store_ln153 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:21 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %i_3 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %inp_i_3 = load i32 %inp_i

]]></Node>
<StgValue><ssdm name="inp_i_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %inp_5 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %inp_j_2 = load i32 %inp_j

]]></Node>
<StgValue><ssdm name="inp_j_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln153 = icmp_eq  i32 %i_3, i32 %mul44_read

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %i_4 = add i32 %i_3, i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln153 = br i1 %icmp_ln153, void %for.body.split, void %if.end152.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:5 %inElem_addr_1 = getelementptr i16 %inElem, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="inElem_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:14 %icmp_ln156 = icmp_ult  i32 %inp_5, i32 1296

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:15 %br_ln156 = br i1 %icmp_ln156, void %if.end96, void %if.then47

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
if.then47:0 %specmemcore_ln158 = specmemcore void @_ssdm_op_SpecMemCore, i16 %inElem, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln158"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then47:1 %tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inp_i_3, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then47:2 %tmp_3 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %inp_j_2, i32 5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
if.then47:3 %or_ln159 = or i27 %tmp_2, i27 %tmp_3

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
if.then47:4 %icmp_ln159 = icmp_eq  i27 %or_ln159, i27 0

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then47:5 %br_ln159 = br i1 %icmp_ln159, void %for.inc, void %for.inc69

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:0 %store_ln163 = store i16 %tmp_1, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc:2 %br_ln165 = br void %VITIS_LOOP_175_4

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc69:0 %in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:1 %trunc_ln171 = trunc i64 %in_r_read

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:2 %store_ln171 = store i16 %trunc_ln171, i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_175_4:18 %inp_6 = add i32 %inp_5, i32 1

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_175_4:19 %inp_j_3 = add i32 %inp_j_2, i32 1

]]></Node>
<StgValue><ssdm name="inp_j_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_175_4:20 %icmp_ln181 = icmp_eq  i32 %inp_j_3, i32 34

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_175_4:21 %br_ln181 = br i1 %icmp_ln181, void %VITIS_LOOP_175_4.if.end96_crit_edge, void %if.then90

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_175_4.if.end96_crit_edge:0 %store_ln147 = store i32 %inp_j_3, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_175_4.if.end96_crit_edge:1 %br_ln181 = br void %if.end96

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:0 %inp_i_4 = add i32 %inp_i_3, i32 1

]]></Node>
<StgValue><ssdm name="inp_i_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:3 %store_ln147 = store i32 4294967294, i32 %inp_j

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then90:5 %br_ln187 = br void %if.end96

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136:2 %store_ln153 = store i32 %i_4, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %oy_load = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:1 %ox_load = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:2 %ky_load = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:3 %kx_load = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:6 %inElem_addr_2 = getelementptr i16 %inElem, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="inElem_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32">
<![CDATA[
for.body.split:7 %trunc_ln153 = trunc i32 %inp_5

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="32">
<![CDATA[
for.body.split:8 %trunc_ln153_1 = trunc i32 %kx_load

]]></Node>
<StgValue><ssdm name="trunc_ln153_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="32">
<![CDATA[
for.body.split:9 %trunc_ln153_2 = trunc i32 %ox_load

]]></Node>
<StgValue><ssdm name="trunc_ln153_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="32">
<![CDATA[
for.body.split:10 %trunc_ln153_3 = trunc i32 %ky_load

]]></Node>
<StgValue><ssdm name="trunc_ln153_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32">
<![CDATA[
for.body.split:11 %trunc_ln153_4 = trunc i32 %oy_load

]]></Node>
<StgValue><ssdm name="trunc_ln153_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc:1 %store_ln163 = store i16 %tmp_1, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:3 %in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:4 %trunc_ln171_1 = trunc i64 %in_r_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln171_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
for.inc69:5 %store_ln171 = store i16 %trunc_ln171_1, i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="32">
<![CDATA[
VITIS_LOOP_175_4:2 %empty_22 = trunc i32 %inp_5

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_175_4:3 %p_shl_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_22, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:4 %mul80 = sub i13 %p_shl_cast, i13 %trunc_ln153

]]></Node>
<StgValue><ssdm name="mul80"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_175_4:5 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then90:1 %icmp_ln184 = icmp_eq  i32 %inp_i_4, i32 34

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then90:2 %inp_i_5 = select i1 %icmp_ln184, i32 4294967294, i32 %inp_i_4

]]></Node>
<StgValue><ssdm name="inp_i_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then90:4 %store_ln147 = store i32 %inp_i_5, i32 %inp_i

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end96:0 %inp_1 = phi i32 %inp_6, void %if.then90, i32 %inp_5, void %for.body.split, i32 %inp_6, void %VITIS_LOOP_175_4.if.end96_crit_edge

]]></Node>
<StgValue><ssdm name="inp_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end96:1 %icmp_ln189 = icmp_ugt  i32 %inp_1, i32 216

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end96:2 %br_ln189 = br i1 %icmp_ln189, void %for.inc136, void %VITIS_LOOP_196_5

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_196_5:0 %kx_load_1 = load i32 %kx

]]></Node>
<StgValue><ssdm name="kx_load_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_196_5:1 %tmp = add i11 %trunc_ln153_4, i11 %trunc_ln153_3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="11">
<![CDATA[
VITIS_LOOP_196_5:2 %empty_23 = trunc i11 %tmp

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_196_5:3 %p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %empty_23, i5 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_196_5:4 %p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:5 %tmp1 = add i13 %trunc_ln153_2, i13 %trunc_ln153_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:6 %tmp3 = add i13 %p_shl4, i13 %p_shl3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:7 %thr_add219 = add i13 %tmp3, i13 %tmp1

]]></Node>
<StgValue><ssdm name="thr_add219"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_196_5:30 %kx_1 = add i32 %kx_load_1, i32 1

]]></Node>
<StgValue><ssdm name="kx_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_196_5:31 %icmp_ln202 = icmp_eq  i32 %kx_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_196_5:32 %br_ln202 = br i1 %icmp_ln202, void %VITIS_LOOP_196_5.for.inc136_crit_edge, void %if.then121

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_196_5.for.inc136_crit_edge:0 %store_ln146 = store i32 %kx_1, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_196_5.for.inc136_crit_edge:1 %br_ln202 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then121:0 %ky_load_1 = load i32 %ky

]]></Node>
<StgValue><ssdm name="ky_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:1 %ky_1 = add i32 %ky_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ky_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:2 %icmp_ln205 = icmp_eq  i32 %ky_1, i32 5

]]></Node>
<StgValue><ssdm name="icmp_ln205"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then121:3 %br_ln205 = br i1 %icmp_ln205, void %if.then121.for.inc136_crit_edge, void %if.then124

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:0 %store_ln146 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:1 %store_ln146 = store i32 %ky_1, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.then121.for.inc136_crit_edge:2 %br_ln205 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then124:0 %ox_load_1 = load i32 %ox

]]></Node>
<StgValue><ssdm name="ox_load_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then124:1 %ox_1 = add i32 %ox_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ox_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then124:2 %icmp_ln208 = icmp_eq  i32 %ox_1, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then124:3 %store_ln146 = store i32 0, i32 %ky

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then124:4 %br_ln208 = br i1 %icmp_ln208, void %if.then124.for.inc136_crit_edge, void %if.then127

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:0 %store_ln146 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:1 %store_ln146 = store i32 %ox_1, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then124.for.inc136_crit_edge:2 %br_ln208 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then127:0 %oy_load_1 = load i32 %oy

]]></Node>
<StgValue><ssdm name="oy_load_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then127:1 %oy_1 = add i32 %oy_load_1, i32 1

]]></Node>
<StgValue><ssdm name="oy_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then127:5 %store_ln146 = store i32 0, i32 %kx

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then127:6 %store_ln146 = store i32 0, i32 %ox

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %inElem_addr = getelementptr i16 %inElem, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="inElem_addr"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:12 %specpipeline_ln155 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln155"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:13 %specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc69:6 %in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
for.inc69:7 %trunc_ln171_2 = trunc i64 %in_r_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln171_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
for.inc69:8 %br_ln0 = br void %VITIS_LOOP_175_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
VITIS_LOOP_175_4:0 %storemerge = phi i16 %trunc_ln171_2, void %for.inc69, i16 %tmp_1, void %for.inc

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
VITIS_LOOP_175_4:1 %store_ln163 = store i16 %storemerge, i8 %inElem_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_175_4:5 %inElem_load = load i8 %inElem_addr_1

]]></Node>
<StgValue><ssdm name="inElem_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_175_4:6 %zext_ln177 = zext i13 %mul80

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_175_4:7 %inputBuf_addr = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="inputBuf_addr"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:8 %store_ln177 = store i16 %inElem_load, i13 %inputBuf_addr

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_175_4:9 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then127:2 %icmp_ln211 = icmp_eq  i32 %oy_1, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then127:3 %inp_7 = select i1 %icmp_ln211, i32 0, i32 %inp_1

]]></Node>
<StgValue><ssdm name="inp_7"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then127:4 %oy_2 = select i1 %icmp_ln211, i32 0, i32 %oy_1

]]></Node>
<StgValue><ssdm name="oy_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then127:7 %store_ln146 = store i32 %oy_2, i32 %oy

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln189" val="1"/>
<literal name="icmp_ln202" val="1"/>
<literal name="icmp_ln205" val="1"/>
<literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
if.then127:8 %br_ln215 = br void %for.inc136

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
for.inc136:0 %inp_4 = phi i32 %inp_7, void %if.then127, i32 %inp_1, void %if.end96, i32 %inp_1, void %VITIS_LOOP_196_5.for.inc136_crit_edge, i32 %inp_1, void %if.then121.for.inc136_crit_edge, i32 %inp_1, void %if.then124.for.inc136_crit_edge

]]></Node>
<StgValue><ssdm name="inp_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc136:1 %store_ln146 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
for.inc136:3 %br_ln153 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_175_4:9 %inElem_load_1 = load i8 %inElem_addr_2

]]></Node>
<StgValue><ssdm name="inElem_load_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:10 %add_ln177 = add i13 %mul80, i13 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_175_4:11 %zext_ln177_1 = zext i13 %add_ln177

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_175_4:12 %inputBuf_addr_1 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:13 %store_ln177 = store i16 %inElem_load_1, i13 %inputBuf_addr_1

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:14 %add_ln177_1 = add i13 %mul80, i13 2

]]></Node>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_175_4:15 %zext_ln177_2 = zext i13 %add_ln177_1

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_175_4:16 %inputBuf_addr_2 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln177_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
<literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
VITIS_LOOP_175_4:17 %store_ln177 = store i16 %storemerge, i13 %inputBuf_addr_2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:8 %empty_24 = shl i13 %thr_add219, i13 2

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:9 %thr_mul220 = sub i13 %empty_24, i13 %thr_add219

]]></Node>
<StgValue><ssdm name="thr_mul220"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_196_5:10 %zext_ln198 = zext i13 %thr_mul220

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_196_5:11 %inputBuf_addr_3 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198

]]></Node>
<StgValue><ssdm name="inputBuf_addr_3"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:12 %inElem_data = load i13 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="inElem_data"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:16 %add_ln198 = add i13 %thr_mul220, i13 1

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_196_5:17 %zext_ln198_1 = zext i13 %add_ln198

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_196_5:18 %inputBuf_addr_4 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198_1

]]></Node>
<StgValue><ssdm name="inputBuf_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:19 %inElem_data_1 = load i13 %inputBuf_addr_4

]]></Node>
<StgValue><ssdm name="inElem_data_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0">
<![CDATA[
if.end152.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:12 %inElem_data = load i13 %inputBuf_addr_3

]]></Node>
<StgValue><ssdm name="inElem_data"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_196_5:13 %sext_ln199 = sext i16 %inElem_data

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_196_5:14 %zext_ln199 = zext i32 %sext_ln199

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_196_5:15 %write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:19 %inElem_data_1 = load i13 %inputBuf_addr_4

]]></Node>
<StgValue><ssdm name="inElem_data_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_196_5:23 %add_ln198_1 = add i13 %thr_mul220, i13 2

]]></Node>
<StgValue><ssdm name="add_ln198_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_196_5:24 %zext_ln198_2 = zext i13 %add_ln198_1

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_196_5:25 %inputBuf_addr_5 = getelementptr i16 %inputBuf, i64 0, i64 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="inputBuf_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:26 %inElem_data_2 = load i13 %inputBuf_addr_5

]]></Node>
<StgValue><ssdm name="inElem_data_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_196_5:20 %sext_ln199_1 = sext i16 %inElem_data_1

]]></Node>
<StgValue><ssdm name="sext_ln199_1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_196_5:21 %zext_ln199_1 = zext i32 %sext_ln199_1

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:22 %write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="13" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:26 %inElem_data_2 = load i13 %inputBuf_addr_5

]]></Node>
<StgValue><ssdm name="inElem_data_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="16">
<![CDATA[
VITIS_LOOP_196_5:27 %sext_ln199_2 = sext i16 %inElem_data_2

]]></Node>
<StgValue><ssdm name="sext_ln199_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_196_5:28 %zext_ln199_2 = zext i32 %sext_ln199_2

]]></Node>
<StgValue><ssdm name="zext_ln199_2"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_196_5:29 %write_ln199 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln199_2

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
