<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="MSR value list and function to read and write them."><meta name="keywords" content="rust, rustlang, rust-lang, msr"><title>x86::msr - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-1f7d512b176f0f72.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Bold-124a1ca42af929b6.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-9def1262ebc682c9.css" id="mainThemeStyle"><link rel="stylesheet" id="themeStyle" href="../../static.files/light-ebce58d0a40c3431.css"><link rel="stylesheet" disabled href="../../static.files/dark-f23faae4a2daf9a6.css"><link rel="stylesheet" disabled href="../../static.files/ayu-94f39d4346842c1e.css"><script id="default-settings" ></script><script src="../../static.files/storage-d43fa987303ecbbb.js"></script><script defer src="../../static.files/main-c55e1eb52e1886b4.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../x86/index.html"><div class="logo-container"><img class="rust-logo" src="../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></div></a><h2></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../x86/index.html"><div class="logo-container"><img class="rust-logo" src="../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module msr</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#constants">Constants</a></li><li><a href="#functions">Functions</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-5ec35bf9ca753509.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn">Module <a href="../index.html">x86</a>::<wbr><a class="mod" href="#">msr</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../src/x86/msr.rs.html#1-3199">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>MSR value list and function to read and write them.</p>
</div></details><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.APIC_BASE.html" title="x86::msr::APIC_BASE constant">APIC_BASE</a></div><div class="item-right docblock-short">Section 10.4.4, Local APIC Status and Location.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.BIOS_UPDT_TRIG.html" title="x86::msr::BIOS_UPDT_TRIG constant">BIOS_UPDT_TRIG</a></div><div class="item-right docblock-short">BIOS Update Trigger Register.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.DEBUGCTLMSR.html" title="x86::msr::DEBUGCTLMSR constant">DEBUGCTLMSR</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.EBL_CR_POWERON.html" title="x86::msr::EBL_CR_POWERON constant">EBL_CR_POWERON</a></div><div class="item-right docblock-short">Processor Hard Power-On Configuration  (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_APERF.html" title="x86::msr::IA32_APERF constant">IA32_APERF</a></div><div class="item-right docblock-short">Actual Performance Frequency Clock Count (RW)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_APIC_BASE.html" title="x86::msr::IA32_APIC_BASE constant">IA32_APIC_BASE</a></div><div class="item-right docblock-short">APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC  Status and Location.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC0.html" title="x86::msr::IA32_A_PMC0 constant">IA32_A_PMC0</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  0) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC1.html" title="x86::msr::IA32_A_PMC1 constant">IA32_A_PMC1</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  1) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC2.html" title="x86::msr::IA32_A_PMC2 constant">IA32_A_PMC2</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  2) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC3.html" title="x86::msr::IA32_A_PMC3 constant">IA32_A_PMC3</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  3) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC4.html" title="x86::msr::IA32_A_PMC4 constant">IA32_A_PMC4</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  4) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC5.html" title="x86::msr::IA32_A_PMC5 constant">IA32_A_PMC5</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  5) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC6.html" title="x86::msr::IA32_A_PMC6 constant">IA32_A_PMC6</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  6) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_A_PMC7.html" title="x86::msr::IA32_A_PMC7 constant">IA32_A_PMC7</a></div><div class="item-right docblock-short">(If CPUID.0AH: EAX[15:8] &gt;  7) &amp; IA32_PERF_CAPABILITIES[ 13] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_BIOS_SIGN_ID.html" title="x86::msr::IA32_BIOS_SIGN_ID constant">IA32_BIOS_SIGN_ID</a></div><div class="item-right docblock-short">BIOS Update Signature ID (R/W) See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_BIOS_UPDT_TRIG.html" title="x86::msr::IA32_BIOS_UPDT_TRIG constant">IA32_BIOS_UPDT_TRIG</a></div><div class="item-right docblock-short">BIOS Update Trigger Register (W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_CLOCK_MODULATION.html" title="x86::msr::IA32_CLOCK_MODULATION constant">IA32_CLOCK_MODULATION</a></div><div class="item-right docblock-short">Clock Modulation (R/W)  See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named  IA32_THERM_CONTROL MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_CPU_DCA_CAP.html" title="x86::msr::IA32_CPU_DCA_CAP constant">IA32_CPU_DCA_CAP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_CSTAR.html" title="x86::msr::IA32_CSTAR constant">IA32_CSTAR</a></div><div class="item-right docblock-short">System Call Target Address the compatibility mode.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_DCA_0_CAP.html" title="x86::msr::IA32_DCA_0_CAP constant">IA32_DCA_0_CAP</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_DEBUGCTL.html" title="x86::msr::IA32_DEBUGCTL constant">IA32_DEBUGCTL</a></div><div class="item-right docblock-short">Debug Control (R/W)  Controls how several debug features are used. Bit definitions are  discussed in the referenced section.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_DS_AREA.html" title="x86::msr::IA32_DS_AREA constant">IA32_DS_AREA</a></div><div class="item-right docblock-short">DS Save Area (R/W) See Table 35-2. Points to the DS buffer management area, which is used to manage the  BTS and PEBS buffers. See Section 18.12.4, Debug Store (DS)  Mechanism.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_EFER.html" title="x86::msr::IA32_EFER constant">IA32_EFER</a></div><div class="item-right docblock-short">If (  CPUID.80000001.EDX.[bit  20] or  CPUID.80000001.EDX.[bit 29])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_ENERGY_PERF_BIAS.html" title="x86::msr::IA32_ENERGY_PERF_BIAS constant">IA32_ENERGY_PERF_BIAS</a></div><div class="item-right docblock-short">if CPUID.6H:ECX[3] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FEATURE_CONTROL.html" title="x86::msr::IA32_FEATURE_CONTROL constant">IA32_FEATURE_CONTROL</a></div><div class="item-right docblock-short">Control Features in IA-32 Processor (R/W) See Table 35-2 (If CPUID.01H:ECX.[bit 5])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FIXED_CTR0.html" title="x86::msr::IA32_FIXED_CTR0 constant">IA32_FIXED_CTR0</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 0 (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FIXED_CTR1.html" title="x86::msr::IA32_FIXED_CTR1 constant">IA32_FIXED_CTR1</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 1 (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FIXED_CTR2.html" title="x86::msr::IA32_FIXED_CTR2 constant">IA32_FIXED_CTR2</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 2 (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FIXED_CTR_CTRL.html" title="x86::msr::IA32_FIXED_CTR_CTRL constant">IA32_FIXED_CTR_CTRL</a></div><div class="item-right docblock-short">Fixed-Function-Counter Control Register (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FMASK.html" title="x86::msr::IA32_FMASK constant">IA32_FMASK</a></div><div class="item-right docblock-short">System Call Flag Mask (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_FS_BASE.html" title="x86::msr::IA32_FS_BASE constant">IA32_FS_BASE</a></div><div class="item-right docblock-short">Map of BASE Address of FS (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_GS_BASE.html" title="x86::msr::IA32_GS_BASE constant">IA32_GS_BASE</a></div><div class="item-right docblock-short">Map of BASE Address of GS (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_KERNEL_GSBASE.html" title="x86::msr::IA32_KERNEL_GSBASE constant">IA32_KERNEL_GSBASE</a></div><div class="item-right docblock-short">Swap Target of BASE Address of GS (R/W) See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_LSTAR.html" title="x86::msr::IA32_LSTAR constant">IA32_LSTAR</a></div><div class="item-right docblock-short">IA-32e Mode System Call Target Address (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_ADDR.html" title="x86::msr::IA32_MC0_ADDR constant">IA32_MC0_ADDR</a></div><div class="item-right docblock-short">See Section 14.3.2.3., IA32_MCi_ADDR MSRs .  The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR  will cause a general-protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_ADDR1.html" title="x86::msr::IA32_MC0_ADDR1 constant">IA32_MC0_ADDR1</a></div><div class="item-right docblock-short">P6 Family Processors</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_CTL.html" title="x86::msr::IA32_MC0_CTL constant">IA32_MC0_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_CTL2.html" title="x86::msr::IA32_MC0_CTL2 constant">IA32_MC0_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_MISC.html" title="x86::msr::IA32_MC0_MISC constant">IA32_MC0_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC0_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC0_STATUS.html" title="x86::msr::IA32_MC0_STATUS constant">IA32_MC0_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_ADDR.html" title="x86::msr::IA32_MC1_ADDR constant">IA32_MC1_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC1_ADDR register is either not implemented or  contains no address if the ADDRV flag in the IA32_MC1_STATUS  register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_ADDR2.html" title="x86::msr::IA32_MC1_ADDR2 constant">IA32_MC1_ADDR2</a></div><div class="item-right docblock-short">P6 Family Processors</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_CTL.html" title="x86::msr::IA32_MC1_CTL constant">IA32_MC1_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_CTL2.html" title="x86::msr::IA32_MC1_CTL2 constant">IA32_MC1_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_MISC.html" title="x86::msr::IA32_MC1_MISC constant">IA32_MC1_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC1_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC1_STATUS.html" title="x86::msr::IA32_MC1_STATUS constant">IA32_MC1_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_ADDR.html" title="x86::msr::IA32_MC2_ADDR constant">IA32_MC2_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_ADDR1.html" title="x86::msr::IA32_MC2_ADDR1 constant">IA32_MC2_ADDR1</a></div><div class="item-right docblock-short">P6 Family Processors</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_CTL.html" title="x86::msr::IA32_MC2_CTL constant">IA32_MC2_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_CTL2.html" title="x86::msr::IA32_MC2_CTL2 constant">IA32_MC2_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_MISC.html" title="x86::msr::IA32_MC2_MISC constant">IA32_MC2_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC2_STATUS.html" title="x86::msr::IA32_MC2_STATUS constant">IA32_MC2_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_ADDR.html" title="x86::msr::IA32_MC3_ADDR constant">IA32_MC3_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC3_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_ADDR1.html" title="x86::msr::IA32_MC3_ADDR1 constant">IA32_MC3_ADDR1</a></div><div class="item-right docblock-short">P6 Family Processors</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_CTL.html" title="x86::msr::IA32_MC3_CTL constant">IA32_MC3_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_CTL2.html" title="x86::msr::IA32_MC3_CTL2 constant">IA32_MC3_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_MISC.html" title="x86::msr::IA32_MC3_MISC constant">IA32_MC3_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC3_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC3_STATUS.html" title="x86::msr::IA32_MC3_STATUS constant">IA32_MC3_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_ADDR.html" title="x86::msr::IA32_MC4_ADDR constant">IA32_MC4_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_ADDR1.html" title="x86::msr::IA32_MC4_ADDR1 constant">IA32_MC4_ADDR1</a></div><div class="item-right docblock-short">P6 Family Processors</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_CTL.html" title="x86::msr::IA32_MC4_CTL constant">IA32_MC4_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_CTL2.html" title="x86::msr::IA32_MC4_CTL2 constant">IA32_MC4_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_MISC.html" title="x86::msr::IA32_MC4_MISC constant">IA32_MC4_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.   The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC4_STATUS.html" title="x86::msr::IA32_MC4_STATUS constant">IA32_MC4_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC5_ADDR1.html" title="x86::msr::IA32_MC5_ADDR1 constant">IA32_MC5_ADDR1</a></div><div class="item-right docblock-short">06_0FH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC5_CTL.html" title="x86::msr::IA32_MC5_CTL constant">IA32_MC5_CTL</a></div><div class="item-right docblock-short">06_0FH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC5_CTL2.html" title="x86::msr::IA32_MC5_CTL2 constant">IA32_MC5_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC5_MISC.html" title="x86::msr::IA32_MC5_MISC constant">IA32_MC5_MISC</a></div><div class="item-right docblock-short">06_0FH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC5_STATUS.html" title="x86::msr::IA32_MC5_STATUS constant">IA32_MC5_STATUS</a></div><div class="item-right docblock-short">06_0FH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC6_ADDR1.html" title="x86::msr::IA32_MC6_ADDR1 constant">IA32_MC6_ADDR1</a></div><div class="item-right docblock-short">06_1DH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC6_CTL.html" title="x86::msr::IA32_MC6_CTL constant">IA32_MC6_CTL</a></div><div class="item-right docblock-short">06_1DH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC6_CTL2.html" title="x86::msr::IA32_MC6_CTL2 constant">IA32_MC6_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC6_MISC.html" title="x86::msr::IA32_MC6_MISC constant">IA32_MC6_MISC</a></div><div class="item-right docblock-short">Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC6_STATUS.html" title="x86::msr::IA32_MC6_STATUS constant">IA32_MC6_STATUS</a></div><div class="item-right docblock-short">06_1DH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC7_ADDR1.html" title="x86::msr::IA32_MC7_ADDR1 constant">IA32_MC7_ADDR1</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC7_CTL.html" title="x86::msr::IA32_MC7_CTL constant">IA32_MC7_CTL</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC7_CTL2.html" title="x86::msr::IA32_MC7_CTL2 constant">IA32_MC7_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC7_MISC.html" title="x86::msr::IA32_MC7_MISC constant">IA32_MC7_MISC</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC7_STATUS.html" title="x86::msr::IA32_MC7_STATUS constant">IA32_MC7_STATUS</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC8_ADDR1.html" title="x86::msr::IA32_MC8_ADDR1 constant">IA32_MC8_ADDR1</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC8_CTL.html" title="x86::msr::IA32_MC8_CTL constant">IA32_MC8_CTL</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC8_CTL2.html" title="x86::msr::IA32_MC8_CTL2 constant">IA32_MC8_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC8_MISC.html" title="x86::msr::IA32_MC8_MISC constant">IA32_MC8_MISC</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC8_STATUS.html" title="x86::msr::IA32_MC8_STATUS constant">IA32_MC8_STATUS</a></div><div class="item-right docblock-short">06_1AH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC9_ADDR1.html" title="x86::msr::IA32_MC9_ADDR1 constant">IA32_MC9_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC9_CTL.html" title="x86::msr::IA32_MC9_CTL constant">IA32_MC9_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC9_CTL2.html" title="x86::msr::IA32_MC9_CTL2 constant">IA32_MC9_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC9_MISC.html" title="x86::msr::IA32_MC9_MISC constant">IA32_MC9_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC9_STATUS.html" title="x86::msr::IA32_MC9_STATUS constant">IA32_MC9_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC10_ADDR1.html" title="x86::msr::IA32_MC10_ADDR1 constant">IA32_MC10_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC10_CTL.html" title="x86::msr::IA32_MC10_CTL constant">IA32_MC10_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC10_CTL2.html" title="x86::msr::IA32_MC10_CTL2 constant">IA32_MC10_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC10_MISC.html" title="x86::msr::IA32_MC10_MISC constant">IA32_MC10_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC10_STATUS.html" title="x86::msr::IA32_MC10_STATUS constant">IA32_MC10_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC11_ADDR1.html" title="x86::msr::IA32_MC11_ADDR1 constant">IA32_MC11_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC11_CTL.html" title="x86::msr::IA32_MC11_CTL constant">IA32_MC11_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC11_CTL2.html" title="x86::msr::IA32_MC11_CTL2 constant">IA32_MC11_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC11_MISC.html" title="x86::msr::IA32_MC11_MISC constant">IA32_MC11_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC11_STATUS.html" title="x86::msr::IA32_MC11_STATUS constant">IA32_MC11_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC12_ADDR1.html" title="x86::msr::IA32_MC12_ADDR1 constant">IA32_MC12_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC12_CTL.html" title="x86::msr::IA32_MC12_CTL constant">IA32_MC12_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC12_CTL2.html" title="x86::msr::IA32_MC12_CTL2 constant">IA32_MC12_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC12_MISC.html" title="x86::msr::IA32_MC12_MISC constant">IA32_MC12_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC12_STATUS.html" title="x86::msr::IA32_MC12_STATUS constant">IA32_MC12_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC13_ADDR1.html" title="x86::msr::IA32_MC13_ADDR1 constant">IA32_MC13_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC13_CTL.html" title="x86::msr::IA32_MC13_CTL constant">IA32_MC13_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC13_CTL2.html" title="x86::msr::IA32_MC13_CTL2 constant">IA32_MC13_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC13_MISC.html" title="x86::msr::IA32_MC13_MISC constant">IA32_MC13_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC13_STATUS.html" title="x86::msr::IA32_MC13_STATUS constant">IA32_MC13_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC14_ADDR1.html" title="x86::msr::IA32_MC14_ADDR1 constant">IA32_MC14_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC14_CTL.html" title="x86::msr::IA32_MC14_CTL constant">IA32_MC14_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC14_CTL2.html" title="x86::msr::IA32_MC14_CTL2 constant">IA32_MC14_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC14_MISC.html" title="x86::msr::IA32_MC14_MISC constant">IA32_MC14_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC14_STATUS.html" title="x86::msr::IA32_MC14_STATUS constant">IA32_MC14_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC15_ADDR1.html" title="x86::msr::IA32_MC15_ADDR1 constant">IA32_MC15_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC15_CTL.html" title="x86::msr::IA32_MC15_CTL constant">IA32_MC15_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC15_CTL2.html" title="x86::msr::IA32_MC15_CTL2 constant">IA32_MC15_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC15_MISC.html" title="x86::msr::IA32_MC15_MISC constant">IA32_MC15_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC15_STATUS.html" title="x86::msr::IA32_MC15_STATUS constant">IA32_MC15_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC16_ADDR1.html" title="x86::msr::IA32_MC16_ADDR1 constant">IA32_MC16_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC16_CTL.html" title="x86::msr::IA32_MC16_CTL constant">IA32_MC16_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC16_CTL2.html" title="x86::msr::IA32_MC16_CTL2 constant">IA32_MC16_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC16_MISC.html" title="x86::msr::IA32_MC16_MISC constant">IA32_MC16_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC16_STATUS.html" title="x86::msr::IA32_MC16_STATUS constant">IA32_MC16_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC17_ADDR1.html" title="x86::msr::IA32_MC17_ADDR1 constant">IA32_MC17_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC17_CTL.html" title="x86::msr::IA32_MC17_CTL constant">IA32_MC17_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC17_CTL2.html" title="x86::msr::IA32_MC17_CTL2 constant">IA32_MC17_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC17_MISC.html" title="x86::msr::IA32_MC17_MISC constant">IA32_MC17_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC17_STATUS.html" title="x86::msr::IA32_MC17_STATUS constant">IA32_MC17_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC18_ADDR1.html" title="x86::msr::IA32_MC18_ADDR1 constant">IA32_MC18_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC18_CTL.html" title="x86::msr::IA32_MC18_CTL constant">IA32_MC18_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC18_CTL2.html" title="x86::msr::IA32_MC18_CTL2 constant">IA32_MC18_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC18_MISC.html" title="x86::msr::IA32_MC18_MISC constant">IA32_MC18_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC18_STATUS.html" title="x86::msr::IA32_MC18_STATUS constant">IA32_MC18_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC19_ADDR1.html" title="x86::msr::IA32_MC19_ADDR1 constant">IA32_MC19_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC19_CTL.html" title="x86::msr::IA32_MC19_CTL constant">IA32_MC19_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC19_CTL2.html" title="x86::msr::IA32_MC19_CTL2 constant">IA32_MC19_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC19_MISC.html" title="x86::msr::IA32_MC19_MISC constant">IA32_MC19_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC19_STATUS.html" title="x86::msr::IA32_MC19_STATUS constant">IA32_MC19_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC20_ADDR1.html" title="x86::msr::IA32_MC20_ADDR1 constant">IA32_MC20_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC20_CTL.html" title="x86::msr::IA32_MC20_CTL constant">IA32_MC20_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC20_CTL2.html" title="x86::msr::IA32_MC20_CTL2 constant">IA32_MC20_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC20_MISC.html" title="x86::msr::IA32_MC20_MISC constant">IA32_MC20_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC20_STATUS.html" title="x86::msr::IA32_MC20_STATUS constant">IA32_MC20_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC21_ADDR1.html" title="x86::msr::IA32_MC21_ADDR1 constant">IA32_MC21_ADDR1</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC21_CTL.html" title="x86::msr::IA32_MC21_CTL constant">IA32_MC21_CTL</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC21_CTL2.html" title="x86::msr::IA32_MC21_CTL2 constant">IA32_MC21_CTL2</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC21_MISC.html" title="x86::msr::IA32_MC21_MISC constant">IA32_MC21_MISC</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MC21_STATUS.html" title="x86::msr::IA32_MC21_STATUS constant">IA32_MC21_STATUS</a></div><div class="item-right docblock-short">06_2EH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MCG_CAP.html" title="x86::msr::IA32_MCG_CAP constant">IA32_MCG_CAP</a></div><div class="item-right docblock-short">Machine Check Capabilities (R) See Table 35-2. See Section 15.3.1.1,  IA32_MCG_CAP MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MCG_CTL.html" title="x86::msr::IA32_MCG_CTL constant">IA32_MCG_CTL</a></div><div class="item-right docblock-short">Machine Check Feature Enable (R/W) See Table 35-2. See Section 15.3.1.3, IA32_MCG_CTL MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MCG_STATUS.html" title="x86::msr::IA32_MCG_STATUS constant">IA32_MCG_STATUS</a></div><div class="item-right docblock-short">Machine Check Status. (R) See Table 35-2. See Section 15.3.1.2,  IA32_MCG_STATUS MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MISC_ENABLE.html" title="x86::msr::IA32_MISC_ENABLE constant">IA32_MISC_ENABLE</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MONITOR_FILTER_LINE_SIZE.html" title="x86::msr::IA32_MONITOR_FILTER_LINE_SIZE constant">IA32_MONITOR_FILTER_LINE_SIZE</a></div><div class="item-right docblock-short">See Section 8.10.5, Monitor/Mwait Address  Range Determination.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MONITOR_FILTER_SIZE.html" title="x86::msr::IA32_MONITOR_FILTER_SIZE constant">IA32_MONITOR_FILTER_SIZE</a></div><div class="item-right docblock-short">See Section 8.10.5, Monitor/Mwait Address Range Determination,   and see Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MPERF.html" title="x86::msr::IA32_MPERF constant">IA32_MPERF</a></div><div class="item-right docblock-short">Maximum Performance Frequency Clock Count (RW)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRRCAP.html" title="x86::msr::IA32_MTRRCAP constant">IA32_MTRRCAP</a></div><div class="item-right docblock-short">MTRR Information See Section 11.11.1, MTRR Feature  Identification. .</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_DEF_TYPE.html" title="x86::msr::IA32_MTRR_DEF_TYPE constant">IA32_MTRR_DEF_TYPE</a></div><div class="item-right docblock-short">Default Memory Types (R/W)  Sets the memory type for the regions of physical memory that are not  mapped by the MTRRs.  See Section 11.11.2.1, IA32_MTRR_DEF_TYPE MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_C0000.html" title="x86::msr::IA32_MTRR_FIX4K_C0000 constant">IA32_MTRR_FIX4K_C0000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_C8000.html" title="x86::msr::IA32_MTRR_FIX4K_C8000 constant">IA32_MTRR_FIX4K_C8000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_D0000.html" title="x86::msr::IA32_MTRR_FIX4K_D0000 constant">IA32_MTRR_FIX4K_D0000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_D8000.html" title="x86::msr::IA32_MTRR_FIX4K_D8000 constant">IA32_MTRR_FIX4K_D8000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_E0000.html" title="x86::msr::IA32_MTRR_FIX4K_E0000 constant">IA32_MTRR_FIX4K_E0000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_E8000.html" title="x86::msr::IA32_MTRR_FIX4K_E8000 constant">IA32_MTRR_FIX4K_E8000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_F0000.html" title="x86::msr::IA32_MTRR_FIX4K_F0000 constant">IA32_MTRR_FIX4K_F0000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX4K_F8000.html" title="x86::msr::IA32_MTRR_FIX4K_F8000 constant">IA32_MTRR_FIX4K_F8000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX16K_80000.html" title="x86::msr::IA32_MTRR_FIX16K_80000 constant">IA32_MTRR_FIX16K_80000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX16K_A0000.html" title="x86::msr::IA32_MTRR_FIX16K_A0000 constant">IA32_MTRR_FIX16K_A0000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_FIX64K_00000.html" title="x86::msr::IA32_MTRR_FIX64K_00000 constant">IA32_MTRR_FIX64K_00000</a></div><div class="item-right docblock-short">Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE0.html" title="x86::msr::IA32_MTRR_PHYSBASE0 constant">IA32_MTRR_PHYSBASE0</a></div><div class="item-right docblock-short">Variable Range Base MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE1.html" title="x86::msr::IA32_MTRR_PHYSBASE1 constant">IA32_MTRR_PHYSBASE1</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE2.html" title="x86::msr::IA32_MTRR_PHYSBASE2 constant">IA32_MTRR_PHYSBASE2</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE3.html" title="x86::msr::IA32_MTRR_PHYSBASE3 constant">IA32_MTRR_PHYSBASE3</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE4.html" title="x86::msr::IA32_MTRR_PHYSBASE4 constant">IA32_MTRR_PHYSBASE4</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE5.html" title="x86::msr::IA32_MTRR_PHYSBASE5 constant">IA32_MTRR_PHYSBASE5</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE6.html" title="x86::msr::IA32_MTRR_PHYSBASE6 constant">IA32_MTRR_PHYSBASE6</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE7.html" title="x86::msr::IA32_MTRR_PHYSBASE7 constant">IA32_MTRR_PHYSBASE7</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE8.html" title="x86::msr::IA32_MTRR_PHYSBASE8 constant">IA32_MTRR_PHYSBASE8</a></div><div class="item-right docblock-short">if IA32_MTRR_CAP[7:0] &gt;  8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSBASE9.html" title="x86::msr::IA32_MTRR_PHYSBASE9 constant">IA32_MTRR_PHYSBASE9</a></div><div class="item-right docblock-short">if IA32_MTRR_CAP[7:0] &gt;  9</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK0.html" title="x86::msr::IA32_MTRR_PHYSMASK0 constant">IA32_MTRR_PHYSMASK0</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK1.html" title="x86::msr::IA32_MTRR_PHYSMASK1 constant">IA32_MTRR_PHYSMASK1</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK2.html" title="x86::msr::IA32_MTRR_PHYSMASK2 constant">IA32_MTRR_PHYSMASK2</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs .</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK3.html" title="x86::msr::IA32_MTRR_PHYSMASK3 constant">IA32_MTRR_PHYSMASK3</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK4.html" title="x86::msr::IA32_MTRR_PHYSMASK4 constant">IA32_MTRR_PHYSMASK4</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK5.html" title="x86::msr::IA32_MTRR_PHYSMASK5 constant">IA32_MTRR_PHYSMASK5</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK6.html" title="x86::msr::IA32_MTRR_PHYSMASK6 constant">IA32_MTRR_PHYSMASK6</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK7.html" title="x86::msr::IA32_MTRR_PHYSMASK7 constant">IA32_MTRR_PHYSMASK7</a></div><div class="item-right docblock-short">Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK8.html" title="x86::msr::IA32_MTRR_PHYSMASK8 constant">IA32_MTRR_PHYSMASK8</a></div><div class="item-right docblock-short">if IA32_MTRR_CAP[7:0] &gt;  8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_MTRR_PHYSMASK9.html" title="x86::msr::IA32_MTRR_PHYSMASK9 constant">IA32_MTRR_PHYSMASK9</a></div><div class="item-right docblock-short">if IA32_MTRR_CAP[7:0] &gt;  9</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_P5_MC_ADDR.html" title="x86::msr::IA32_P5_MC_ADDR constant">IA32_P5_MC_ADDR</a></div><div class="item-right docblock-short">See Section 35.16, MSRs in Pentium Processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_P5_MC_TYPE.html" title="x86::msr::IA32_P5_MC_TYPE constant">IA32_P5_MC_TYPE</a></div><div class="item-right docblock-short">See Section 35.16, MSRs in Pentium Processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PACKAGE_THERM_INTERRUPT.html" title="x86::msr::IA32_PACKAGE_THERM_INTERRUPT constant">IA32_PACKAGE_THERM_INTERRUPT</a></div><div class="item-right docblock-short">If CPUID.06H: EAX[6] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PACKAGE_THERM_STATUS.html" title="x86::msr::IA32_PACKAGE_THERM_STATUS constant">IA32_PACKAGE_THERM_STATUS</a></div><div class="item-right docblock-short">If CPUID.06H: EAX[6] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PAT.html" title="x86::msr::IA32_PAT constant">IA32_PAT</a></div><div class="item-right docblock-short">Page Attribute Table See Section 11.11.2.2, Fixed Range MTRRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PEBS_ENABLE.html" title="x86::msr::IA32_PEBS_ENABLE constant">IA32_PEBS_ENABLE</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL0.html" title="x86::msr::IA32_PERFEVTSEL0 constant">IA32_PERFEVTSEL0</a></div><div class="item-right docblock-short">Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL1.html" title="x86::msr::IA32_PERFEVTSEL1 constant">IA32_PERFEVTSEL1</a></div><div class="item-right docblock-short">Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL2.html" title="x86::msr::IA32_PERFEVTSEL2 constant">IA32_PERFEVTSEL2</a></div><div class="item-right docblock-short">Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL3.html" title="x86::msr::IA32_PERFEVTSEL3 constant">IA32_PERFEVTSEL3</a></div><div class="item-right docblock-short">Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL4.html" title="x86::msr::IA32_PERFEVTSEL4 constant">IA32_PERFEVTSEL4</a></div><div class="item-right docblock-short">See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL5.html" title="x86::msr::IA32_PERFEVTSEL5 constant">IA32_PERFEVTSEL5</a></div><div class="item-right docblock-short">See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL6.html" title="x86::msr::IA32_PERFEVTSEL6 constant">IA32_PERFEVTSEL6</a></div><div class="item-right docblock-short">See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERFEVTSEL7.html" title="x86::msr::IA32_PERFEVTSEL7 constant">IA32_PERFEVTSEL7</a></div><div class="item-right docblock-short">See Table 35-2; If CPUID.0AH:EAX[15:8] = 8</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_CAPABILITIES.html" title="x86::msr::IA32_PERF_CAPABILITIES constant">IA32_PERF_CAPABILITIES</a></div><div class="item-right docblock-short">See Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_CTL.html" title="x86::msr::IA32_PERF_CTL constant">IA32_PERF_CTL</a></div><div class="item-right docblock-short">See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_GLOBAL_CTRL.html" title="x86::msr::IA32_PERF_GLOBAL_CTRL constant">IA32_PERF_GLOBAL_CTRL</a></div><div class="item-right docblock-short">See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_GLOBAL_OVF_CTRL.html" title="x86::msr::IA32_PERF_GLOBAL_OVF_CTRL constant">IA32_PERF_GLOBAL_OVF_CTRL</a></div><div class="item-right docblock-short">See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_GLOBAL_STAUS.html" title="x86::msr::IA32_PERF_GLOBAL_STAUS constant">IA32_PERF_GLOBAL_STAUS</a></div><div class="item-right docblock-short">See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PERF_STATUS.html" title="x86::msr::IA32_PERF_STATUS constant">IA32_PERF_STATUS</a></div><div class="item-right docblock-short">See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep® Technology.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PLATFORM_DCA_CAP.html" title="x86::msr::IA32_PLATFORM_DCA_CAP constant">IA32_PLATFORM_DCA_CAP</a></div><div class="item-right docblock-short">06_0FH</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PLATFORM_ID.html" title="x86::msr::IA32_PLATFORM_ID constant">IA32_PLATFORM_ID</a></div><div class="item-right docblock-short">Platform ID (R)  See Table 35-2. The operating system can use this MSR to  determine slot  information for the processor and the proper microcode update to load.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC0.html" title="x86::msr::IA32_PMC0 constant">IA32_PMC0</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC1.html" title="x86::msr::IA32_PMC1 constant">IA32_PMC1</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC2.html" title="x86::msr::IA32_PMC2 constant">IA32_PMC2</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC3.html" title="x86::msr::IA32_PMC3 constant">IA32_PMC3</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC4.html" title="x86::msr::IA32_PMC4 constant">IA32_PMC4</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC5.html" title="x86::msr::IA32_PMC5 constant">IA32_PMC5</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC6.html" title="x86::msr::IA32_PMC6 constant">IA32_PMC6</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PMC7.html" title="x86::msr::IA32_PMC7 constant">IA32_PMC7</a></div><div class="item-right docblock-short">Performance Counter Register  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_PQR_ASSOC.html" title="x86::msr::IA32_PQR_ASSOC constant">IA32_PQR_ASSOC</a></div><div class="item-right docblock-short">If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_QM_CTR.html" title="x86::msr::IA32_QM_CTR constant">IA32_QM_CTR</a></div><div class="item-right docblock-short">If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_QM_EVTSEL.html" title="x86::msr::IA32_QM_EVTSEL constant">IA32_QM_EVTSEL</a></div><div class="item-right docblock-short">If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SMBASE.html" title="x86::msr::IA32_SMBASE constant">IA32_SMBASE</a></div><div class="item-right docblock-short">If IA32_VMX_MISC[bit 15])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SMM_MONITOR_CTL.html" title="x86::msr::IA32_SMM_MONITOR_CTL constant">IA32_SMM_MONITOR_CTL</a></div><div class="item-right docblock-short">SMM Monitor Configuration (R/W) See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SMRR_PHYSBASE.html" title="x86::msr::IA32_SMRR_PHYSBASE constant">IA32_SMRR_PHYSBASE</a></div><div class="item-right docblock-short">See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SMRR_PHYSMASK.html" title="x86::msr::IA32_SMRR_PHYSMASK constant">IA32_SMRR_PHYSMASK</a></div><div class="item-right docblock-short">If IA32_MTRR_CAP[SMRR]  = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_STAR.html" title="x86::msr::IA32_STAR constant">IA32_STAR</a></div><div class="item-right docblock-short">System Call Target Address (R/W)  See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SYSENTER_CS.html" title="x86::msr::IA32_SYSENTER_CS constant">IA32_SYSENTER_CS</a></div><div class="item-right docblock-short">CS register target for CPL 0 code (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SYSENTER_EIP.html" title="x86::msr::IA32_SYSENTER_EIP constant">IA32_SYSENTER_EIP</a></div><div class="item-right docblock-short">CPL 0 code entry point (R/W) See Table 35-2. See Section 5.8.7, Performing  Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_SYSENTER_ESP.html" title="x86::msr::IA32_SYSENTER_ESP constant">IA32_SYSENTER_ESP</a></div><div class="item-right docblock-short">Stack pointer for CPL 0 stack (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_THERM_INTERRUPT.html" title="x86::msr::IA32_THERM_INTERRUPT constant">IA32_THERM_INTERRUPT</a></div><div class="item-right docblock-short">Thermal Interrupt Control (R/W) See Section 14.5.2, Thermal Monitor,  and see Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_THERM_STATUS.html" title="x86::msr::IA32_THERM_STATUS constant">IA32_THERM_STATUS</a></div><div class="item-right docblock-short">Thermal Monitor Status (R/W) See Section 14.5.2, Thermal Monitor,  and see  Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_TIME_STAMP_COUNTER.html" title="x86::msr::IA32_TIME_STAMP_COUNTER constant">IA32_TIME_STAMP_COUNTER</a></div><div class="item-right docblock-short">See Section 17.13, Time-Stamp Counter,  and see Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_TSC_ADJUST.html" title="x86::msr::IA32_TSC_ADJUST constant">IA32_TSC_ADJUST</a></div><div class="item-right docblock-short">Per-Logical-Processor TSC ADJUST (R/W) See Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_TSC_AUX.html" title="x86::msr::IA32_TSC_AUX constant">IA32_TSC_AUX</a></div><div class="item-right docblock-short">AUXILIARY TSC Signature. (R/W) See Table 35-2 and Section  17.13.2, IA32_TSC_AUX Register and RDTSCP Support.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_TSC_DEADLINE.html" title="x86::msr::IA32_TSC_DEADLINE constant">IA32_TSC_DEADLINE</a></div><div class="item-right docblock-short">TSC Target of Local APIC s TSC Deadline Mode (R/W)  See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_BASIC.html" title="x86::msr::IA32_VMX_BASIC constant">IA32_VMX_BASIC</a></div><div class="item-right docblock-short">Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2. See Appendix A.1, Basic VMX Information (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CR0_FIXED0.html" title="x86::msr::IA32_VMX_CR0_FIXED0 constant">IA32_VMX_CR0_FIXED0</a></div><div class="item-right docblock-short">Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CR0_FIXED1.html" title="x86::msr::IA32_VMX_CR0_FIXED1 constant">IA32_VMX_CR0_FIXED1</a></div><div class="item-right docblock-short">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CR4_FIXED0.html" title="x86::msr::IA32_VMX_CR4_FIXED0 constant">IA32_VMX_CR4_FIXED0</a></div><div class="item-right docblock-short">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CR4_FIXED1.html" title="x86::msr::IA32_VMX_CR4_FIXED1 constant">IA32_VMX_CR4_FIXED1</a></div><div class="item-right docblock-short">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CRO_FIXED0.html" title="x86::msr::IA32_VMX_CRO_FIXED0 constant">IA32_VMX_CRO_FIXED0</a></div><div class="item-right docblock-short">If CPUID.01H:ECX.[bit 5] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_CRO_FIXED1.html" title="x86::msr::IA32_VMX_CRO_FIXED1 constant">IA32_VMX_CRO_FIXED1</a></div><div class="item-right docblock-short">If CPUID.01H:ECX.[bit 5] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_ENTRY_CTLS.html" title="x86::msr::IA32_VMX_ENTRY_CTLS constant">IA32_VMX_ENTRY_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of VM-entry Controls (R/O) See Appendix A.5, VM-Entry Controls (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_EPT_VPID_CAP.html" title="x86::msr::IA32_VMX_EPT_VPID_CAP constant">IA32_VMX_EPT_VPID_CAP</a></div><div class="item-right docblock-short">If ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit 63], and either  IA32_VMX_PROCBASED_C TLS2[bit 33] or  IA32_VMX_PROCBASED_C TLS2[bit 37])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_EPT_VPID_ENUM.html" title="x86::msr::IA32_VMX_EPT_VPID_ENUM constant">IA32_VMX_EPT_VPID_ENUM</a></div><div class="item-right docblock-short">Capability Reporting Register of EPT and VPID (R/O)  See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_EXIT_CTLS.html" title="x86::msr::IA32_VMX_EXIT_CTLS constant">IA32_VMX_EXIT_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, VM-Exit Controls (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_FMFUNC.html" title="x86::msr::IA32_VMX_FMFUNC constant">IA32_VMX_FMFUNC</a></div><div class="item-right docblock-short">Capability Reporting Register of VM-function Controls (R/O) See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_MISC.html" title="x86::msr::IA32_VMX_MISC constant">IA32_VMX_MISC</a></div><div class="item-right docblock-short">Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, Miscellaneous Data (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_PINBASED_CTLS.html" title="x86::msr::IA32_VMX_PINBASED_CTLS constant">IA32_VMX_PINBASED_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of Pin-based VM-execution  Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_PROCBASED_CTLS.html" title="x86::msr::IA32_VMX_PROCBASED_CTLS constant">IA32_VMX_PROCBASED_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of Primary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_PROCBASED_CTLS2.html" title="x86::msr::IA32_VMX_PROCBASED_CTLS2 constant">IA32_VMX_PROCBASED_CTLS2</a></div><div class="item-right docblock-short">Capability Reporting Register of Secondary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9] and  IA32_VMX_PROCBASED_CTLS[bit 63])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_TRUE_ENTRY_CTLS.html" title="x86::msr::IA32_VMX_TRUE_ENTRY_CTLS constant">IA32_VMX_TRUE_ENTRY_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of VM-entry Flex Controls (R/O) See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_TRUE_EXIT_CTLS.html" title="x86::msr::IA32_VMX_TRUE_EXIT_CTLS constant">IA32_VMX_TRUE_EXIT_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of VM-exit Flex Controls (R/O) See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_TRUE_PINBASED_CTLS.html" title="x86::msr::IA32_VMX_TRUE_PINBASED_CTLS constant">IA32_VMX_TRUE_PINBASED_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of Pin-based VM-execution Flex  Controls (R/O) See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_TRUE_PROCBASED_CTLS.html" title="x86::msr::IA32_VMX_TRUE_PROCBASED_CTLS constant">IA32_VMX_TRUE_PROCBASED_CTLS</a></div><div class="item-right docblock-short">Capability Reporting Register of Primary Processor-based  VM-execution Flex Controls (R/O) See Table 35-2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_VMCS_ENUM.html" title="x86::msr::IA32_VMX_VMCS_ENUM constant">IA32_VMX_VMCS_ENUM</a></div><div class="item-right docblock-short">Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, VMCS Enumeration (If CPUID.01H:ECX.[bit 9])</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_VMX_VMFUNC.html" title="x86::msr::IA32_VMX_VMFUNC constant">IA32_VMX_VMFUNC</a></div><div class="item-right docblock-short">If( CPUID.01H:ECX.[bit 5] =  1 and IA32_VMX_BASIC[bit 55] )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_APICID.html" title="x86::msr::IA32_X2APIC_APICID constant">IA32_X2APIC_APICID</a></div><div class="item-right docblock-short">x2APIC ID register (R/O) See x2APIC Specification.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_CUR_COUNT.html" title="x86::msr::IA32_X2APIC_CUR_COUNT constant">IA32_X2APIC_CUR_COUNT</a></div><div class="item-right docblock-short">x2APIC Current Count register (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_DIV_CONF.html" title="x86::msr::IA32_X2APIC_DIV_CONF constant">IA32_X2APIC_DIV_CONF</a></div><div class="item-right docblock-short">x2APIC Divide Configuration register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_EOI.html" title="x86::msr::IA32_X2APIC_EOI constant">IA32_X2APIC_EOI</a></div><div class="item-right docblock-short">x2APIC End of Interrupt. If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ESR.html" title="x86::msr::IA32_X2APIC_ESR constant">IA32_X2APIC_ESR</a></div><div class="item-right docblock-short">Error Status Register. If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ICR.html" title="x86::msr::IA32_X2APIC_ICR constant">IA32_X2APIC_ICR</a></div><div class="item-right docblock-short">x2APIC Interrupt Command register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_INIT_COUNT.html" title="x86::msr::IA32_X2APIC_INIT_COUNT constant">IA32_X2APIC_INIT_COUNT</a></div><div class="item-right docblock-short">x2APIC Initial Count register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR0.html" title="x86::msr::IA32_X2APIC_IRR0 constant">IA32_X2APIC_IRR0</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [31:0] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR1.html" title="x86::msr::IA32_X2APIC_IRR1 constant">IA32_X2APIC_IRR1</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [63:32] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR2.html" title="x86::msr::IA32_X2APIC_IRR2 constant">IA32_X2APIC_IRR2</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [95:64] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR3.html" title="x86::msr::IA32_X2APIC_IRR3 constant">IA32_X2APIC_IRR3</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [127:96] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR4.html" title="x86::msr::IA32_X2APIC_IRR4 constant">IA32_X2APIC_IRR4</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [159:128] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR5.html" title="x86::msr::IA32_X2APIC_IRR5 constant">IA32_X2APIC_IRR5</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [191:160] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR6.html" title="x86::msr::IA32_X2APIC_IRR6 constant">IA32_X2APIC_IRR6</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [223:192] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_IRR7.html" title="x86::msr::IA32_X2APIC_IRR7 constant">IA32_X2APIC_IRR7</a></div><div class="item-right docblock-short">x2APIC Interrupt Request register bits [255:224] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR0.html" title="x86::msr::IA32_X2APIC_ISR0 constant">IA32_X2APIC_ISR0</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [31:0] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR1.html" title="x86::msr::IA32_X2APIC_ISR1 constant">IA32_X2APIC_ISR1</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [63:32] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR2.html" title="x86::msr::IA32_X2APIC_ISR2 constant">IA32_X2APIC_ISR2</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [95:64] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR3.html" title="x86::msr::IA32_X2APIC_ISR3 constant">IA32_X2APIC_ISR3</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [127:96] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR4.html" title="x86::msr::IA32_X2APIC_ISR4 constant">IA32_X2APIC_ISR4</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [159:128] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR5.html" title="x86::msr::IA32_X2APIC_ISR5 constant">IA32_X2APIC_ISR5</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [191:160] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR6.html" title="x86::msr::IA32_X2APIC_ISR6 constant">IA32_X2APIC_ISR6</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [223:192] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_ISR7.html" title="x86::msr::IA32_X2APIC_ISR7 constant">IA32_X2APIC_ISR7</a></div><div class="item-right docblock-short">x2APIC In-Service register bits [255:224] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LDR.html" title="x86::msr::IA32_X2APIC_LDR constant">IA32_X2APIC_LDR</a></div><div class="item-right docblock-short">x2APIC Logical Destination register (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_CMCI.html" title="x86::msr::IA32_X2APIC_LVT_CMCI constant">IA32_X2APIC_LVT_CMCI</a></div><div class="item-right docblock-short">x2APIC LVT Corrected Machine Check Interrupt register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_ERROR.html" title="x86::msr::IA32_X2APIC_LVT_ERROR constant">IA32_X2APIC_LVT_ERROR</a></div><div class="item-right docblock-short">If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_LINT0.html" title="x86::msr::IA32_X2APIC_LVT_LINT0 constant">IA32_X2APIC_LVT_LINT0</a></div><div class="item-right docblock-short">If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_LINT1.html" title="x86::msr::IA32_X2APIC_LVT_LINT1 constant">IA32_X2APIC_LVT_LINT1</a></div><div class="item-right docblock-short">If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_PMI.html" title="x86::msr::IA32_X2APIC_LVT_PMI constant">IA32_X2APIC_LVT_PMI</a></div><div class="item-right docblock-short">x2APIC LVT Performance Monitor register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_THERMAL.html" title="x86::msr::IA32_X2APIC_LVT_THERMAL constant">IA32_X2APIC_LVT_THERMAL</a></div><div class="item-right docblock-short">x2APIC LVT Thermal Sensor Interrupt register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_LVT_TIMER.html" title="x86::msr::IA32_X2APIC_LVT_TIMER constant">IA32_X2APIC_LVT_TIMER</a></div><div class="item-right docblock-short">x2APIC LVT Timer Interrupt register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_PPR.html" title="x86::msr::IA32_X2APIC_PPR constant">IA32_X2APIC_PPR</a></div><div class="item-right docblock-short">x2APIC Processor Priority register (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_SELF_IPI.html" title="x86::msr::IA32_X2APIC_SELF_IPI constant">IA32_X2APIC_SELF_IPI</a></div><div class="item-right docblock-short">If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_SIVR.html" title="x86::msr::IA32_X2APIC_SIVR constant">IA32_X2APIC_SIVR</a></div><div class="item-right docblock-short">x2APIC Spurious Interrupt Vector register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR0.html" title="x86::msr::IA32_X2APIC_TMR0 constant">IA32_X2APIC_TMR0</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [31:0] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR1.html" title="x86::msr::IA32_X2APIC_TMR1 constant">IA32_X2APIC_TMR1</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [63:32] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR2.html" title="x86::msr::IA32_X2APIC_TMR2 constant">IA32_X2APIC_TMR2</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [95:64] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR3.html" title="x86::msr::IA32_X2APIC_TMR3 constant">IA32_X2APIC_TMR3</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [127:96] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR4.html" title="x86::msr::IA32_X2APIC_TMR4 constant">IA32_X2APIC_TMR4</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [159:128] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR5.html" title="x86::msr::IA32_X2APIC_TMR5 constant">IA32_X2APIC_TMR5</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [191:160] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR6.html" title="x86::msr::IA32_X2APIC_TMR6 constant">IA32_X2APIC_TMR6</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [223:192] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TMR7.html" title="x86::msr::IA32_X2APIC_TMR7 constant">IA32_X2APIC_TMR7</a></div><div class="item-right docblock-short">x2APIC Trigger Mode register bits [255:224] (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_TPR.html" title="x86::msr::IA32_X2APIC_TPR constant">IA32_X2APIC_TPR</a></div><div class="item-right docblock-short">x2APIC Task Priority register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.IA32_X2APIC_VERSION.html" title="x86::msr::IA32_X2APIC_VERSION constant">IA32_X2APIC_VERSION</a></div><div class="item-right docblock-short">x2APIC Version. If ( CPUID.01H:ECX.[bit 21]  = 1 )</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.LASTBRANCHFROMIP.html" title="x86::msr::LASTBRANCHFROMIP constant">LASTBRANCHFROMIP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.LASTBRANCHTOIP.html" title="x86::msr::LASTBRANCHTOIP constant">LASTBRANCHTOIP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.LASTINTFROMIP.html" title="x86::msr::LASTINTFROMIP constant">LASTINTFROMIP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.LASTINTTOIP.html" title="x86::msr::LASTINTTOIP constant">LASTINTTOIP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC0_ADDR.html" title="x86::msr::MC0_ADDR constant">MC0_ADDR</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC0_CTL.html" title="x86::msr::MC0_CTL constant">MC0_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC0_MISC.html" title="x86::msr::MC0_MISC constant">MC0_MISC</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in the P6 family  processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC0_STATUS.html" title="x86::msr::MC0_STATUS constant">MC0_STATUS</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC1_ADDR.html" title="x86::msr::MC1_ADDR constant">MC1_ADDR</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC1_CTL.html" title="x86::msr::MC1_CTL constant">MC1_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC1_MISC.html" title="x86::msr::MC1_MISC constant">MC1_MISC</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in the P6 family  processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC1_STATUS.html" title="x86::msr::MC1_STATUS constant">MC1_STATUS</a></div><div class="item-right docblock-short">Bit definitions same as MC0_STATUS.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC2_ADDR.html" title="x86::msr::MC2_ADDR constant">MC2_ADDR</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC2_CTL.html" title="x86::msr::MC2_CTL constant">MC2_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC2_MISC.html" title="x86::msr::MC2_MISC constant">MC2_MISC</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in the P6 family  processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC2_STATUS.html" title="x86::msr::MC2_STATUS constant">MC2_STATUS</a></div><div class="item-right docblock-short">Bit definitions same as MC0_STATUS.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC3_ADDR.html" title="x86::msr::MC3_ADDR constant">MC3_ADDR</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC3_CTL.html" title="x86::msr::MC3_CTL constant">MC3_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC3_MISC.html" title="x86::msr::MC3_MISC constant">MC3_MISC</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in the P6 family  processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC3_STATUS.html" title="x86::msr::MC3_STATUS constant">MC3_STATUS</a></div><div class="item-right docblock-short">Bit definitions same as MC0_STATUS.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC4_ADDR.html" title="x86::msr::MC4_ADDR constant">MC4_ADDR</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in P6 Family processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC4_CTL.html" title="x86::msr::MC4_CTL constant">MC4_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC4_MISC.html" title="x86::msr::MC4_MISC constant">MC4_MISC</a></div><div class="item-right docblock-short">Defined in MCA architecture but not implemented in the P6 family  processors.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MC4_STATUS.html" title="x86::msr::MC4_STATUS constant">MC4_STATUS</a></div><div class="item-right docblock-short">Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are  hardcoded to 1.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MCG_CAP.html" title="x86::msr::MCG_CAP constant">MCG_CAP</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MCG_CTL.html" title="x86::msr::MCG_CTL constant">MCG_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MCG_STATUS.html" title="x86::msr::MCG_STATUS constant">MCG_STATUS</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ALF_ESCR0.html" title="x86::msr::MSR_ALF_ESCR0 constant">MSR_ALF_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ALF_ESCR1.html" title="x86::msr::MSR_ALF_ESCR1 constant">MSR_ALF_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_BOX_CTRL.html" title="x86::msr::MSR_B0_PMON_BOX_CTRL constant">MSR_B0_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_B0_PMON_BOX_OVF_CTRL constant">MSR_B0_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_BOX_STATUS.html" title="x86::msr::MSR_B0_PMON_BOX_STATUS constant">MSR_B0_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_CTR0.html" title="x86::msr::MSR_B0_PMON_CTR0 constant">MSR_B0_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_CTR1.html" title="x86::msr::MSR_B0_PMON_CTR1 constant">MSR_B0_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_CTR2.html" title="x86::msr::MSR_B0_PMON_CTR2 constant">MSR_B0_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_CTR3.html" title="x86::msr::MSR_B0_PMON_CTR3 constant">MSR_B0_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL0.html" title="x86::msr::MSR_B0_PMON_EVNT_SEL0 constant">MSR_B0_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL1.html" title="x86::msr::MSR_B0_PMON_EVNT_SEL1 constant">MSR_B0_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL2.html" title="x86::msr::MSR_B0_PMON_EVNT_SEL2 constant">MSR_B0_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_EVNT_SEL3.html" title="x86::msr::MSR_B0_PMON_EVNT_SEL3 constant">MSR_B0_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_MASK.html" title="x86::msr::MSR_B0_PMON_MASK constant">MSR_B0_PMON_MASK</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon local box mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B0_PMON_MATCH.html" title="x86::msr::MSR_B0_PMON_MATCH constant">MSR_B0_PMON_MATCH</a></div><div class="item-right docblock-short">Uncore B-box 0 perfmon local box match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_BOX_CTRL.html" title="x86::msr::MSR_B1_PMON_BOX_CTRL constant">MSR_B1_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_B1_PMON_BOX_OVF_CTRL constant">MSR_B1_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_BOX_STATUS.html" title="x86::msr::MSR_B1_PMON_BOX_STATUS constant">MSR_B1_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_CTR0.html" title="x86::msr::MSR_B1_PMON_CTR0 constant">MSR_B1_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_CTR1.html" title="x86::msr::MSR_B1_PMON_CTR1 constant">MSR_B1_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_CTR2.html" title="x86::msr::MSR_B1_PMON_CTR2 constant">MSR_B1_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_CTR3.html" title="x86::msr::MSR_B1_PMON_CTR3 constant">MSR_B1_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL0.html" title="x86::msr::MSR_B1_PMON_EVNT_SEL0 constant">MSR_B1_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL1.html" title="x86::msr::MSR_B1_PMON_EVNT_SEL1 constant">MSR_B1_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL2.html" title="x86::msr::MSR_B1_PMON_EVNT_SEL2 constant">MSR_B1_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_EVNT_SEL3.html" title="x86::msr::MSR_B1_PMON_EVNT_SEL3 constant">MSR_B1_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore B-box 1vperfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_MASK.html" title="x86::msr::MSR_B1_PMON_MASK constant">MSR_B1_PMON_MASK</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon local box mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_B1_PMON_MATCH.html" title="x86::msr::MSR_B1_PMON_MATCH constant">MSR_B1_PMON_MATCH</a></div><div class="item-right docblock-short">Uncore B-box 1 perfmon local box match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BBL_CR_CTL.html" title="x86::msr::MSR_BBL_CR_CTL constant">MSR_BBL_CR_CTL</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BBL_CR_CTL3.html" title="x86::msr::MSR_BBL_CR_CTL3 constant">MSR_BBL_CR_CTL3</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_CCCR0.html" title="x86::msr::MSR_BPU_CCCR0 constant">MSR_BPU_CCCR0</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_CCCR1.html" title="x86::msr::MSR_BPU_CCCR1 constant">MSR_BPU_CCCR1</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_CCCR2.html" title="x86::msr::MSR_BPU_CCCR2 constant">MSR_BPU_CCCR2</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_CCCR3.html" title="x86::msr::MSR_BPU_CCCR3 constant">MSR_BPU_CCCR3</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_COUNTER0.html" title="x86::msr::MSR_BPU_COUNTER0 constant">MSR_BPU_COUNTER0</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_COUNTER1.html" title="x86::msr::MSR_BPU_COUNTER1 constant">MSR_BPU_COUNTER1</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_COUNTER2.html" title="x86::msr::MSR_BPU_COUNTER2 constant">MSR_BPU_COUNTER2</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_COUNTER3.html" title="x86::msr::MSR_BPU_COUNTER3 constant">MSR_BPU_COUNTER3</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_ESCR0.html" title="x86::msr::MSR_BPU_ESCR0 constant">MSR_BPU_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BPU_ESCR1.html" title="x86::msr::MSR_BPU_ESCR1 constant">MSR_BPU_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BSU_ESCR0.html" title="x86::msr::MSR_BSU_ESCR0 constant">MSR_BSU_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_BSU_ESCR1.html" title="x86::msr::MSR_BSU_ESCR1 constant">MSR_BSU_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_BOX_CTRL.html" title="x86::msr::MSR_C0_PMON_BOX_CTRL constant">MSR_C0_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C0_PMON_BOX_OVF_CTRL constant">MSR_C0_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_BOX_STATUS.html" title="x86::msr::MSR_C0_PMON_BOX_STATUS constant">MSR_C0_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR0.html" title="x86::msr::MSR_C0_PMON_CTR0 constant">MSR_C0_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR1.html" title="x86::msr::MSR_C0_PMON_CTR1 constant">MSR_C0_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR2.html" title="x86::msr::MSR_C0_PMON_CTR2 constant">MSR_C0_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR3.html" title="x86::msr::MSR_C0_PMON_CTR3 constant">MSR_C0_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR4.html" title="x86::msr::MSR_C0_PMON_CTR4 constant">MSR_C0_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_CTR5.html" title="x86::msr::MSR_C0_PMON_CTR5 constant">MSR_C0_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL0 constant">MSR_C0_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL1 constant">MSR_C0_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL2 constant">MSR_C0_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL3 constant">MSR_C0_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL4 constant">MSR_C0_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C0_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C0_PMON_EVNT_SEL5 constant">MSR_C0_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_BOX_CTRL.html" title="x86::msr::MSR_C1_PMON_BOX_CTRL constant">MSR_C1_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C1_PMON_BOX_OVF_CTRL constant">MSR_C1_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_BOX_STATUS.html" title="x86::msr::MSR_C1_PMON_BOX_STATUS constant">MSR_C1_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR0.html" title="x86::msr::MSR_C1_PMON_CTR0 constant">MSR_C1_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR1.html" title="x86::msr::MSR_C1_PMON_CTR1 constant">MSR_C1_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR2.html" title="x86::msr::MSR_C1_PMON_CTR2 constant">MSR_C1_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR3.html" title="x86::msr::MSR_C1_PMON_CTR3 constant">MSR_C1_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR4.html" title="x86::msr::MSR_C1_PMON_CTR4 constant">MSR_C1_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_CTR5.html" title="x86::msr::MSR_C1_PMON_CTR5 constant">MSR_C1_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL0 constant">MSR_C1_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL1 constant">MSR_C1_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL2 constant">MSR_C1_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL3 constant">MSR_C1_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL4 constant">MSR_C1_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C1_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C1_PMON_EVNT_SEL5 constant">MSR_C1_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_BOX_CTRL.html" title="x86::msr::MSR_C2_PMON_BOX_CTRL constant">MSR_C2_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C2_PMON_BOX_OVF_CTRL constant">MSR_C2_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_BOX_STATUS.html" title="x86::msr::MSR_C2_PMON_BOX_STATUS constant">MSR_C2_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR0.html" title="x86::msr::MSR_C2_PMON_CTR0 constant">MSR_C2_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR1.html" title="x86::msr::MSR_C2_PMON_CTR1 constant">MSR_C2_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR2.html" title="x86::msr::MSR_C2_PMON_CTR2 constant">MSR_C2_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR3.html" title="x86::msr::MSR_C2_PMON_CTR3 constant">MSR_C2_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR4.html" title="x86::msr::MSR_C2_PMON_CTR4 constant">MSR_C2_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_CTR5.html" title="x86::msr::MSR_C2_PMON_CTR5 constant">MSR_C2_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL0 constant">MSR_C2_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL1 constant">MSR_C2_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL2 constant">MSR_C2_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL3 constant">MSR_C2_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL4 constant">MSR_C2_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C2_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C2_PMON_EVNT_SEL5 constant">MSR_C2_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 2 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_BOX_CTRL.html" title="x86::msr::MSR_C3_PMON_BOX_CTRL constant">MSR_C3_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C3_PMON_BOX_OVF_CTRL constant">MSR_C3_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_BOX_STATUS.html" title="x86::msr::MSR_C3_PMON_BOX_STATUS constant">MSR_C3_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR0.html" title="x86::msr::MSR_C3_PMON_CTR0 constant">MSR_C3_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR1.html" title="x86::msr::MSR_C3_PMON_CTR1 constant">MSR_C3_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR2.html" title="x86::msr::MSR_C3_PMON_CTR2 constant">MSR_C3_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR3.html" title="x86::msr::MSR_C3_PMON_CTR3 constant">MSR_C3_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR4.html" title="x86::msr::MSR_C3_PMON_CTR4 constant">MSR_C3_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_CTR5.html" title="x86::msr::MSR_C3_PMON_CTR5 constant">MSR_C3_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL0 constant">MSR_C3_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL1 constant">MSR_C3_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL2 constant">MSR_C3_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL3 constant">MSR_C3_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL4 constant">MSR_C3_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C3_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C3_PMON_EVNT_SEL5 constant">MSR_C3_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 3 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_BOX_CTRL.html" title="x86::msr::MSR_C4_PMON_BOX_CTRL constant">MSR_C4_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C4_PMON_BOX_OVF_CTRL constant">MSR_C4_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_BOX_STATUS.html" title="x86::msr::MSR_C4_PMON_BOX_STATUS constant">MSR_C4_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR0.html" title="x86::msr::MSR_C4_PMON_CTR0 constant">MSR_C4_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR1.html" title="x86::msr::MSR_C4_PMON_CTR1 constant">MSR_C4_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR2.html" title="x86::msr::MSR_C4_PMON_CTR2 constant">MSR_C4_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR3.html" title="x86::msr::MSR_C4_PMON_CTR3 constant">MSR_C4_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR4.html" title="x86::msr::MSR_C4_PMON_CTR4 constant">MSR_C4_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_CTR5.html" title="x86::msr::MSR_C4_PMON_CTR5 constant">MSR_C4_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL0 constant">MSR_C4_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL1 constant">MSR_C4_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL2 constant">MSR_C4_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL3 constant">MSR_C4_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL4 constant">MSR_C4_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C4_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C4_PMON_EVNT_SEL5 constant">MSR_C4_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 4 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_BOX_CTRL.html" title="x86::msr::MSR_C5_PMON_BOX_CTRL constant">MSR_C5_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C5_PMON_BOX_OVF_CTRL constant">MSR_C5_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_BOX_STATUS.html" title="x86::msr::MSR_C5_PMON_BOX_STATUS constant">MSR_C5_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR0.html" title="x86::msr::MSR_C5_PMON_CTR0 constant">MSR_C5_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR1.html" title="x86::msr::MSR_C5_PMON_CTR1 constant">MSR_C5_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR2.html" title="x86::msr::MSR_C5_PMON_CTR2 constant">MSR_C5_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR3.html" title="x86::msr::MSR_C5_PMON_CTR3 constant">MSR_C5_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR4.html" title="x86::msr::MSR_C5_PMON_CTR4 constant">MSR_C5_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_CTR5.html" title="x86::msr::MSR_C5_PMON_CTR5 constant">MSR_C5_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL0 constant">MSR_C5_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL1 constant">MSR_C5_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL2 constant">MSR_C5_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL3 constant">MSR_C5_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL4 constant">MSR_C5_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C5_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C5_PMON_EVNT_SEL5 constant">MSR_C5_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 5 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_BOX_CTRL.html" title="x86::msr::MSR_C6_PMON_BOX_CTRL constant">MSR_C6_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C6_PMON_BOX_OVF_CTRL constant">MSR_C6_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_BOX_STATUS.html" title="x86::msr::MSR_C6_PMON_BOX_STATUS constant">MSR_C6_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR0.html" title="x86::msr::MSR_C6_PMON_CTR0 constant">MSR_C6_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR1.html" title="x86::msr::MSR_C6_PMON_CTR1 constant">MSR_C6_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR2.html" title="x86::msr::MSR_C6_PMON_CTR2 constant">MSR_C6_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR3.html" title="x86::msr::MSR_C6_PMON_CTR3 constant">MSR_C6_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR4.html" title="x86::msr::MSR_C6_PMON_CTR4 constant">MSR_C6_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_CTR5.html" title="x86::msr::MSR_C6_PMON_CTR5 constant">MSR_C6_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL0 constant">MSR_C6_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL1 constant">MSR_C6_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL2 constant">MSR_C6_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL3 constant">MSR_C6_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL4 constant">MSR_C6_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C6_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C6_PMON_EVNT_SEL5 constant">MSR_C6_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 6 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_BOX_CTRL.html" title="x86::msr::MSR_C7_PMON_BOX_CTRL constant">MSR_C7_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C7_PMON_BOX_OVF_CTRL constant">MSR_C7_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_BOX_STATUS.html" title="x86::msr::MSR_C7_PMON_BOX_STATUS constant">MSR_C7_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR0.html" title="x86::msr::MSR_C7_PMON_CTR0 constant">MSR_C7_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR1.html" title="x86::msr::MSR_C7_PMON_CTR1 constant">MSR_C7_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR2.html" title="x86::msr::MSR_C7_PMON_CTR2 constant">MSR_C7_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR3.html" title="x86::msr::MSR_C7_PMON_CTR3 constant">MSR_C7_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR4.html" title="x86::msr::MSR_C7_PMON_CTR4 constant">MSR_C7_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_CTR5.html" title="x86::msr::MSR_C7_PMON_CTR5 constant">MSR_C7_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL0 constant">MSR_C7_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL1 constant">MSR_C7_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL2 constant">MSR_C7_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL3 constant">MSR_C7_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL4 constant">MSR_C7_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C7_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C7_PMON_EVNT_SEL5 constant">MSR_C7_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 7 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_BOX_CTRL.html" title="x86::msr::MSR_C8_PMON_BOX_CTRL constant">MSR_C8_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C8_PMON_BOX_OVF_CTRL constant">MSR_C8_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_BOX_STATUS.html" title="x86::msr::MSR_C8_PMON_BOX_STATUS constant">MSR_C8_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR0.html" title="x86::msr::MSR_C8_PMON_CTR0 constant">MSR_C8_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR1.html" title="x86::msr::MSR_C8_PMON_CTR1 constant">MSR_C8_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR2.html" title="x86::msr::MSR_C8_PMON_CTR2 constant">MSR_C8_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR3.html" title="x86::msr::MSR_C8_PMON_CTR3 constant">MSR_C8_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR4.html" title="x86::msr::MSR_C8_PMON_CTR4 constant">MSR_C8_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_CTR5.html" title="x86::msr::MSR_C8_PMON_CTR5 constant">MSR_C8_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL0 constant">MSR_C8_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL1 constant">MSR_C8_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL2 constant">MSR_C8_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL3 constant">MSR_C8_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL4 constant">MSR_C8_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C8_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C8_PMON_EVNT_SEL5 constant">MSR_C8_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 8 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_BOX_CTRL.html" title="x86::msr::MSR_C9_PMON_BOX_CTRL constant">MSR_C9_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_C9_PMON_BOX_OVF_CTRL constant">MSR_C9_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_BOX_STATUS.html" title="x86::msr::MSR_C9_PMON_BOX_STATUS constant">MSR_C9_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR0.html" title="x86::msr::MSR_C9_PMON_CTR0 constant">MSR_C9_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR1.html" title="x86::msr::MSR_C9_PMON_CTR1 constant">MSR_C9_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR2.html" title="x86::msr::MSR_C9_PMON_CTR2 constant">MSR_C9_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR3.html" title="x86::msr::MSR_C9_PMON_CTR3 constant">MSR_C9_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR4.html" title="x86::msr::MSR_C9_PMON_CTR4 constant">MSR_C9_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_CTR5.html" title="x86::msr::MSR_C9_PMON_CTR5 constant">MSR_C9_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL0.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL0 constant">MSR_C9_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL1.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL1 constant">MSR_C9_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL2.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL2 constant">MSR_C9_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL3.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL3 constant">MSR_C9_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL4.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL4 constant">MSR_C9_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_C9_PMON_EVNT_SEL5.html" title="x86::msr::MSR_C9_PMON_EVNT_SEL5 constant">MSR_C9_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore C-box 9 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_CONTROL.html" title="x86::msr::MSR_CONFIG_TDP_CONTROL constant">MSR_CONFIG_TDP_CONTROL</a></div><div class="item-right docblock-short">ConfigTDP Control (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL1.html" title="x86::msr::MSR_CONFIG_TDP_LEVEL1 constant">MSR_CONFIG_TDP_LEVEL1</a></div><div class="item-right docblock-short">ConfigTDP Level 1 ratio and power level (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_LEVEL2.html" title="x86::msr::MSR_CONFIG_TDP_LEVEL2 constant">MSR_CONFIG_TDP_LEVEL2</a></div><div class="item-right docblock-short">ConfigTDP Level 2 ratio and power level (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CONFIG_TDP_NOMINAL.html" title="x86::msr::MSR_CONFIG_TDP_NOMINAL constant">MSR_CONFIG_TDP_NOMINAL</a></div><div class="item-right docblock-short">Nominal TDP Ratio (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C1_RESIDENCY.html" title="x86::msr::MSR_CORE_C1_RESIDENCY constant">MSR_CORE_C1_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C3_RESIDENCY.html" title="x86::msr::MSR_CORE_C3_RESIDENCY constant">MSR_CORE_C3_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C4_RESIDENCY.html" title="x86::msr::MSR_CORE_C4_RESIDENCY constant">MSR_CORE_C4_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C6_RESIDENCY.html" title="x86::msr::MSR_CORE_C6_RESIDENCY constant">MSR_CORE_C6_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CORE_C7_RESIDENCY.html" title="x86::msr::MSR_CORE_C7_RESIDENCY constant">MSR_CORE_C7_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR0.html" title="x86::msr::MSR_CRU_ESCR0 constant">MSR_CRU_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR1.html" title="x86::msr::MSR_CRU_ESCR1 constant">MSR_CRU_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR2.html" title="x86::msr::MSR_CRU_ESCR2 constant">MSR_CRU_ESCR2</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR3.html" title="x86::msr::MSR_CRU_ESCR3 constant">MSR_CRU_ESCR3</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR4.html" title="x86::msr::MSR_CRU_ESCR4 constant">MSR_CRU_ESCR4</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_CRU_ESCR5.html" title="x86::msr::MSR_CRU_ESCR5 constant">MSR_CRU_ESCR5</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DAC_ESCR0.html" title="x86::msr::MSR_DAC_ESCR0 constant">MSR_DAC_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DAC_ESCR1.html" title="x86::msr::MSR_DAC_ESCR1 constant">MSR_DAC_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DEBUGCTLA.html" title="x86::msr::MSR_DEBUGCTLA constant">MSR_DEBUGCTLA</a></div><div class="item-right docblock-short">Debug Control (R/W)  Controls how several debug features are used. Bit  definitions are discussed in the referenced section. See Section 17.9.1, MSR_DEBUGCTLA MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DEBUGCTLB.html" title="x86::msr::MSR_DEBUGCTLB constant">MSR_DEBUGCTLB</a></div><div class="item-right docblock-short">Debug Control (R/W)  Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_ENERGY_STATUS.html" title="x86::msr::MSR_DRAM_ENERGY_STATUS constant">MSR_DRAM_ENERGY_STATUS</a></div><div class="item-right docblock-short">DRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_PERF_STATUS.html" title="x86::msr::MSR_DRAM_PERF_STATUS constant">MSR_DRAM_PERF_STATUS</a></div><div class="item-right docblock-short">DRAM Performance Throttling Status (R/O) See Section 14.7.5,  DRAM RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_POWER_INFO.html" title="x86::msr::MSR_DRAM_POWER_INFO constant">MSR_DRAM_POWER_INFO</a></div><div class="item-right docblock-short">DRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_DRAM_POWER_LIMIT.html" title="x86::msr::MSR_DRAM_POWER_LIMIT constant">MSR_DRAM_POWER_LIMIT</a></div><div class="item-right docblock-short">DRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, DRAM RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EBC_FREQUENCY_ID.html" title="x86::msr::MSR_EBC_FREQUENCY_ID constant">MSR_EBC_FREQUENCY_ID</a></div><div class="item-right docblock-short">Processor Frequency Configuration The bit field layout of this MSR varies according to  the MODEL value in the CPUID version  information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL  encoding equal or greater than 2.  (R) The field Indicates the current processor  frequency configuration.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EBC_HARD_POWERON.html" title="x86::msr::MSR_EBC_HARD_POWERON constant">MSR_EBC_HARD_POWERON</a></div><div class="item-right docblock-short">Processor Hard Power-On Configuration (R/W) Enables and disables processor features;  (R) indicates current processor configuration.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EBC_SOFT_POWERON.html" title="x86::msr::MSR_EBC_SOFT_POWERON constant">MSR_EBC_SOFT_POWERON</a></div><div class="item-right docblock-short">Processor Soft Power-On Configuration (R/W)  Enables and disables processor features.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EBL_CR_POWERON.html" title="x86::msr::MSR_EBL_CR_POWERON constant">MSR_EBL_CR_POWERON</a></div><div class="item-right docblock-short">Processor Hard Power-On Configuration (R/W) Enables and  disables processor features;  (R) indicates current processor configuration.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EFSB_DRDY0.html" title="x86::msr::MSR_EFSB_DRDY0 constant">MSR_EFSB_DRDY0</a></div><div class="item-right docblock-short">EFSB DRDY Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EFSB_DRDY1.html" title="x86::msr::MSR_EFSB_DRDY1 constant">MSR_EFSB_DRDY1</a></div><div class="item-right docblock-short">EFSB DRDY Event Control and Counter  Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL0.html" title="x86::msr::MSR_EMON_L3_CTR_CTL0 constant">MSR_EMON_L3_CTR_CTL0</a></div><div class="item-right docblock-short">GBUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL1.html" title="x86::msr::MSR_EMON_L3_CTR_CTL1 constant">MSR_EMON_L3_CTR_CTL1</a></div><div class="item-right docblock-short">GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL2.html" title="x86::msr::MSR_EMON_L3_CTR_CTL2 constant">MSR_EMON_L3_CTR_CTL2</a></div><div class="item-right docblock-short">GSNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL3.html" title="x86::msr::MSR_EMON_L3_CTR_CTL3 constant">MSR_EMON_L3_CTR_CTL3</a></div><div class="item-right docblock-short">GSNPQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL4.html" title="x86::msr::MSR_EMON_L3_CTR_CTL4 constant">MSR_EMON_L3_CTR_CTL4</a></div><div class="item-right docblock-short">FSB Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL5.html" title="x86::msr::MSR_EMON_L3_CTR_CTL5 constant">MSR_EMON_L3_CTR_CTL5</a></div><div class="item-right docblock-short">FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL6.html" title="x86::msr::MSR_EMON_L3_CTR_CTL6 constant">MSR_EMON_L3_CTR_CTL6</a></div><div class="item-right docblock-short">FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_CTR_CTL7.html" title="x86::msr::MSR_EMON_L3_CTR_CTL7 constant">MSR_EMON_L3_CTR_CTL7</a></div><div class="item-right docblock-short">FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_EMON_L3_GL_CTL.html" title="x86::msr::MSR_EMON_L3_GL_CTL constant">MSR_EMON_L3_GL_CTL</a></div><div class="item-right docblock-short">L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ERROR_CONTROL.html" title="x86::msr::MSR_ERROR_CONTROL constant">MSR_ERROR_CONTROL</a></div><div class="item-right docblock-short">MC Bank Error Configuration (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FIRM_ESCR0.html" title="x86::msr::MSR_FIRM_ESCR0 constant">MSR_FIRM_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FIRM_ESCR1.html" title="x86::msr::MSR_FIRM_ESCR1 constant">MSR_FIRM_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_CCCR0.html" title="x86::msr::MSR_FLAME_CCCR0 constant">MSR_FLAME_CCCR0</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_CCCR1.html" title="x86::msr::MSR_FLAME_CCCR1 constant">MSR_FLAME_CCCR1</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_CCCR2.html" title="x86::msr::MSR_FLAME_CCCR2 constant">MSR_FLAME_CCCR2</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_CCCR3.html" title="x86::msr::MSR_FLAME_CCCR3 constant">MSR_FLAME_CCCR3</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_COUNTER0.html" title="x86::msr::MSR_FLAME_COUNTER0 constant">MSR_FLAME_COUNTER0</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_COUNTER1.html" title="x86::msr::MSR_FLAME_COUNTER1 constant">MSR_FLAME_COUNTER1</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_COUNTER2.html" title="x86::msr::MSR_FLAME_COUNTER2 constant">MSR_FLAME_COUNTER2</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_COUNTER3.html" title="x86::msr::MSR_FLAME_COUNTER3 constant">MSR_FLAME_COUNTER3</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_ESCR0.html" title="x86::msr::MSR_FLAME_ESCR0 constant">MSR_FLAME_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FLAME_ESCR1.html" title="x86::msr::MSR_FLAME_ESCR1 constant">MSR_FLAME_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FSB_ESCR0.html" title="x86::msr::MSR_FSB_ESCR0 constant">MSR_FSB_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FSB_ESCR1.html" title="x86::msr::MSR_FSB_ESCR1 constant">MSR_FSB_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_FSB_FREQ.html" title="x86::msr::MSR_FSB_FREQ constant">MSR_FSB_FREQ</a></div><div class="item-right docblock-short">Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for  processors based on Intel Atom microarchitecture:</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_GQ_SNOOP_MESF.html" title="x86::msr::MSR_GQ_SNOOP_MESF constant">MSR_GQ_SNOOP_MESF</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR0_END.html" title="x86::msr::MSR_IA32_ADDR0_END constant">MSR_IA32_ADDR0_END</a></div><div class="item-right docblock-short">Trace End Address 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR0_START.html" title="x86::msr::MSR_IA32_ADDR0_START constant">MSR_IA32_ADDR0_START</a></div><div class="item-right docblock-short">Trace Start Address 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR1_END.html" title="x86::msr::MSR_IA32_ADDR1_END constant">MSR_IA32_ADDR1_END</a></div><div class="item-right docblock-short">Trace End Address 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR1_START.html" title="x86::msr::MSR_IA32_ADDR1_START constant">MSR_IA32_ADDR1_START</a></div><div class="item-right docblock-short">Trace Start Address 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR2_END.html" title="x86::msr::MSR_IA32_ADDR2_END constant">MSR_IA32_ADDR2_END</a></div><div class="item-right docblock-short">Trace End Address 3</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR2_START.html" title="x86::msr::MSR_IA32_ADDR2_START constant">MSR_IA32_ADDR2_START</a></div><div class="item-right docblock-short">Trace Start Address 3</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR3_END.html" title="x86::msr::MSR_IA32_ADDR3_END constant">MSR_IA32_ADDR3_END</a></div><div class="item-right docblock-short">Trace End Address 4</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_ADDR3_START.html" title="x86::msr::MSR_IA32_ADDR3_START constant">MSR_IA32_ADDR3_START</a></div><div class="item-right docblock-short">Trace Start Address 4</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_CR3_MATCH.html" title="x86::msr::MSR_IA32_CR3_MATCH constant">MSR_IA32_CR3_MATCH</a></div><div class="item-right docblock-short">Trace Filter CR3 Match Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_CTL.html" title="x86::msr::MSR_IA32_RTIT_CTL constant">MSR_IA32_RTIT_CTL</a></div><div class="item-right docblock-short">Trace Control Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_BASE.html" title="x86::msr::MSR_IA32_RTIT_OUTPUT_BASE constant">MSR_IA32_RTIT_OUTPUT_BASE</a></div><div class="item-right docblock-short">Trace Output Base Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_OUTPUT_MASK_PTRS.html" title="x86::msr::MSR_IA32_RTIT_OUTPUT_MASK_PTRS constant">MSR_IA32_RTIT_OUTPUT_MASK_PTRS</a></div><div class="item-right docblock-short">Trace Output Mask Pointers Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_RTIT_STATUS.html" title="x86::msr::MSR_IA32_RTIT_STATUS constant">MSR_IA32_RTIT_STATUS</a></div><div class="item-right docblock-short">Tracing Status Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IA32_TSX_CTRL.html" title="x86::msr::MSR_IA32_TSX_CTRL constant">MSR_IA32_TSX_CTRL</a></div><div class="item-right docblock-short">TSX Ctrl Register for TSX Async Abot (TAA) Migration. See Volume 3A, Section 2.1, Table 2-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_BUSQ0.html" title="x86::msr::MSR_IFSB_BUSQ0 constant">MSR_IFSB_BUSQ0</a></div><div class="item-right docblock-short">IFSB BUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_BUSQ1.html" title="x86::msr::MSR_IFSB_BUSQ1 constant">MSR_IFSB_BUSQ1</a></div><div class="item-right docblock-short">IFSB BUSQ Event Control and Counter Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_CNTR7.html" title="x86::msr::MSR_IFSB_CNTR7 constant">MSR_IFSB_CNTR7</a></div><div class="item-right docblock-short">IFSB Latency Event Counter Register  (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_CTL6.html" title="x86::msr::MSR_IFSB_CTL6 constant">MSR_IFSB_CTL6</a></div><div class="item-right docblock-short">IFSB Latency Event Control Register  (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_SNPQ0.html" title="x86::msr::MSR_IFSB_SNPQ0 constant">MSR_IFSB_SNPQ0</a></div><div class="item-right docblock-short">IFSB SNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IFSB_SNPQ1.html" title="x86::msr::MSR_IFSB_SNPQ1 constant">MSR_IFSB_SNPQ1</a></div><div class="item-right docblock-short">IFSB SNPQ Event Control and Counter  Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR0.html" title="x86::msr::MSR_IQ_CCCR0 constant">MSR_IQ_CCCR0</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR1.html" title="x86::msr::MSR_IQ_CCCR1 constant">MSR_IQ_CCCR1</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR2.html" title="x86::msr::MSR_IQ_CCCR2 constant">MSR_IQ_CCCR2</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR3.html" title="x86::msr::MSR_IQ_CCCR3 constant">MSR_IQ_CCCR3</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR4.html" title="x86::msr::MSR_IQ_CCCR4 constant">MSR_IQ_CCCR4</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_CCCR5.html" title="x86::msr::MSR_IQ_CCCR5 constant">MSR_IQ_CCCR5</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_COUNTER4.html" title="x86::msr::MSR_IQ_COUNTER4 constant">MSR_IQ_COUNTER4</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_COUNTER5.html" title="x86::msr::MSR_IQ_COUNTER5 constant">MSR_IQ_COUNTER5</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_ESCR0.html" title="x86::msr::MSR_IQ_ESCR0 constant">MSR_IQ_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IQ_ESCR1.html" title="x86::msr::MSR_IQ_ESCR1 constant">MSR_IQ_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IS_ESCR0.html" title="x86::msr::MSR_IS_ESCR0 constant">MSR_IS_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IS_ESCR1.html" title="x86::msr::MSR_IS_ESCR1 constant">MSR_IS_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ITLB_ESCR0.html" title="x86::msr::MSR_ITLB_ESCR0 constant">MSR_ITLB_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_ITLB_ESCR1.html" title="x86::msr::MSR_ITLB_ESCR1 constant">MSR_ITLB_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_IX_ESCR0.html" title="x86::msr::MSR_IX_ESCR0 constant">MSR_IX_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_0.html" title="x86::msr::MSR_LASTBRANCH_0 constant">MSR_LASTBRANCH_0</a></div><div class="item-right docblock-short">Last Branch Record 0 (R/W)  One of four last branch record registers on the last  branch record stack. It contains pointers to the  source and destination instruction for one of the  last four branches, exceptions, or interrupts that  the processor took. MSR_LASTBRANCH_0 through  MSR_LASTBRANCH_3 at 1DBH-1DEH are  available only on family 0FH, models 0H-02H.  They have been replaced by the MSRs at 680H- 68FH and 6C0H-6CFH.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_0_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_0_FROM_IP constant">MSR_LASTBRANCH_0_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch  record stack. This part of the stack contains pointers to the source  instruction for one of the last eight branches, exceptions, or  interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_0_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_0_TO_IP constant">MSR_LASTBRANCH_0_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 0 (R/W)  One of 16 pairs of last branch record registers on  the last branch record stack (6C0H-6CFH). This  part of the stack contains pointers to the  destination instruction for one of the last 16  branches, exceptions, or interrupts that the  processor took. See Section 17.9, Last Branch, Interrupt, and  Exception Recording (Processors based on Intel  NetBurst® Microarchitecture).</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_1.html" title="x86::msr::MSR_LASTBRANCH_1 constant">MSR_LASTBRANCH_1</a></div><div class="item-right docblock-short">Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_1_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_1_FROM_IP constant">MSR_LASTBRANCH_1_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_1_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_1_TO_IP constant">MSR_LASTBRANCH_1_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_2.html" title="x86::msr::MSR_LASTBRANCH_2 constant">MSR_LASTBRANCH_2</a></div><div class="item-right docblock-short">Last Branch Record 2 See description of the MSR_LASTBRANCH_0 MSR at 1DBH.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_2_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_2_FROM_IP constant">MSR_LASTBRANCH_2_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_2_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_2_TO_IP constant">MSR_LASTBRANCH_2_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_3.html" title="x86::msr::MSR_LASTBRANCH_3 constant">MSR_LASTBRANCH_3</a></div><div class="item-right docblock-short">Last Branch Record 3 See description of the MSR_LASTBRANCH_0 MSR  at 1DBH.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_3_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_3_FROM_IP constant">MSR_LASTBRANCH_3_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_3_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_3_TO_IP constant">MSR_LASTBRANCH_3_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_4.html" title="x86::msr::MSR_LASTBRANCH_4 constant">MSR_LASTBRANCH_4</a></div><div class="item-right docblock-short">Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_4_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_4_FROM_IP constant">MSR_LASTBRANCH_4_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_4_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_4_TO_IP constant">MSR_LASTBRANCH_4_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_5.html" title="x86::msr::MSR_LASTBRANCH_5 constant">MSR_LASTBRANCH_5</a></div><div class="item-right docblock-short">Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_5_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_5_FROM_IP constant">MSR_LASTBRANCH_5_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_5_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_5_TO_IP constant">MSR_LASTBRANCH_5_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_6.html" title="x86::msr::MSR_LASTBRANCH_6 constant">MSR_LASTBRANCH_6</a></div><div class="item-right docblock-short">Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_6_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_6_FROM_IP constant">MSR_LASTBRANCH_6_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_6_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_6_TO_IP constant">MSR_LASTBRANCH_6_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_7.html" title="x86::msr::MSR_LASTBRANCH_7 constant">MSR_LASTBRANCH_7</a></div><div class="item-right docblock-short">Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_7_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_7_FROM_IP constant">MSR_LASTBRANCH_7_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_7_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_7_TO_IP constant">MSR_LASTBRANCH_7_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_8_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_8_FROM_IP constant">MSR_LASTBRANCH_8_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 8 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_8_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_8_TO_IP constant">MSR_LASTBRANCH_8_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 8 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_9_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_9_FROM_IP constant">MSR_LASTBRANCH_9_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_9_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_9_TO_IP constant">MSR_LASTBRANCH_9_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 9 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_10_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_10_FROM_IP constant">MSR_LASTBRANCH_10_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_10_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_10_TO_IP constant">MSR_LASTBRANCH_10_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 10 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_11_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_11_FROM_IP constant">MSR_LASTBRANCH_11_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 11 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_11_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_11_TO_IP constant">MSR_LASTBRANCH_11_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 11 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_12_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_12_FROM_IP constant">MSR_LASTBRANCH_12_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 12 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_12_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_12_TO_IP constant">MSR_LASTBRANCH_12_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 12 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_13_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_13_FROM_IP constant">MSR_LASTBRANCH_13_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 13 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_13_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_13_TO_IP constant">MSR_LASTBRANCH_13_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 13 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_14_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_14_FROM_IP constant">MSR_LASTBRANCH_14_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 14 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_14_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_14_TO_IP constant">MSR_LASTBRANCH_14_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 14 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_15_FROM_IP.html" title="x86::msr::MSR_LASTBRANCH_15_FROM_IP constant">MSR_LASTBRANCH_15_FROM_IP</a></div><div class="item-right docblock-short">Last Branch Record 15 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_15_TO_IP.html" title="x86::msr::MSR_LASTBRANCH_15_TO_IP constant">MSR_LASTBRANCH_15_TO_IP</a></div><div class="item-right docblock-short">Last Branch Record 15 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LASTBRANCH_TOS.html" title="x86::msr::MSR_LASTBRANCH_TOS constant">MSR_LASTBRANCH_TOS</a></div><div class="item-right docblock-short">Last Branch Record Stack TOS (R/W)  Contains an index (0-3 or 0-15) that points to the  top of the last branch record stack (that is, that points the index of the MSR containing the most  recent branch record). See Section 17.9.2, LBR Stack for Processors Based on Intel NetBurst® Microarchitecture ; and  addresses 1DBH-1DEH and 680H-68FH.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LBR_SELECT.html" title="x86::msr::MSR_LBR_SELECT constant">MSR_LBR_SELECT</a></div><div class="item-right docblock-short">Last Branch Record Filtering Select Register (R/W)  See Section 17.6.2, Filtering of Last Branch Records.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LER_FROM_LIP.html" title="x86::msr::MSR_LER_FROM_LIP constant">MSR_LER_FROM_LIP</a></div><div class="item-right docblock-short">Last Exception Record From Linear IP (R)  Contains a pointer to the last branch instruction that the processor  executed prior to the last exception that was generated or the last  interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_LER_TO_LIP.html" title="x86::msr::MSR_LER_TO_LIP constant">MSR_LER_TO_LIP</a></div><div class="item-right docblock-short">Last Exception Record To Linear IP (R)  This area contains a pointer to the target of the last branch instruction  that the processor executed prior to the last exception that was  generated or the last interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_ADDR_MASK.html" title="x86::msr::MSR_M0_PMON_ADDR_MASK constant">MSR_M0_PMON_ADDR_MASK</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box address mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_ADDR_MATCH.html" title="x86::msr::MSR_M0_PMON_ADDR_MATCH constant">MSR_M0_PMON_ADDR_MATCH</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box address match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_BOX_CTRL.html" title="x86::msr::MSR_M0_PMON_BOX_CTRL constant">MSR_M0_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_M0_PMON_BOX_OVF_CTRL constant">MSR_M0_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_BOX_STATUS.html" title="x86::msr::MSR_M0_PMON_BOX_STATUS constant">MSR_M0_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR0.html" title="x86::msr::MSR_M0_PMON_CTR0 constant">MSR_M0_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR1.html" title="x86::msr::MSR_M0_PMON_CTR1 constant">MSR_M0_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR2.html" title="x86::msr::MSR_M0_PMON_CTR2 constant">MSR_M0_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR3.html" title="x86::msr::MSR_M0_PMON_CTR3 constant">MSR_M0_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR4.html" title="x86::msr::MSR_M0_PMON_CTR4 constant">MSR_M0_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_CTR5.html" title="x86::msr::MSR_M0_PMON_CTR5 constant">MSR_M0_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_DSP.html" title="x86::msr::MSR_M0_PMON_DSP constant">MSR_M0_PMON_DSP</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon DSP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL0.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL0 constant">MSR_M0_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL1.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL1 constant">MSR_M0_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL2.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL2 constant">MSR_M0_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL3.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL3 constant">MSR_M0_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL4.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL4 constant">MSR_M0_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_EVNT_SEL5.html" title="x86::msr::MSR_M0_PMON_EVNT_SEL5 constant">MSR_M0_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_ISS.html" title="x86::msr::MSR_M0_PMON_ISS constant">MSR_M0_PMON_ISS</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon ISS unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_MAP.html" title="x86::msr::MSR_M0_PMON_MAP constant">MSR_M0_PMON_MAP</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon MAP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_MM_CONFIG.html" title="x86::msr::MSR_M0_PMON_MM_CONFIG constant">MSR_M0_PMON_MM_CONFIG</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon local box address match/mask config MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_MSC_THR.html" title="x86::msr::MSR_M0_PMON_MSC_THR constant">MSR_M0_PMON_MSC_THR</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon MIC THR select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_PGT.html" title="x86::msr::MSR_M0_PMON_PGT constant">MSR_M0_PMON_PGT</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon PGT unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_PLD.html" title="x86::msr::MSR_M0_PMON_PLD constant">MSR_M0_PMON_PLD</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon PLD unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_TIMESTAMP.html" title="x86::msr::MSR_M0_PMON_TIMESTAMP constant">MSR_M0_PMON_TIMESTAMP</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon time stamp unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M0_PMON_ZDP.html" title="x86::msr::MSR_M0_PMON_ZDP constant">MSR_M0_PMON_ZDP</a></div><div class="item-right docblock-short">Uncore M-box 0 perfmon ZDP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_ADDR_MASK.html" title="x86::msr::MSR_M1_PMON_ADDR_MASK constant">MSR_M1_PMON_ADDR_MASK</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box address mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_ADDR_MATCH.html" title="x86::msr::MSR_M1_PMON_ADDR_MATCH constant">MSR_M1_PMON_ADDR_MATCH</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box address match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_BOX_CTRL.html" title="x86::msr::MSR_M1_PMON_BOX_CTRL constant">MSR_M1_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_M1_PMON_BOX_OVF_CTRL constant">MSR_M1_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_BOX_STATUS.html" title="x86::msr::MSR_M1_PMON_BOX_STATUS constant">MSR_M1_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR0.html" title="x86::msr::MSR_M1_PMON_CTR0 constant">MSR_M1_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR1.html" title="x86::msr::MSR_M1_PMON_CTR1 constant">MSR_M1_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR2.html" title="x86::msr::MSR_M1_PMON_CTR2 constant">MSR_M1_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR3.html" title="x86::msr::MSR_M1_PMON_CTR3 constant">MSR_M1_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR4.html" title="x86::msr::MSR_M1_PMON_CTR4 constant">MSR_M1_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_CTR5.html" title="x86::msr::MSR_M1_PMON_CTR5 constant">MSR_M1_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_DSP.html" title="x86::msr::MSR_M1_PMON_DSP constant">MSR_M1_PMON_DSP</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon DSP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL0.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL0 constant">MSR_M1_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL1.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL1 constant">MSR_M1_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL2.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL2 constant">MSR_M1_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL3.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL3 constant">MSR_M1_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL4.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL4 constant">MSR_M1_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_EVNT_SEL5.html" title="x86::msr::MSR_M1_PMON_EVNT_SEL5 constant">MSR_M1_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_ISS.html" title="x86::msr::MSR_M1_PMON_ISS constant">MSR_M1_PMON_ISS</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon ISS unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_MAP.html" title="x86::msr::MSR_M1_PMON_MAP constant">MSR_M1_PMON_MAP</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon MAP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_MM_CONFIG.html" title="x86::msr::MSR_M1_PMON_MM_CONFIG constant">MSR_M1_PMON_MM_CONFIG</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon local box address match/mask config MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_MSC_THR.html" title="x86::msr::MSR_M1_PMON_MSC_THR constant">MSR_M1_PMON_MSC_THR</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon MIC THR select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_PGT.html" title="x86::msr::MSR_M1_PMON_PGT constant">MSR_M1_PMON_PGT</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon PGT unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_PLD.html" title="x86::msr::MSR_M1_PMON_PLD constant">MSR_M1_PMON_PLD</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon PLD unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_TIMESTAMP.html" title="x86::msr::MSR_M1_PMON_TIMESTAMP constant">MSR_M1_PMON_TIMESTAMP</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon time stamp unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_M1_PMON_ZDP.html" title="x86::msr::MSR_M1_PMON_ZDP constant">MSR_M1_PMON_ZDP</a></div><div class="item-right docblock-short">Uncore M-box 1 perfmon ZDP unit select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC0_MISC.html" title="x86::msr::MSR_MC0_MISC constant">MSR_MC0_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC1_MISC.html" title="x86::msr::MSR_MC1_MISC constant">MSR_MC1_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC2_MISC.html" title="x86::msr::MSR_MC2_MISC constant">MSR_MC2_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC3_ADDR.html" title="x86::msr::MSR_MC3_ADDR constant">MSR_MC3_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC3_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC3_CTL.html" title="x86::msr::MSR_MC3_CTL constant">MSR_MC3_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC3_MISC.html" title="x86::msr::MSR_MC3_MISC constant">MSR_MC3_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC3_STATUS.html" title="x86::msr::MSR_MC3_STATUS constant">MSR_MC3_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC4_ADDR.html" title="x86::msr::MSR_MC4_ADDR constant">MSR_MC4_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC4_CTL.html" title="x86::msr::MSR_MC4_CTL constant">MSR_MC4_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC4_CTL2.html" title="x86::msr::MSR_MC4_CTL2 constant">MSR_MC4_CTL2</a></div><div class="item-right docblock-short">Always 0 (CMCI not supported).</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC4_MISC.html" title="x86::msr::MSR_MC4_MISC constant">MSR_MC4_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC4_STATUS.html" title="x86::msr::MSR_MC4_STATUS constant">MSR_MC4_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC5_ADDR.html" title="x86::msr::MSR_MC5_ADDR constant">MSR_MC5_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC5_CTL.html" title="x86::msr::MSR_MC5_CTL constant">MSR_MC5_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC5_MISC.html" title="x86::msr::MSR_MC5_MISC constant">MSR_MC5_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC5_STATUS.html" title="x86::msr::MSR_MC5_STATUS constant">MSR_MC5_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC6_ADDR.html" title="x86::msr::MSR_MC6_ADDR constant">MSR_MC6_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC6_CTL.html" title="x86::msr::MSR_MC6_CTL constant">MSR_MC6_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC6_MISC.html" title="x86::msr::MSR_MC6_MISC constant">MSR_MC6_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC6_STATUS.html" title="x86::msr::MSR_MC6_STATUS constant">MSR_MC6_STATUS</a></div><div class="item-right docblock-short">Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 15.3.2.2, IA32_MCi_STATUS MSRS.  and  Chapter 23.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC7_ADDR.html" title="x86::msr::MSR_MC7_ADDR constant">MSR_MC7_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC7_CTL.html" title="x86::msr::MSR_MC7_CTL constant">MSR_MC7_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC7_MISC.html" title="x86::msr::MSR_MC7_MISC constant">MSR_MC7_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC7_STATUS.html" title="x86::msr::MSR_MC7_STATUS constant">MSR_MC7_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC8_ADDR.html" title="x86::msr::MSR_MC8_ADDR constant">MSR_MC8_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC8_CTL.html" title="x86::msr::MSR_MC8_CTL constant">MSR_MC8_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC8_MISC.html" title="x86::msr::MSR_MC8_MISC constant">MSR_MC8_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC8_STATUS.html" title="x86::msr::MSR_MC8_STATUS constant">MSR_MC8_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC9_ADDR.html" title="x86::msr::MSR_MC9_ADDR constant">MSR_MC9_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC9_CTL.html" title="x86::msr::MSR_MC9_CTL constant">MSR_MC9_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC9_MISC.html" title="x86::msr::MSR_MC9_MISC constant">MSR_MC9_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC9_STATUS.html" title="x86::msr::MSR_MC9_STATUS constant">MSR_MC9_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC10_ADDR.html" title="x86::msr::MSR_MC10_ADDR constant">MSR_MC10_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC10_CTL.html" title="x86::msr::MSR_MC10_CTL constant">MSR_MC10_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC10_MISC.html" title="x86::msr::MSR_MC10_MISC constant">MSR_MC10_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC10_STATUS.html" title="x86::msr::MSR_MC10_STATUS constant">MSR_MC10_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC11_ADDR.html" title="x86::msr::MSR_MC11_ADDR constant">MSR_MC11_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC11_CTL.html" title="x86::msr::MSR_MC11_CTL constant">MSR_MC11_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC11_MISC.html" title="x86::msr::MSR_MC11_MISC constant">MSR_MC11_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC11_STATUS.html" title="x86::msr::MSR_MC11_STATUS constant">MSR_MC11_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC12_ADDR.html" title="x86::msr::MSR_MC12_ADDR constant">MSR_MC12_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC12_CTL.html" title="x86::msr::MSR_MC12_CTL constant">MSR_MC12_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC12_MISC.html" title="x86::msr::MSR_MC12_MISC constant">MSR_MC12_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC12_STATUS.html" title="x86::msr::MSR_MC12_STATUS constant">MSR_MC12_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC13_ADDR.html" title="x86::msr::MSR_MC13_ADDR constant">MSR_MC13_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC13_CTL.html" title="x86::msr::MSR_MC13_CTL constant">MSR_MC13_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC13_MISC.html" title="x86::msr::MSR_MC13_MISC constant">MSR_MC13_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC13_STATUS.html" title="x86::msr::MSR_MC13_STATUS constant">MSR_MC13_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC14_ADDR.html" title="x86::msr::MSR_MC14_ADDR constant">MSR_MC14_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC14_CTL.html" title="x86::msr::MSR_MC14_CTL constant">MSR_MC14_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC14_MISC.html" title="x86::msr::MSR_MC14_MISC constant">MSR_MC14_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC14_STATUS.html" title="x86::msr::MSR_MC14_STATUS constant">MSR_MC14_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC15_ADDR.html" title="x86::msr::MSR_MC15_ADDR constant">MSR_MC15_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC15_CTL.html" title="x86::msr::MSR_MC15_CTL constant">MSR_MC15_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC15_MISC.html" title="x86::msr::MSR_MC15_MISC constant">MSR_MC15_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC15_STATUS.html" title="x86::msr::MSR_MC15_STATUS constant">MSR_MC15_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC16_ADDR.html" title="x86::msr::MSR_MC16_ADDR constant">MSR_MC16_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC16_CTL.html" title="x86::msr::MSR_MC16_CTL constant">MSR_MC16_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC16_MISC.html" title="x86::msr::MSR_MC16_MISC constant">MSR_MC16_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC16_STATUS.html" title="x86::msr::MSR_MC16_STATUS constant">MSR_MC16_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC17_ADDR.html" title="x86::msr::MSR_MC17_ADDR constant">MSR_MC17_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC17_CTL.html" title="x86::msr::MSR_MC17_CTL constant">MSR_MC17_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC17_MISC.html" title="x86::msr::MSR_MC17_MISC constant">MSR_MC17_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC17_STATUS.html" title="x86::msr::MSR_MC17_STATUS constant">MSR_MC17_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC18_ADDR.html" title="x86::msr::MSR_MC18_ADDR constant">MSR_MC18_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC18_CTL.html" title="x86::msr::MSR_MC18_CTL constant">MSR_MC18_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC18_MISC.html" title="x86::msr::MSR_MC18_MISC constant">MSR_MC18_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC18_STATUS.html" title="x86::msr::MSR_MC18_STATUS constant">MSR_MC18_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC19_ADDR.html" title="x86::msr::MSR_MC19_ADDR constant">MSR_MC19_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC19_CTL.html" title="x86::msr::MSR_MC19_CTL constant">MSR_MC19_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC19_MISC.html" title="x86::msr::MSR_MC19_MISC constant">MSR_MC19_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC19_STATUS.html" title="x86::msr::MSR_MC19_STATUS constant">MSR_MC19_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC20_ADDR.html" title="x86::msr::MSR_MC20_ADDR constant">MSR_MC20_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC20_CTL.html" title="x86::msr::MSR_MC20_CTL constant">MSR_MC20_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC20_MISC.html" title="x86::msr::MSR_MC20_MISC constant">MSR_MC20_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC20_STATUS.html" title="x86::msr::MSR_MC20_STATUS constant">MSR_MC20_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC21_ADDR.html" title="x86::msr::MSR_MC21_ADDR constant">MSR_MC21_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC21_CTL.html" title="x86::msr::MSR_MC21_CTL constant">MSR_MC21_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC21_MISC.html" title="x86::msr::MSR_MC21_MISC constant">MSR_MC21_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC21_STATUS.html" title="x86::msr::MSR_MC21_STATUS constant">MSR_MC21_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC22_ADDR.html" title="x86::msr::MSR_MC22_ADDR constant">MSR_MC22_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC22_CTL.html" title="x86::msr::MSR_MC22_CTL constant">MSR_MC22_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC22_MISC.html" title="x86::msr::MSR_MC22_MISC constant">MSR_MC22_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC22_STATUS.html" title="x86::msr::MSR_MC22_STATUS constant">MSR_MC22_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC23_ADDR.html" title="x86::msr::MSR_MC23_ADDR constant">MSR_MC23_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC23_CTL.html" title="x86::msr::MSR_MC23_CTL constant">MSR_MC23_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC23_MISC.html" title="x86::msr::MSR_MC23_MISC constant">MSR_MC23_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC23_STATUS.html" title="x86::msr::MSR_MC23_STATUS constant">MSR_MC23_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC24_ADDR.html" title="x86::msr::MSR_MC24_ADDR constant">MSR_MC24_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC24_CTL.html" title="x86::msr::MSR_MC24_CTL constant">MSR_MC24_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC24_MISC.html" title="x86::msr::MSR_MC24_MISC constant">MSR_MC24_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC24_STATUS.html" title="x86::msr::MSR_MC24_STATUS constant">MSR_MC24_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC25_ADDR.html" title="x86::msr::MSR_MC25_ADDR constant">MSR_MC25_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC25_CTL.html" title="x86::msr::MSR_MC25_CTL constant">MSR_MC25_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC25_MISC.html" title="x86::msr::MSR_MC25_MISC constant">MSR_MC25_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC25_STATUS.html" title="x86::msr::MSR_MC25_STATUS constant">MSR_MC25_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC26_ADDR.html" title="x86::msr::MSR_MC26_ADDR constant">MSR_MC26_ADDR</a></div><div class="item-right docblock-short">See Section 15.3.2.3, IA32_MCi_ADDR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC26_CTL.html" title="x86::msr::MSR_MC26_CTL constant">MSR_MC26_CTL</a></div><div class="item-right docblock-short">See Section 15.3.2.1,  IA32_MCi_CTL MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC26_MISC.html" title="x86::msr::MSR_MC26_MISC constant">MSR_MC26_MISC</a></div><div class="item-right docblock-short">See Section 15.3.2.4,  IA32_MCi_MISC MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MC26_STATUS.html" title="x86::msr::MSR_MC26_STATUS constant">MSR_MC26_STATUS</a></div><div class="item-right docblock-short">See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_MISC.html" title="x86::msr::MSR_MCG_MISC constant">MSR_MCG_MISC</a></div><div class="item-right docblock-short">Machine Check Miscellaneous See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R8.html" title="x86::msr::MSR_MCG_R8 constant">MSR_MCG_R8</a></div><div class="item-right docblock-short">Machine Check R8 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R9.html" title="x86::msr::MSR_MCG_R9 constant">MSR_MCG_R9</a></div><div class="item-right docblock-short">Machine Check R9D/R9 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R10.html" title="x86::msr::MSR_MCG_R10 constant">MSR_MCG_R10</a></div><div class="item-right docblock-short">Machine Check R10 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R11.html" title="x86::msr::MSR_MCG_R11 constant">MSR_MCG_R11</a></div><div class="item-right docblock-short">Machine Check R11 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R12.html" title="x86::msr::MSR_MCG_R12 constant">MSR_MCG_R12</a></div><div class="item-right docblock-short">Machine Check R12 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R13.html" title="x86::msr::MSR_MCG_R13 constant">MSR_MCG_R13</a></div><div class="item-right docblock-short">Machine Check R13 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_R14.html" title="x86::msr::MSR_MCG_R14 constant">MSR_MCG_R14</a></div><div class="item-right docblock-short">Machine Check R14 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RAX.html" title="x86::msr::MSR_MCG_RAX constant">MSR_MCG_RAX</a></div><div class="item-right docblock-short">Machine Check EAX/RAX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RBP.html" title="x86::msr::MSR_MCG_RBP constant">MSR_MCG_RBP</a></div><div class="item-right docblock-short">Machine Check EBP/RBP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RBX.html" title="x86::msr::MSR_MCG_RBX constant">MSR_MCG_RBX</a></div><div class="item-right docblock-short">Machine Check EBX/RBX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RCX.html" title="x86::msr::MSR_MCG_RCX constant">MSR_MCG_RCX</a></div><div class="item-right docblock-short">Machine Check ECX/RCX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RDI.html" title="x86::msr::MSR_MCG_RDI constant">MSR_MCG_RDI</a></div><div class="item-right docblock-short">Machine Check EDI/RDI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RDX.html" title="x86::msr::MSR_MCG_RDX constant">MSR_MCG_RDX</a></div><div class="item-right docblock-short">Machine Check EDX/RDX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RFLAGS.html" title="x86::msr::MSR_MCG_RFLAGS constant">MSR_MCG_RFLAGS</a></div><div class="item-right docblock-short">Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RIP.html" title="x86::msr::MSR_MCG_RIP constant">MSR_MCG_RIP</a></div><div class="item-right docblock-short">Machine Check EIP/RIP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MCG_RSI.html" title="x86::msr::MSR_MCG_RSI constant">MSR_MCG_RSI</a></div><div class="item-right docblock-short">Machine Check ESI/RSI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MISC_PWR_MGMT.html" title="x86::msr::MSR_MISC_PWR_MGMT constant">MSR_MISC_PWR_MGMT</a></div><div class="item-right docblock-short">See http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MOB_ESCR0.html" title="x86::msr::MSR_MOB_ESCR0 constant">MSR_MOB_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MOB_ESCR1.html" title="x86::msr::MSR_MOB_ESCR1 constant">MSR_MOB_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_CCCR0.html" title="x86::msr::MSR_MS_CCCR0 constant">MSR_MS_CCCR0</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_CCCR1.html" title="x86::msr::MSR_MS_CCCR1 constant">MSR_MS_CCCR1</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_CCCR2.html" title="x86::msr::MSR_MS_CCCR2 constant">MSR_MS_CCCR2</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_CCCR3.html" title="x86::msr::MSR_MS_CCCR3 constant">MSR_MS_CCCR3</a></div><div class="item-right docblock-short">See Section 18.12.3, CCCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_COUNTER0.html" title="x86::msr::MSR_MS_COUNTER0 constant">MSR_MS_COUNTER0</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_COUNTER1.html" title="x86::msr::MSR_MS_COUNTER1 constant">MSR_MS_COUNTER1</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_COUNTER2.html" title="x86::msr::MSR_MS_COUNTER2 constant">MSR_MS_COUNTER2</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_COUNTER3.html" title="x86::msr::MSR_MS_COUNTER3 constant">MSR_MS_COUNTER3</a></div><div class="item-right docblock-short">See Section 18.12.2, Performance Counters.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_ESCR0.html" title="x86::msr::MSR_MS_ESCR0 constant">MSR_MS_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_MS_ESCR1.html" title="x86::msr::MSR_MS_ESCR1 constant">MSR_MS_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_OFFCORE_RSP_0.html" title="x86::msr::MSR_OFFCORE_RSP_0 constant">MSR_OFFCORE_RSP_0</a></div><div class="item-right docblock-short">Offcore Response Event Select Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_OFFCORE_RSP_1.html" title="x86::msr::MSR_OFFCORE_RSP_1 constant">MSR_OFFCORE_RSP_1</a></div><div class="item-right docblock-short">Offcore Response Event Select Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_ENABLE.html" title="x86::msr::MSR_PEBS_ENABLE constant">MSR_PEBS_ENABLE</a></div><div class="item-right docblock-short">Precise Event-Based Sampling (PEBS) (R/W)  Controls the enabling of precise event sampling  and replay tagging.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_LD_LAT.html" title="x86::msr::MSR_PEBS_LD_LAT constant">MSR_PEBS_LD_LAT</a></div><div class="item-right docblock-short">see See Section 18.7.1.2, Load Latency Performance Monitoring  Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_MATRIX_VERT.html" title="x86::msr::MSR_PEBS_MATRIX_VERT constant">MSR_PEBS_MATRIX_VERT</a></div><div class="item-right docblock-short">See Table 19-26.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PEBS_NUM_ALT.html" title="x86::msr::MSR_PEBS_NUM_ALT constant">MSR_PEBS_NUM_ALT</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_CAPABILITIES.html" title="x86::msr::MSR_PERF_CAPABILITIES constant">MSR_PERF_CAPABILITIES</a></div><div class="item-right docblock-short">RO. This applies to processors that do not support architectural  perfmon version 2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_FIXED_CTR0.html" title="x86::msr::MSR_PERF_FIXED_CTR0 constant">MSR_PERF_FIXED_CTR0</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 0 (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_FIXED_CTR1.html" title="x86::msr::MSR_PERF_FIXED_CTR1 constant">MSR_PERF_FIXED_CTR1</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 1 (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_FIXED_CTR2.html" title="x86::msr::MSR_PERF_FIXED_CTR2 constant">MSR_PERF_FIXED_CTR2</a></div><div class="item-right docblock-short">Fixed-Function Performance Counter Register 2 (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_FIXED_CTR_CTRL.html" title="x86::msr::MSR_PERF_FIXED_CTR_CTRL constant">MSR_PERF_FIXED_CTR_CTRL</a></div><div class="item-right docblock-short">Fixed-Function-Counter Control Register (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_GLOBAL_CTRL.html" title="x86::msr::MSR_PERF_GLOBAL_CTRL constant">MSR_PERF_GLOBAL_CTRL</a></div><div class="item-right docblock-short">See Section 18.4.2, Global Counter Control Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_GLOBAL_OVF_CTRL.html" title="x86::msr::MSR_PERF_GLOBAL_OVF_CTRL constant">MSR_PERF_GLOBAL_OVF_CTRL</a></div><div class="item-right docblock-short">See Section 18.4.2, Global Counter Control Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_GLOBAL_STAUS.html" title="x86::msr::MSR_PERF_GLOBAL_STAUS constant">MSR_PERF_GLOBAL_STAUS</a></div><div class="item-right docblock-short">See Section 18.4.2, Global Counter Control Facilities.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PERF_STATUS.html" title="x86::msr::MSR_PERF_STATUS constant">MSR_PERF_STATUS</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC3_IRTL.html" title="x86::msr::MSR_PKGC3_IRTL constant">MSR_PKGC3_IRTL</a></div><div class="item-right docblock-short">Package C3 Interrupt Response Limit (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC6_IRTL.html" title="x86::msr::MSR_PKGC6_IRTL constant">MSR_PKGC6_IRTL</a></div><div class="item-right docblock-short">Package C6 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C6 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKGC7_IRTL.html" title="x86::msr::MSR_PKGC7_IRTL constant">MSR_PKGC7_IRTL</a></div><div class="item-right docblock-short">Package C7 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C7 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C2_RESIDENCY.html" title="x86::msr::MSR_PKG_C2_RESIDENCY constant">MSR_PKG_C2_RESIDENCY</a></div><div class="item-right docblock-short">Package C2 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C3_RESIDENCY.html" title="x86::msr::MSR_PKG_C3_RESIDENCY constant">MSR_PKG_C3_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C4_RESIDENCY.html" title="x86::msr::MSR_PKG_C4_RESIDENCY constant">MSR_PKG_C4_RESIDENCY</a></div><div class="item-right docblock-short">Package C4 Residency Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C6C_RESIDENCY.html" title="x86::msr::MSR_PKG_C6C_RESIDENCY constant">MSR_PKG_C6C_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C6_RESIDENCY.html" title="x86::msr::MSR_PKG_C6_RESIDENCY constant">MSR_PKG_C6_RESIDENCY</a></div><div class="item-right docblock-short">Package C6 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C7_RESIDENCY.html" title="x86::msr::MSR_PKG_C7_RESIDENCY constant">MSR_PKG_C7_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C9_RESIDENCY.html" title="x86::msr::MSR_PKG_C9_RESIDENCY constant">MSR_PKG_C9_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_C10_RESIDENCY.html" title="x86::msr::MSR_PKG_C10_RESIDENCY constant">MSR_PKG_C10_RESIDENCY</a></div><div class="item-right docblock-short">Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_CST_CONFIG_CONTROL.html" title="x86::msr::MSR_PKG_CST_CONFIG_CONTROL constant">MSR_PKG_CST_CONFIG_CONTROL</a></div><div class="item-right docblock-short">C-State Configuration Control (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States. See http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_ENERGY_STATUS.html" title="x86::msr::MSR_PKG_ENERGY_STATUS constant">MSR_PKG_ENERGY_STATUS</a></div><div class="item-right docblock-short">PKG Energy Status (R/O)  See Section 14.7.3, Package RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_PERF_STATUS.html" title="x86::msr::MSR_PKG_PERF_STATUS constant">MSR_PKG_PERF_STATUS</a></div><div class="item-right docblock-short">Package RAPL Perf Status (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_POWER_INFO.html" title="x86::msr::MSR_PKG_POWER_INFO constant">MSR_PKG_POWER_INFO</a></div><div class="item-right docblock-short">PKG RAPL Parameters (R/W) See Section 14.7.3,  Package RAPL  Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PKG_POWER_LIMIT.html" title="x86::msr::MSR_PKG_POWER_LIMIT constant">MSR_PKG_POWER_LIMIT</a></div><div class="item-right docblock-short">PKG RAPL Power Limit Control (R/W)  See Section 14.7.3, Package RAPL Domain.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PLATFORM_BRV.html" title="x86::msr::MSR_PLATFORM_BRV constant">MSR_PLATFORM_BRV</a></div><div class="item-right docblock-short">Platform Feature Requirements (R)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PLATFORM_ID.html" title="x86::msr::MSR_PLATFORM_ID constant">MSR_PLATFORM_ID</a></div><div class="item-right docblock-short">Model Specific Platform ID (R)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PLATFORM_INFO.html" title="x86::msr::MSR_PLATFORM_INFO constant">MSR_PLATFORM_INFO</a></div><div class="item-right docblock-short">see http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PMG_IO_CAPTURE_BASE.html" title="x86::msr::MSR_PMG_IO_CAPTURE_BASE constant">MSR_PMG_IO_CAPTURE_BASE</a></div><div class="item-right docblock-short">Power Management IO Redirection in C-state (R/W)  See http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PMH_ESCR0.html" title="x86::msr::MSR_PMH_ESCR0 constant">MSR_PMH_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PMH_ESCR1.html" title="x86::msr::MSR_PMH_ESCR1 constant">MSR_PMH_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_POWER_CTL.html" title="x86::msr::MSR_POWER_CTL constant">MSR_POWER_CTL</a></div><div class="item-right docblock-short">Power Control Register. See http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_ENERGY_STATUS.html" title="x86::msr::MSR_PP0_ENERGY_STATUS constant">MSR_PP0_ENERGY_STATUS</a></div><div class="item-right docblock-short">PP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_PERF_STATUS.html" title="x86::msr::MSR_PP0_PERF_STATUS constant">MSR_PP0_PERF_STATUS</a></div><div class="item-right docblock-short">PP0 Performance Throttling Status (R/O) See Section 14.7.4,  PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_POLICY.html" title="x86::msr::MSR_PP0_POLICY constant">MSR_PP0_POLICY</a></div><div class="item-right docblock-short">PP0 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP0_POWER_LIMIT.html" title="x86::msr::MSR_PP0_POWER_LIMIT constant">MSR_PP0_POWER_LIMIT</a></div><div class="item-right docblock-short">PP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_ENERGY_STATUS.html" title="x86::msr::MSR_PP1_ENERGY_STATUS constant">MSR_PP1_ENERGY_STATUS</a></div><div class="item-right docblock-short">PP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_POLICY.html" title="x86::msr::MSR_PP1_POLICY constant">MSR_PP1_POLICY</a></div><div class="item-right docblock-short">PP1 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_PP1_POWER_LIMIT.html" title="x86::msr::MSR_PP1_POWER_LIMIT constant">MSR_PP1_POWER_LIMIT</a></div><div class="item-right docblock-short">PP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_BOX_CTRL.html" title="x86::msr::MSR_R0_PMON_BOX_CTRL constant">MSR_R0_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_R0_PMON_BOX_OVF_CTRL constant">MSR_R0_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_BOX_STATUS.html" title="x86::msr::MSR_R0_PMON_BOX_STATUS constant">MSR_R0_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR0.html" title="x86::msr::MSR_R0_PMON_CTR0 constant">MSR_R0_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR1.html" title="x86::msr::MSR_R0_PMON_CTR1 constant">MSR_R0_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR2.html" title="x86::msr::MSR_R0_PMON_CTR2 constant">MSR_R0_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR3.html" title="x86::msr::MSR_R0_PMON_CTR3 constant">MSR_R0_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR4.html" title="x86::msr::MSR_R0_PMON_CTR4 constant">MSR_R0_PMON_CTR4</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR5.html" title="x86::msr::MSR_R0_PMON_CTR5 constant">MSR_R0_PMON_CTR5</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR6.html" title="x86::msr::MSR_R0_PMON_CTR6 constant">MSR_R0_PMON_CTR6</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_CTR7.html" title="x86::msr::MSR_R0_PMON_CTR7 constant">MSR_R0_PMON_CTR7</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL0.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL0 constant">MSR_R0_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL1.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL1 constant">MSR_R0_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL2.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL2 constant">MSR_R0_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL3.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL3 constant">MSR_R0_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL4.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL4 constant">MSR_R0_PMON_EVNT_SEL4</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL5.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL5 constant">MSR_R0_PMON_EVNT_SEL5</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL6.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL6 constant">MSR_R0_PMON_EVNT_SEL6</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_EVNT_SEL7.html" title="x86::msr::MSR_R0_PMON_EVNT_SEL7 constant">MSR_R0_PMON_EVNT_SEL7</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P0.html" title="x86::msr::MSR_R0_PMON_IPERF0_P0 constant">MSR_R0_PMON_IPERF0_P0</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P1.html" title="x86::msr::MSR_R0_PMON_IPERF0_P1 constant">MSR_R0_PMON_IPERF0_P1</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P2.html" title="x86::msr::MSR_R0_PMON_IPERF0_P2 constant">MSR_R0_PMON_IPERF0_P2</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P3.html" title="x86::msr::MSR_R0_PMON_IPERF0_P3 constant">MSR_R0_PMON_IPERF0_P3</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P4.html" title="x86::msr::MSR_R0_PMON_IPERF0_P4 constant">MSR_R0_PMON_IPERF0_P4</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P5.html" title="x86::msr::MSR_R0_PMON_IPERF0_P5 constant">MSR_R0_PMON_IPERF0_P5</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P6.html" title="x86::msr::MSR_R0_PMON_IPERF0_P6 constant">MSR_R0_PMON_IPERF0_P6</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_IPERF0_P7.html" title="x86::msr::MSR_R0_PMON_IPERF0_P7 constant">MSR_R0_PMON_IPERF0_P7</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_QLX_P0.html" title="x86::msr::MSR_R0_PMON_QLX_P0 constant">MSR_R0_PMON_QLX_P0</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon QLX unit Port 0 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_QLX_P1.html" title="x86::msr::MSR_R0_PMON_QLX_P1 constant">MSR_R0_PMON_QLX_P1</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon QLX unit Port 1 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_QLX_P2.html" title="x86::msr::MSR_R0_PMON_QLX_P2 constant">MSR_R0_PMON_QLX_P2</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon QLX unit Port 2 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R0_PMON_QLX_P3.html" title="x86::msr::MSR_R0_PMON_QLX_P3 constant">MSR_R0_PMON_QLX_P3</a></div><div class="item-right docblock-short">Uncore R-box 0 perfmon QLX unit Port 3 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_BOX_CTRL.html" title="x86::msr::MSR_R1_PMON_BOX_CTRL constant">MSR_R1_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_R1_PMON_BOX_OVF_CTRL constant">MSR_R1_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_BOX_STATUS.html" title="x86::msr::MSR_R1_PMON_BOX_STATUS constant">MSR_R1_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR8.html" title="x86::msr::MSR_R1_PMON_CTR8 constant">MSR_R1_PMON_CTR8</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR9.html" title="x86::msr::MSR_R1_PMON_CTR9 constant">MSR_R1_PMON_CTR9</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR10.html" title="x86::msr::MSR_R1_PMON_CTR10 constant">MSR_R1_PMON_CTR10</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR11.html" title="x86::msr::MSR_R1_PMON_CTR11 constant">MSR_R1_PMON_CTR11</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR12.html" title="x86::msr::MSR_R1_PMON_CTR12 constant">MSR_R1_PMON_CTR12</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR13.html" title="x86::msr::MSR_R1_PMON_CTR13 constant">MSR_R1_PMON_CTR13</a></div><div class="item-right docblock-short">Uncore R-box 1perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR14.html" title="x86::msr::MSR_R1_PMON_CTR14 constant">MSR_R1_PMON_CTR14</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_CTR15.html" title="x86::msr::MSR_R1_PMON_CTR15 constant">MSR_R1_PMON_CTR15</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL8.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL8 constant">MSR_R1_PMON_EVNT_SEL8</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL9.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL9 constant">MSR_R1_PMON_EVNT_SEL9</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL10.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL10 constant">MSR_R1_PMON_EVNT_SEL10</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL11.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL11 constant">MSR_R1_PMON_EVNT_SEL11</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL12.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL12 constant">MSR_R1_PMON_EVNT_SEL12</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL13.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL13 constant">MSR_R1_PMON_EVNT_SEL13</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL14.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL14 constant">MSR_R1_PMON_EVNT_SEL14</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_EVNT_SEL15.html" title="x86::msr::MSR_R1_PMON_EVNT_SEL15 constant">MSR_R1_PMON_EVNT_SEL15</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P8.html" title="x86::msr::MSR_R1_PMON_IPERF1_P8 constant">MSR_R1_PMON_IPERF1_P8</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P9.html" title="x86::msr::MSR_R1_PMON_IPERF1_P9 constant">MSR_R1_PMON_IPERF1_P9</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P10.html" title="x86::msr::MSR_R1_PMON_IPERF1_P10 constant">MSR_R1_PMON_IPERF1_P10</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P11.html" title="x86::msr::MSR_R1_PMON_IPERF1_P11 constant">MSR_R1_PMON_IPERF1_P11</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P12.html" title="x86::msr::MSR_R1_PMON_IPERF1_P12 constant">MSR_R1_PMON_IPERF1_P12</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P13.html" title="x86::msr::MSR_R1_PMON_IPERF1_P13 constant">MSR_R1_PMON_IPERF1_P13</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P14.html" title="x86::msr::MSR_R1_PMON_IPERF1_P14 constant">MSR_R1_PMON_IPERF1_P14</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_IPERF1_P15.html" title="x86::msr::MSR_R1_PMON_IPERF1_P15 constant">MSR_R1_PMON_IPERF1_P15</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_QLX_P4.html" title="x86::msr::MSR_R1_PMON_QLX_P4 constant">MSR_R1_PMON_QLX_P4</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon QLX unit Port 4 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_QLX_P5.html" title="x86::msr::MSR_R1_PMON_QLX_P5 constant">MSR_R1_PMON_QLX_P5</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon QLX unit Port 5 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_QLX_P6.html" title="x86::msr::MSR_R1_PMON_QLX_P6 constant">MSR_R1_PMON_QLX_P6</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon QLX unit Port 6 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_R1_PMON_QLX_P7.html" title="x86::msr::MSR_R1_PMON_QLX_P7 constant">MSR_R1_PMON_QLX_P7</a></div><div class="item-right docblock-short">Uncore R-box 1 perfmon QLX unit Port 7 select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_RAPL_POWER_UNIT.html" title="x86::msr::MSR_RAPL_POWER_UNIT constant">MSR_RAPL_POWER_UNIT</a></div><div class="item-right docblock-short">Unit Multipliers used in RAPL Interfaces (R/O)  See Section 14.7.1, RAPL Interfaces.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_RAT_ESCR0.html" title="x86::msr::MSR_RAT_ESCR0 constant">MSR_RAT_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_RAT_ESCR1.html" title="x86::msr::MSR_RAT_ESCR1 constant">MSR_RAT_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_BOX_CTRL.html" title="x86::msr::MSR_S0_PMON_BOX_CTRL constant">MSR_S0_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_S0_PMON_BOX_OVF_CTRL constant">MSR_S0_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_BOX_STATUS.html" title="x86::msr::MSR_S0_PMON_BOX_STATUS constant">MSR_S0_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_CTR0.html" title="x86::msr::MSR_S0_PMON_CTR0 constant">MSR_S0_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_CTR1.html" title="x86::msr::MSR_S0_PMON_CTR1 constant">MSR_S0_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_CTR2.html" title="x86::msr::MSR_S0_PMON_CTR2 constant">MSR_S0_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_CTR3.html" title="x86::msr::MSR_S0_PMON_CTR3 constant">MSR_S0_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL0.html" title="x86::msr::MSR_S0_PMON_EVNT_SEL0 constant">MSR_S0_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL1.html" title="x86::msr::MSR_S0_PMON_EVNT_SEL1 constant">MSR_S0_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL2.html" title="x86::msr::MSR_S0_PMON_EVNT_SEL2 constant">MSR_S0_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_EVNT_SEL3.html" title="x86::msr::MSR_S0_PMON_EVNT_SEL3 constant">MSR_S0_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_MASK.html" title="x86::msr::MSR_S0_PMON_MASK constant">MSR_S0_PMON_MASK</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon local box mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S0_PMON_MATCH.html" title="x86::msr::MSR_S0_PMON_MATCH constant">MSR_S0_PMON_MATCH</a></div><div class="item-right docblock-short">Uncore S-box 0 perfmon local box match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_BOX_CTRL.html" title="x86::msr::MSR_S1_PMON_BOX_CTRL constant">MSR_S1_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_S1_PMON_BOX_OVF_CTRL constant">MSR_S1_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_BOX_STATUS.html" title="x86::msr::MSR_S1_PMON_BOX_STATUS constant">MSR_S1_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_CTR0.html" title="x86::msr::MSR_S1_PMON_CTR0 constant">MSR_S1_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_CTR1.html" title="x86::msr::MSR_S1_PMON_CTR1 constant">MSR_S1_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_CTR2.html" title="x86::msr::MSR_S1_PMON_CTR2 constant">MSR_S1_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_CTR3.html" title="x86::msr::MSR_S1_PMON_CTR3 constant">MSR_S1_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL0.html" title="x86::msr::MSR_S1_PMON_EVNT_SEL0 constant">MSR_S1_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL1.html" title="x86::msr::MSR_S1_PMON_EVNT_SEL1 constant">MSR_S1_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL2.html" title="x86::msr::MSR_S1_PMON_EVNT_SEL2 constant">MSR_S1_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_EVNT_SEL3.html" title="x86::msr::MSR_S1_PMON_EVNT_SEL3 constant">MSR_S1_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_MASK.html" title="x86::msr::MSR_S1_PMON_MASK constant">MSR_S1_PMON_MASK</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon local box mask MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_S1_PMON_MATCH.html" title="x86::msr::MSR_S1_PMON_MATCH constant">MSR_S1_PMON_MATCH</a></div><div class="item-right docblock-short">Uncore S-box 1 perfmon local box match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SAAT_ESCR0.html" title="x86::msr::MSR_SAAT_ESCR0 constant">MSR_SAAT_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SAAT_ESCR1.html" title="x86::msr::MSR_SAAT_ESCR1 constant">MSR_SAAT_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMI_COUNT.html" title="x86::msr::MSR_SMI_COUNT constant">MSR_SMI_COUNT</a></div><div class="item-right docblock-short">SMI Counter (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMM_BLOCKED.html" title="x86::msr::MSR_SMM_BLOCKED constant">MSR_SMM_BLOCKED</a></div><div class="item-right docblock-short">SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package .  Available only while in SMM.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMM_DELAYED.html" title="x86::msr::MSR_SMM_DELAYED constant">MSR_SMM_DELAYED</a></div><div class="item-right docblock-short">SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the  package . Available only while in SMM and  MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMM_FEATURE_CONTROL.html" title="x86::msr::MSR_SMM_FEATURE_CONTROL constant">MSR_SMM_FEATURE_CONTROL</a></div><div class="item-right docblock-short">Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in  SMM.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMM_MCA_CAP.html" title="x86::msr::MSR_SMM_MCA_CAP constant">MSR_SMM_MCA_CAP</a></div><div class="item-right docblock-short">Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in  SMM.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SMRR_PHYSMASK.html" title="x86::msr::MSR_SMRR_PHYSMASK constant">MSR_SMRR_PHYSMASK</a></div><div class="item-right docblock-short">System Management Mode Physical Address Mask register  (WO in SMM) Model-specific implementation of SMRR-like interface, read visible  and write only in SMM..</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_SSU_ESCR0.html" title="x86::msr::MSR_SSU_ESCR0 constant">MSR_SSU_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TBPU_ESCR0.html" title="x86::msr::MSR_TBPU_ESCR0 constant">MSR_TBPU_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TBPU_ESCR1.html" title="x86::msr::MSR_TBPU_ESCR1 constant">MSR_TBPU_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TC_ESCR0.html" title="x86::msr::MSR_TC_ESCR0 constant">MSR_TC_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TC_ESCR1.html" title="x86::msr::MSR_TC_ESCR1 constant">MSR_TC_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TEMPERATURE_TARGET.html" title="x86::msr::MSR_TEMPERATURE_TARGET constant">MSR_TEMPERATURE_TARGET</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_THERM2_CTL.html" title="x86::msr::MSR_THERM2_CTL constant">MSR_THERM2_CTL</a></div><div class="item-right docblock-short">Thermal Monitor 2 Control.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_ACTIVATION_RATIO.html" title="x86::msr::MSR_TURBO_ACTIVATION_RATIO constant">MSR_TURBO_ACTIVATION_RATIO</a></div><div class="item-right docblock-short">ConfigTDP Control (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_POWER_CURRENT_LIMIT.html" title="x86::msr::MSR_TURBO_POWER_CURRENT_LIMIT constant">MSR_TURBO_POWER_CURRENT_LIMIT</a></div><div class="item-right docblock-short">See http://biosbits.org.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_TURBO_RATIO_LIMIT.html" title="x86::msr::MSR_TURBO_RATIO_LIMIT constant">MSR_TURBO_RATIO_LIMIT</a></div><div class="item-right docblock-short">Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U2L_ESCR0.html" title="x86::msr::MSR_U2L_ESCR0 constant">MSR_U2L_ESCR0</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U2L_ESCR1.html" title="x86::msr::MSR_U2L_ESCR1 constant">MSR_U2L_ESCR1</a></div><div class="item-right docblock-short">See Section 18.12.1, ESCR MSRs.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_ADDR_OPCODE_MATCH.html" title="x86::msr::MSR_UNCORE_ADDR_OPCODE_MATCH constant">MSR_UNCORE_ADDR_OPCODE_MATCH</a></div><div class="item-right docblock-short">See Section 18.7.2.3, Uncore Address/Opcode Match MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_FIXED_CTR0.html" title="x86::msr::MSR_UNCORE_FIXED_CTR0 constant">MSR_UNCORE_FIXED_CTR0</a></div><div class="item-right docblock-short">See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_FIXED_CTR_CTRL.html" title="x86::msr::MSR_UNCORE_FIXED_CTR_CTRL constant">MSR_UNCORE_FIXED_CTR_CTRL</a></div><div class="item-right docblock-short">See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL0.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL0 constant">MSR_UNCORE_PERFEVTSEL0</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL1.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL1 constant">MSR_UNCORE_PERFEVTSEL1</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL2.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL2 constant">MSR_UNCORE_PERFEVTSEL2</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL3.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL3 constant">MSR_UNCORE_PERFEVTSEL3</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL4.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL4 constant">MSR_UNCORE_PERFEVTSEL4</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL5.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL5 constant">MSR_UNCORE_PERFEVTSEL5</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL6.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL6 constant">MSR_UNCORE_PERFEVTSEL6</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERFEVTSEL7.html" title="x86::msr::MSR_UNCORE_PERFEVTSEL7 constant">MSR_UNCORE_PERFEVTSEL7</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_CTRL.html" title="x86::msr::MSR_UNCORE_PERF_GLOBAL_CTRL constant">MSR_UNCORE_PERF_GLOBAL_CTRL</a></div><div class="item-right docblock-short">See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_OVF_CTRL.html" title="x86::msr::MSR_UNCORE_PERF_GLOBAL_OVF_CTRL constant">MSR_UNCORE_PERF_GLOBAL_OVF_CTRL</a></div><div class="item-right docblock-short">See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PERF_GLOBAL_STATUS.html" title="x86::msr::MSR_UNCORE_PERF_GLOBAL_STATUS constant">MSR_UNCORE_PERF_GLOBAL_STATUS</a></div><div class="item-right docblock-short">See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC0.html" title="x86::msr::MSR_UNCORE_PMC0 constant">MSR_UNCORE_PMC0</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC1.html" title="x86::msr::MSR_UNCORE_PMC1 constant">MSR_UNCORE_PMC1</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC2.html" title="x86::msr::MSR_UNCORE_PMC2 constant">MSR_UNCORE_PMC2</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC3.html" title="x86::msr::MSR_UNCORE_PMC3 constant">MSR_UNCORE_PMC3</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC4.html" title="x86::msr::MSR_UNCORE_PMC4 constant">MSR_UNCORE_PMC4</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC5.html" title="x86::msr::MSR_UNCORE_PMC5 constant">MSR_UNCORE_PMC5</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC6.html" title="x86::msr::MSR_UNCORE_PMC6 constant">MSR_UNCORE_PMC6</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNCORE_PMC7.html" title="x86::msr::MSR_UNCORE_PMC7 constant">MSR_UNCORE_PMC7</a></div><div class="item-right docblock-short">See Section 18.7.2.2, Uncore Performance Event Configuration Facility.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_ARB_PERFEVTSEL0.html" title="x86::msr::MSR_UNC_ARB_PERFEVTSEL0 constant">MSR_UNC_ARB_PERFEVTSEL0</a></div><div class="item-right docblock-short">Uncore Arb unit, counter 0 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_ARB_PERFEVTSEL1.html" title="x86::msr::MSR_UNC_ARB_PERFEVTSEL1 constant">MSR_UNC_ARB_PERFEVTSEL1</a></div><div class="item-right docblock-short">Uncore Arb unit, counter 1 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_ARB_PER_CTR0.html" title="x86::msr::MSR_UNC_ARB_PER_CTR0 constant">MSR_UNC_ARB_PER_CTR0</a></div><div class="item-right docblock-short">Uncore Arb unit, performance counter 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_ARB_PER_CTR1.html" title="x86::msr::MSR_UNC_ARB_PER_CTR1 constant">MSR_UNC_ARB_PER_CTR1</a></div><div class="item-right docblock-short">Uncore Arb unit, performance counter 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_0_PERFEVTSEL0.html" title="x86::msr::MSR_UNC_CBO_0_PERFEVTSEL0 constant">MSR_UNC_CBO_0_PERFEVTSEL0</a></div><div class="item-right docblock-short">Uncore C-Box 0, counter 0 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_0_PERFEVTSEL1.html" title="x86::msr::MSR_UNC_CBO_0_PERFEVTSEL1 constant">MSR_UNC_CBO_0_PERFEVTSEL1</a></div><div class="item-right docblock-short">Uncore C-Box 0, counter 1 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_0_PER_CTR0.html" title="x86::msr::MSR_UNC_CBO_0_PER_CTR0 constant">MSR_UNC_CBO_0_PER_CTR0</a></div><div class="item-right docblock-short">Uncore C-Box 0, performance counter 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_0_PER_CTR1.html" title="x86::msr::MSR_UNC_CBO_0_PER_CTR1 constant">MSR_UNC_CBO_0_PER_CTR1</a></div><div class="item-right docblock-short">Uncore C-Box 0, performance counter 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_1_PERFEVTSEL0.html" title="x86::msr::MSR_UNC_CBO_1_PERFEVTSEL0 constant">MSR_UNC_CBO_1_PERFEVTSEL0</a></div><div class="item-right docblock-short">Uncore C-Box 1, counter 0 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_1_PERFEVTSEL1.html" title="x86::msr::MSR_UNC_CBO_1_PERFEVTSEL1 constant">MSR_UNC_CBO_1_PERFEVTSEL1</a></div><div class="item-right docblock-short">Uncore C-Box 1, counter 1 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_1_PER_CTR0.html" title="x86::msr::MSR_UNC_CBO_1_PER_CTR0 constant">MSR_UNC_CBO_1_PER_CTR0</a></div><div class="item-right docblock-short">Uncore C-Box 1, performance counter 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_1_PER_CTR1.html" title="x86::msr::MSR_UNC_CBO_1_PER_CTR1 constant">MSR_UNC_CBO_1_PER_CTR1</a></div><div class="item-right docblock-short">Uncore C-Box 1, performance counter 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_2_PERFEVTSEL0.html" title="x86::msr::MSR_UNC_CBO_2_PERFEVTSEL0 constant">MSR_UNC_CBO_2_PERFEVTSEL0</a></div><div class="item-right docblock-short">Uncore C-Box 2, counter 0 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_2_PERFEVTSEL1.html" title="x86::msr::MSR_UNC_CBO_2_PERFEVTSEL1 constant">MSR_UNC_CBO_2_PERFEVTSEL1</a></div><div class="item-right docblock-short">Uncore C-Box 2, counter 1 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_2_PER_CTR0.html" title="x86::msr::MSR_UNC_CBO_2_PER_CTR0 constant">MSR_UNC_CBO_2_PER_CTR0</a></div><div class="item-right docblock-short">Uncore C-Box 2, performance counter 0</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_2_PER_CTR1.html" title="x86::msr::MSR_UNC_CBO_2_PER_CTR1 constant">MSR_UNC_CBO_2_PER_CTR1</a></div><div class="item-right docblock-short">Uncore C-Box 2, performance counter 1</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_3_PERFEVTSEL0.html" title="x86::msr::MSR_UNC_CBO_3_PERFEVTSEL0 constant">MSR_UNC_CBO_3_PERFEVTSEL0</a></div><div class="item-right docblock-short">Uncore C-Box 3, counter 0 event select MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_3_PERFEVTSEL1.html" title="x86::msr::MSR_UNC_CBO_3_PERFEVTSEL1 constant">MSR_UNC_CBO_3_PERFEVTSEL1</a></div><div class="item-right docblock-short">Uncore C-Box 3, counter 1 event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_3_PER_CTR0.html" title="x86::msr::MSR_UNC_CBO_3_PER_CTR0 constant">MSR_UNC_CBO_3_PER_CTR0</a></div><div class="item-right docblock-short">Uncore C-Box 3, performance counter 0.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_3_PER_CTR1.html" title="x86::msr::MSR_UNC_CBO_3_PER_CTR1 constant">MSR_UNC_CBO_3_PER_CTR1</a></div><div class="item-right docblock-short">Uncore C-Box 3, performance counter 1.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_CBO_CONFIG.html" title="x86::msr::MSR_UNC_CBO_CONFIG constant">MSR_UNC_CBO_CONFIG</a></div><div class="item-right docblock-short">Uncore C-Box configuration information (R/O)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_PERF_FIXED_CTR.html" title="x86::msr::MSR_UNC_PERF_FIXED_CTR constant">MSR_UNC_PERF_FIXED_CTR</a></div><div class="item-right docblock-short">Uncore fixed counter</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_PERF_FIXED_CTRL.html" title="x86::msr::MSR_UNC_PERF_FIXED_CTRL constant">MSR_UNC_PERF_FIXED_CTRL</a></div><div class="item-right docblock-short">Uncore fixed counter control (R/W)</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_PERF_GLOBAL_CTRL.html" title="x86::msr::MSR_UNC_PERF_GLOBAL_CTRL constant">MSR_UNC_PERF_GLOBAL_CTRL</a></div><div class="item-right docblock-short">Uncore PMU global control</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_UNC_PERF_GLOBAL_STATUS.html" title="x86::msr::MSR_UNC_PERF_GLOBAL_STATUS constant">MSR_UNC_PERF_GLOBAL_STATUS</a></div><div class="item-right docblock-short">Uncore PMU main status</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U_PMON_CTR.html" title="x86::msr::MSR_U_PMON_CTR constant">MSR_U_PMON_CTR</a></div><div class="item-right docblock-short">Uncore U-box perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U_PMON_EVNT_SEL.html" title="x86::msr::MSR_U_PMON_EVNT_SEL constant">MSR_U_PMON_EVNT_SEL</a></div><div class="item-right docblock-short">Uncore U-box perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U_PMON_GLOBAL_CTRL.html" title="x86::msr::MSR_U_PMON_GLOBAL_CTRL constant">MSR_U_PMON_GLOBAL_CTRL</a></div><div class="item-right docblock-short">Uncore U-box perfmon global control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U_PMON_GLOBAL_OVF_CTRL.html" title="x86::msr::MSR_U_PMON_GLOBAL_OVF_CTRL constant">MSR_U_PMON_GLOBAL_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore U-box perfmon global overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_U_PMON_GLOBAL_STATUS.html" title="x86::msr::MSR_U_PMON_GLOBAL_STATUS constant">MSR_U_PMON_GLOBAL_STATUS</a></div><div class="item-right docblock-short">Uncore U-box perfmon global status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_BOX_CTRL.html" title="x86::msr::MSR_W_PMON_BOX_CTRL constant">MSR_W_PMON_BOX_CTRL</a></div><div class="item-right docblock-short">Uncore W-box perfmon local box control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_BOX_OVF_CTRL.html" title="x86::msr::MSR_W_PMON_BOX_OVF_CTRL constant">MSR_W_PMON_BOX_OVF_CTRL</a></div><div class="item-right docblock-short">Uncore W-box perfmon local box overflow control MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_BOX_STATUS.html" title="x86::msr::MSR_W_PMON_BOX_STATUS constant">MSR_W_PMON_BOX_STATUS</a></div><div class="item-right docblock-short">Uncore W-box perfmon local box status MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_CTR0.html" title="x86::msr::MSR_W_PMON_CTR0 constant">MSR_W_PMON_CTR0</a></div><div class="item-right docblock-short">Uncore W-box perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_CTR1.html" title="x86::msr::MSR_W_PMON_CTR1 constant">MSR_W_PMON_CTR1</a></div><div class="item-right docblock-short">Uncore W-box perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_CTR2.html" title="x86::msr::MSR_W_PMON_CTR2 constant">MSR_W_PMON_CTR2</a></div><div class="item-right docblock-short">Uncore W-box perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_CTR3.html" title="x86::msr::MSR_W_PMON_CTR3 constant">MSR_W_PMON_CTR3</a></div><div class="item-right docblock-short">Uncore W-box perfmon counter MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL0.html" title="x86::msr::MSR_W_PMON_EVNT_SEL0 constant">MSR_W_PMON_EVNT_SEL0</a></div><div class="item-right docblock-short">Uncore W-box perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL1.html" title="x86::msr::MSR_W_PMON_EVNT_SEL1 constant">MSR_W_PMON_EVNT_SEL1</a></div><div class="item-right docblock-short">Uncore W-box perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL2.html" title="x86::msr::MSR_W_PMON_EVNT_SEL2 constant">MSR_W_PMON_EVNT_SEL2</a></div><div class="item-right docblock-short">Uncore W-box perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_EVNT_SEL3.html" title="x86::msr::MSR_W_PMON_EVNT_SEL3 constant">MSR_W_PMON_EVNT_SEL3</a></div><div class="item-right docblock-short">Uncore W-box perfmon event select MSR.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_FIXED_CTR.html" title="x86::msr::MSR_W_PMON_FIXED_CTR constant">MSR_W_PMON_FIXED_CTR</a></div><div class="item-right docblock-short">Uncore W-box perfmon fixed counter</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.MSR_W_PMON_FIXED_CTR_CTL.html" title="x86::msr::MSR_W_PMON_FIXED_CTR_CTL constant">MSR_W_PMON_FIXED_CTR_CTL</a></div><div class="item-right docblock-short">Uncore U-box perfmon fixed counter control MSR</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.P5_MC_ADDR.html" title="x86::msr::P5_MC_ADDR constant">P5_MC_ADDR</a></div><div class="item-right docblock-short">See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.P5_MC_TYPE.html" title="x86::msr::P5_MC_TYPE constant">P5_MC_TYPE</a></div><div class="item-right docblock-short">See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.ROB_CR_BKUPTMPDR6.html" title="x86::msr::ROB_CR_BKUPTMPDR6 constant">ROB_CR_BKUPTMPDR6</a></div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSENTER_CS_MSR.html" title="x86::msr::SYSENTER_CS_MSR constant">SYSENTER_CS_MSR</a></div><div class="item-right docblock-short">CS register target for CPL 0 code</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSENTER_EIP_MSR.html" title="x86::msr::SYSENTER_EIP_MSR constant">SYSENTER_EIP_MSR</a></div><div class="item-right docblock-short">CPL 0 code entry point</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.SYSENTER_ESP_MSR.html" title="x86::msr::SYSENTER_ESP_MSR constant">SYSENTER_ESP_MSR</a></div><div class="item-right docblock-short">Stack pointer for CPL 0 stack</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TEST_CTL.html" title="x86::msr::TEST_CTL constant">TEST_CTL</a></div><div class="item-right docblock-short">Test Control Register</div></div><div class="item-row"><div class="item-left module-item"><a class="constant" href="constant.TSC.html" title="x86::msr::TSC constant">TSC</a></div><div class="item-right docblock-short">See Section 17.13, Time-Stamp Counter.</div></div></div><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.rdmsr.html" title="x86::msr::rdmsr fn">rdmsr</a><sup title="unsafe function">⚠</sup></div><div class="item-right docblock-short">Read 64 bits msr register.</div></div><div class="item-row"><div class="item-left module-item"><a class="fn" href="fn.wrmsr.html" title="x86::msr::wrmsr fn">wrmsr</a><sup title="unsafe function">⚠</sup></div><div class="item-right docblock-short">Write 64 bits to msr register.</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.68.0-nightly (bdb07a8ec 2022-12-11)" data-search-js="search-444266647c4dba98.js" data-settings-js="settings-bebeae96e00e4617.js" data-settings-css="settings-af96d9e2fc13e081.css" ></div></body></html>