<stg><name>StreamingMatrixVecto</name>


<trans_list>

<trans id="293" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:2  %inputBuf_V = alloca [1024 x i1], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:3  %accPopCount_0_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="accPopCount_0_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  %accPopCount_1_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="accPopCount_1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %accPopCount_2_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="accPopCount_2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:6  %accPopCount_3_V = alloca [2 x i16], align 2

]]></Node>
<StgValue><ssdm name="accPopCount_3_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:7  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_1, %.preheader298.preheader ]

]]></Node>
<StgValue><ssdm name="in_idx"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp = icmp eq i2 %in_idx, -2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %in_idx_1 = add i2 %in_idx, 1

]]></Node>
<StgValue><ssdm name="in_idx_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader297.0.preheader, label %.preheader298.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="2">
<![CDATA[
.preheader298.preheader:0  %tmp_s = zext i2 %in_idx to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader298.preheader:1  %accPopCount_0_V_add_2 = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_add_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader298.preheader:2  store i16 0, i16* %accPopCount_0_V_add_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader298.preheader:3  %accPopCount_1_V_add_2 = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_add_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader298.preheader:4  store i16 0, i16* %accPopCount_1_V_add_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader298.preheader:5  %accPopCount_2_V_add_2 = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_add_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader298.preheader:6  store i16 0, i16* %accPopCount_2_V_add_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader298.preheader:7  %accPopCount_3_V_add_2 = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_add_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader298.preheader:8  store i16 0, i16* %accPopCount_3_V_add_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader298.preheader:9  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
.preheader297.0.preheader:0  %sf = alloca i32

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:1  %accPopCount_0_V_add = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_add"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:2  %accPopCount_1_V_add = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_add"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:3  %accPopCount_2_V_add = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_add"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:4  %accPopCount_3_V_add = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_add"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:5  %accPopCount_0_V_add_1 = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_add_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:6  %accPopCount_1_V_add_1 = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_add_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:7  %accPopCount_2_V_add_1 = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_add_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader297.0.preheader:8  %accPopCount_3_V_add_1 = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_add_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader297.0.preheader:9  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader297.0.preheader:10  br label %.preheader297.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader297.0:0  %nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %.preheader297.0.preheader ]

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader297.0:1  %i5 = phi i14 [ %i, %._crit_edge ], [ 0, %.preheader297.0.preheader ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader297.0:2  %exitcond = icmp eq i14 %i5, -8192

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader297.0:3  %empty_1180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty_1180"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader297.0:4  %i = add i14 %i5, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader297.0:5  br i1 %exitcond, label %8, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:0  %sf_load_7 = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load_7"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_7 = icmp eq i32 %nf, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_8 = zext i32 %sf_load_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32">
<![CDATA[
:5  %tmp_1224 = trunc i32 %sf_load_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_1224"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inputBuf_V_addr = getelementptr [1024 x i1]* %inputBuf_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_36 = add i12 512, %tmp_1224

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
:8  %tmp_36_cast = sext i12 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %inputBuf_V_addr_2 = getelementptr [1024 x i1]* %inputBuf_V, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_1225 = shl i32 %nf, 9

]]></Node>
<StgValue><ssdm name="tmp_1225"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_10 = add i32 %tmp_1225, %sf_load_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_7, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10">
<![CDATA[
:0  %inputBuf_V_load = load i1* %inputBuf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %tmp_7, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:1  %sf_load = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %sf_2 = add i32 %sf_load, 1

]]></Node>
<StgValue><ssdm name="sf_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str70)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_11 = zext i32 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="10">
<![CDATA[
:0  %inputBuf_V_load = load i1* %inputBuf_V_addr, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_V = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %weightMem_0_V_addr = getelementptr [8192 x i1]* %weightMem_0_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weightMem_0_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="13">
<![CDATA[
:2  %weightMem_0_V_load = load i1* %weightMem_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weightMem_1_V_addr = getelementptr [8192 x i1]* %weightMem_1_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weightMem_1_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="13">
<![CDATA[
:12  %weightMem_1_V_load = load i1* %weightMem_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weightMem_2_V_addr = getelementptr [8192 x i1]* %weightMem_2_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weightMem_2_V_addr"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="13">
<![CDATA[
:21  %weightMem_2_V_load = load i1* %weightMem_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %weightMem_3_V_addr = getelementptr [8192 x i1]* %weightMem_3_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weightMem_3_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="13">
<![CDATA[
:30  %weightMem_3_V_load = load i1* %weightMem_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="10">
<![CDATA[
:0  %inputBuf_V_load_1 = load i1* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_13 = icmp eq i32 %sf_2, 512

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33  br i1 %tmp_13, label %.preheader295.preheader.0_ifconv, label %.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge_crit_edge:0  store i32 %sf_2, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:98  %nf_2 = add i32 1, %nf

]]></Node>
<StgValue><ssdm name="nf_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:99  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader295.preheader.0_ifconv:100  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:1  store i1 %tmp_V, i1* %inputBuf_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="13">
<![CDATA[
:2  %weightMem_0_V_load = load i1* %weightMem_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_0_V_load"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="13">
<![CDATA[
:12  %weightMem_1_V_load = load i1* %weightMem_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_1_V_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="13">
<![CDATA[
:21  %weightMem_2_V_load = load i1* %weightMem_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_2_V_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="13">
<![CDATA[
:30  %weightMem_3_V_load = load i1* %weightMem_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_3_V_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="10">
<![CDATA[
:0  %inputBuf_V_load_1 = load i1* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_V_20 = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %nf_1 = phi i32 [ %nf_2, %.preheader295.preheader.0_ifconv ], [ %nf, %.._crit_edge_crit_edge ]

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_18 = icmp eq i32 %nf_1, 16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2  %p_nf_1 = select i1 %tmp_18, i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="p_nf_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:3  %empty_1181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str70, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_1181"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %.preheader297.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %rhs_V = phi i1 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp1 = xor i1 %rhs_V, true

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %p_Result_s = xor i1 %weightMem_0_V_load, %tmp1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:5  %tmp_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %agg_result_V_i = add i2 %tmp_i, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1">
<![CDATA[
:8  %accPopCount_0_V_loa = load i16* %accPopCount_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_loa"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %p_Result_1 = xor i1 %weightMem_1_V_load, %tmp1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  %tmp_i2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:15  %agg_result_V_i3 = add i2 %tmp_i2, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1">
<![CDATA[
:17  %accPopCount_1_V_loa = load i16* %accPopCount_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_loa"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %p_Result_2 = xor i1 %weightMem_2_V_load, %tmp1

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:23  %tmp_i5 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:24  %agg_result_V_i6 = add i2 %tmp_i5, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i6"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1">
<![CDATA[
:26  %accPopCount_2_V_loa = load i16* %accPopCount_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_loa"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31  %p_Result_3 = xor i1 %weightMem_3_V_load, %tmp1

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:32  %tmp_i8 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:33  %agg_result_V_i9 = add i2 %tmp_i8, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i9"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1">
<![CDATA[
:35  %accPopCount_3_V_loa = load i16* %accPopCount_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_loa"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:1  store i1 %tmp_V_20, i1* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %rhs_V_s = phi i1 [ %tmp_V_20, %6 ], [ %inputBuf_V_load_1, %7 ]

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp5 = xor i1 %rhs_V_s, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_Result_4 = xor i1 %weightMem_0_V_load, %tmp5

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  %tmp_i1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %agg_result_V_i1 = add i2 %tmp_i1, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1">
<![CDATA[
:7  %accPopCount_0_V_loa_1 = load i16* %accPopCount_0_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_loa_1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %p_Result_5 = xor i1 %weightMem_1_V_load, %tmp5

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:11  %tmp_i3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %agg_result_V_i2 = add i2 %tmp_i3, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1">
<![CDATA[
:14  %accPopCount_1_V_loa_1 = load i16* %accPopCount_1_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_loa_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %p_Result_6 = xor i1 %weightMem_2_V_load, %tmp5

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:18  %tmp_i4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %agg_result_V_i4 = add i2 %tmp_i4, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="1">
<![CDATA[
:21  %accPopCount_2_V_loa_1 = load i16* %accPopCount_2_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_loa_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %p_Result_7 = xor i1 %weightMem_3_V_load, %tmp5

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
:25  %tmp_i6 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:26  %agg_result_V_i5 = add i2 %tmp_i6, -1

]]></Node>
<StgValue><ssdm name="agg_result_V_i5"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1">
<![CDATA[
:28  %accPopCount_3_V_loa_1 = load i16* %accPopCount_3_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_loa_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="2">
<![CDATA[
:7  %agg_result_V_i_cast = sext i2 %agg_result_V_i to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i_cast"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1">
<![CDATA[
:8  %accPopCount_0_V_loa = load i16* %accPopCount_0_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_loa"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_12 = add i16 %agg_result_V_i_cast, %accPopCount_0_V_loa

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:10  store i16 %tmp_12, i16* %accPopCount_0_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="2">
<![CDATA[
:16  %agg_result_V_i3_cast = sext i2 %agg_result_V_i3 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i3_cast"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1">
<![CDATA[
:17  %accPopCount_1_V_loa = load i16* %accPopCount_1_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_loa"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp_73_0_1 = add i16 %agg_result_V_i3_cast, %accPopCount_1_V_loa

]]></Node>
<StgValue><ssdm name="tmp_73_0_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:19  store i16 %tmp_73_0_1, i16* %accPopCount_1_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="2">
<![CDATA[
:25  %agg_result_V_i6_cast = sext i2 %agg_result_V_i6 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i6_cast"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="1">
<![CDATA[
:26  %accPopCount_2_V_loa = load i16* %accPopCount_2_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_loa"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_73_0_2 = add i16 %agg_result_V_i6_cast, %accPopCount_2_V_loa

]]></Node>
<StgValue><ssdm name="tmp_73_0_2"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:28  store i16 %tmp_73_0_2, i16* %accPopCount_2_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="2">
<![CDATA[
:34  %agg_result_V_i9_cast = sext i2 %agg_result_V_i9 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i9_cast"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1">
<![CDATA[
:35  %accPopCount_3_V_loa = load i16* %accPopCount_3_V_add, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_loa"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_73_0_3 = add i16 %agg_result_V_i9_cast, %accPopCount_3_V_loa

]]></Node>
<StgValue><ssdm name="tmp_73_0_3"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:37  store i16 %tmp_73_0_3, i16* %accPopCount_3_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="2">
<![CDATA[
:6  %agg_result_V_i12_cas = sext i2 %agg_result_V_i1 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i12_cas"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="1">
<![CDATA[
:7  %accPopCount_0_V_loa_1 = load i16* %accPopCount_0_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_0_V_loa_1"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %tmp_73_1 = add i16 %agg_result_V_i12_cas, %accPopCount_0_V_loa_1

]]></Node>
<StgValue><ssdm name="tmp_73_1"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:9  store i16 %tmp_73_1, i16* %accPopCount_0_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="2">
<![CDATA[
:13  %agg_result_V_i15_cas = sext i2 %agg_result_V_i2 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i15_cas"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1">
<![CDATA[
:14  %accPopCount_1_V_loa_1 = load i16* %accPopCount_1_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_1_V_loa_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_73_1_1 = add i16 %agg_result_V_i15_cas, %accPopCount_1_V_loa_1

]]></Node>
<StgValue><ssdm name="tmp_73_1_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:16  store i16 %tmp_73_1_1, i16* %accPopCount_1_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="2">
<![CDATA[
:20  %agg_result_V_i18_cas = sext i2 %agg_result_V_i4 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i18_cas"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="1">
<![CDATA[
:21  %accPopCount_2_V_loa_1 = load i16* %accPopCount_2_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_2_V_loa_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_73_1_2 = add i16 %agg_result_V_i18_cas, %accPopCount_2_V_loa_1

]]></Node>
<StgValue><ssdm name="tmp_73_1_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:23  store i16 %tmp_73_1_2, i16* %accPopCount_2_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="2">
<![CDATA[
:27  %agg_result_V_i21_cas = sext i2 %agg_result_V_i5 to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i21_cas"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1">
<![CDATA[
:28  %accPopCount_3_V_loa_1 = load i16* %accPopCount_3_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="accPopCount_3_V_loa_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %tmp_73_1_3 = add i16 %agg_result_V_i21_cas, %accPopCount_3_V_loa_1

]]></Node>
<StgValue><ssdm name="tmp_73_1_3"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
:30  store i16 %tmp_73_1_3, i16* %accPopCount_3_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:0  %r_V_1 = sext i16 %tmp_12 to i40

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:1  %means_in8_V_0_load = load i24* @means_in8_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in8_V_0_load"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:2  %tmp_14 = sext i24 %means_in8_V_0_load to i40

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:3  %r_V_3 = mul nsw i40 %tmp_14, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:9  store i16 0, i16* %accPopCount_0_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:10  %r_V_1_0_1 = sext i16 %tmp_73_0_1 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_0_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:11  %r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1

]]></Node>
<StgValue><ssdm name="r_V_3_0_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:17  store i16 0, i16* %accPopCount_1_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:18  %r_V_1_0_2 = sext i16 %tmp_73_0_2 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_0_2"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:19  %r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_3_0_2"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:25  store i16 0, i16* %accPopCount_2_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:33  store i16 0, i16* %accPopCount_3_V_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:50  store i16 0, i16* %accPopCount_0_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:65  store i16 0, i16* %accPopCount_1_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:80  store i16 0, i16* %accPopCount_2_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="1">
<![CDATA[
.preheader295.preheader.0_ifconv:95  store i16 0, i16* %accPopCount_3_V_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:3  %r_V_3 = mul nsw i40 %tmp_14, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:11  %r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1

]]></Node>
<StgValue><ssdm name="r_V_3_0_1"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:19  %r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_3_0_2"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:26  %r_V_1_0_3 = sext i16 %tmp_73_0_3 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_0_3"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:27  %r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3

]]></Node>
<StgValue><ssdm name="r_V_3_0_3"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:34  %r_V_1_1 = sext i16 %tmp_73_1 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:35  %means_in8_V_1_load = load i24* @means_in8_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in8_V_1_load"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:36  %tmp_76_1 = sext i24 %means_in8_V_1_load to i40

]]></Node>
<StgValue><ssdm name="tmp_76_1"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:37  %r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:51  %r_V_1_1_1 = sext i16 %tmp_73_1_1 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_1_1"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:52  %r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="205" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:3  %r_V_3 = mul nsw i40 %tmp_14, %r_V_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:5  %tmp_1227 = trunc i40 %r_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_1227"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:11  %r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1

]]></Node>
<StgValue><ssdm name="r_V_3_0_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:13  %tmp_1229 = trunc i40 %r_V_3_0_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1229"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:19  %r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2

]]></Node>
<StgValue><ssdm name="r_V_3_0_2"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:21  %tmp_1231 = trunc i40 %r_V_3_0_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_1231"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:27  %r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3

]]></Node>
<StgValue><ssdm name="r_V_3_0_3"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:37  %r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:52  %r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:66  %r_V_1_1_2 = sext i16 %tmp_73_1_2 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_1_2"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:67  %r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_3_1_2"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="40" op_0_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:81  %r_V_1_1_3 = sext i16 %tmp_73_1_3 to i40

]]></Node>
<StgValue><ssdm name="r_V_1_1_3"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:82  %r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3

]]></Node>
<StgValue><ssdm name="r_V_3_1_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="218" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:6  %tmp_16 = icmp eq i8 %tmp_1227, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:7  %tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:8  %tmp_2 = add i16 1, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:14  %tmp_78_0_1 = icmp eq i8 %tmp_1229, 0

]]></Node>
<StgValue><ssdm name="tmp_78_0_1"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:15  %tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:16  %tmp_20 = add i16 1, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:22  %tmp_78_0_2 = icmp eq i8 %tmp_1231, 0

]]></Node>
<StgValue><ssdm name="tmp_78_0_2"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:27  %r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3

]]></Node>
<StgValue><ssdm name="r_V_3_0_3"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:29  %tmp_1233 = trunc i40 %r_V_3_0_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_1233"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:37  %r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:44  %tmp_1235 = trunc i40 %r_V_3_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1235"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:52  %r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1

]]></Node>
<StgValue><ssdm name="r_V_3_1_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:59  %tmp_1237 = trunc i40 %r_V_3_1_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:67  %r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_3_1_2"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:82  %r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3

]]></Node>
<StgValue><ssdm name="r_V_3_1_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:4  %tmp_1226 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1226"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:12  %tmp_1228 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1228"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:23  %tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_2, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_78_0_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:24  %tmp_27 = add i16 1, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:30  %tmp_78_0_3 = icmp eq i8 %tmp_1233, 0

]]></Node>
<StgValue><ssdm name="tmp_78_0_3"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:31  %tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:32  %tmp_32 = add i16 1, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:38  %tmp_42 = select i1 %tmp_16, i16 %tmp_1, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:39  %tmp_47 = select i1 %tmp_1226, i16 %tmp_42, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:40  %lhs_V_2_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_47, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:41  %lhs_V_2_1_cast = sext i24 %lhs_V_2_1 to i40

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_cast"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:42  %ret_V_6_1 = add i40 %r_V_3_1, %lhs_V_2_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_6_1"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:45  %tmp_78_1 = icmp eq i8 %tmp_1235, 0

]]></Node>
<StgValue><ssdm name="tmp_78_1"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:46  %tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:53  %tmp_52 = select i1 %tmp_78_0_1, i16 %tmp_19, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:54  %tmp_54 = select i1 %tmp_1228, i16 %tmp_52, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:55  %lhs_V_2_1_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_54, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_1"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:56  %lhs_V_2_1_1_cast = sext i24 %lhs_V_2_1_1 to i40

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_1_cast"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:57  %ret_V_6_1_1 = add i40 %r_V_3_1_1, %lhs_V_2_1_1_cast

]]></Node>
<StgValue><ssdm name="ret_V_6_1_1"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:60  %tmp_78_1_1 = icmp eq i8 %tmp_1237, 0

]]></Node>
<StgValue><ssdm name="tmp_78_1_1"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:61  %tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_1, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:67  %r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2

]]></Node>
<StgValue><ssdm name="r_V_3_1_2"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:74  %tmp_1239 = trunc i40 %r_V_3_1_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:82  %r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3

]]></Node>
<StgValue><ssdm name="r_V_3_1_3"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:89  %tmp_1241 = trunc i40 %r_V_3_1_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:20  %tmp_1230 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_2, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1230"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:28  %tmp_1232 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_3, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1232"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:43  %tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1234"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_78_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:47  %tmp_38 = add i16 1, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:48  %tmp_39 = select i1 %tmp_78_1, i16 %tmp_37, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:49  %accResidual_0_V = select i1 %tmp_1234, i16 %tmp_39, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="accResidual_0_V"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:58  %tmp_1236 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_1, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1236"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_78_1_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:62  %tmp_44 = add i16 1, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:63  %tmp_45 = select i1 %tmp_78_1_1, i16 %tmp_43, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:64  %accResidual_1_V = select i1 %tmp_1236, i16 %tmp_45, i16 %tmp_43

]]></Node>
<StgValue><ssdm name="accResidual_1_V"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:68  %tmp_60 = select i1 %tmp_78_0_2, i16 %tmp_26, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:69  %tmp_62 = select i1 %tmp_1230, i16 %tmp_60, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:70  %lhs_V_2_1_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_62, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_2"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:71  %lhs_V_2_1_2_cast = sext i24 %lhs_V_2_1_2 to i40

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_2_cast"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:72  %ret_V_6_1_2 = add i40 %r_V_3_1_2, %lhs_V_2_1_2_cast

]]></Node>
<StgValue><ssdm name="ret_V_6_1_2"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:75  %tmp_78_1_2 = icmp eq i8 %tmp_1239, 0

]]></Node>
<StgValue><ssdm name="tmp_78_1_2"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:76  %tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_2, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:83  %tmp_64 = select i1 %tmp_78_0_3, i16 %tmp_31, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:84  %tmp_66 = select i1 %tmp_1232, i16 %tmp_64, i16 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:85  %lhs_V_2_1_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_66, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_3"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="40" op_0_bw="24">
<![CDATA[
.preheader295.preheader.0_ifconv:86  %lhs_V_2_1_3_cast = sext i24 %lhs_V_2_1_3 to i40

]]></Node>
<StgValue><ssdm name="lhs_V_2_1_3_cast"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.preheader295.preheader.0_ifconv:87  %ret_V_6_1_3 = add i40 %r_V_3_1_3, %lhs_V_2_1_3_cast

]]></Node>
<StgValue><ssdm name="ret_V_6_1_3"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader295.preheader.0_ifconv:90  %tmp_78_1_3 = icmp eq i8 %tmp_1241, 0

]]></Node>
<StgValue><ssdm name="tmp_78_1_3"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:91  %tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_3, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:73  %tmp_1238 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_2, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_78_1_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:77  %tmp_50 = add i16 1, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:78  %tmp_51 = select i1 %tmp_78_1_2, i16 %tmp_49, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:79  %accResidual_2_V = select i1 %tmp_1238, i16 %tmp_51, i16 %tmp_49

]]></Node>
<StgValue><ssdm name="accResidual_2_V"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
.preheader295.preheader.0_ifconv:88  %tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_3, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
<literal name="tmp_78_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:92  %tmp_56 = add i16 1, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:93  %tmp_57 = select i1 %tmp_78_1_3, i16 %tmp_55, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:94  %tmp_59 = select i1 %tmp_1240, i16 %tmp_57, i16 %tmp_55

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
.preheader295.preheader.0_ifconv:96  %tmp_V_8 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_59, i16 %accResidual_2_V, i16 %accResidual_1_V, i16 %accResidual_0_V)

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader295.preheader.0_ifconv:97  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
