PPA Report for bidir_shift_reg.v (Module: bidir_shift_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 30
IO Count: 13
Cell Count: 64

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 922.51 MHz
Reg-to-Reg Critical Path Delay: 0.868 ns

POWER METRICS:
-------------
Total Power Consumption: 0.457 W
