
---------- Begin Simulation Statistics ----------
final_tick                                 5068788000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 123634                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875040                       # Number of bytes of host memory used
host_op_rate                                   141197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    77.80                       # Real time elapsed on the host
host_tick_rate                               65151851                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005069                       # Number of seconds simulated
sim_ticks                                  5068788000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.377139                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1104242                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1111163                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27206                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1687526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              75562                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1230                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2573251                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  343947                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          639                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4455973                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3659884                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24417                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                467659                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          786303                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8660728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.268850                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.175540                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5226273     60.34%     60.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1129626     13.04%     73.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       689275      7.96%     81.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       467067      5.39%     86.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       274734      3.17%     89.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       229900      2.65%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       143282      1.65%     94.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32912      0.38%     94.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       467659      5.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8660728                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.053947                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.053947                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1062162                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2803                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1098610                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11885438                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5246591                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2308724                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24696                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9135                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                129399                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2573251                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1912647                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3229899                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          986                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10557424                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   54970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253833                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5513042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1523751                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.041415                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8771572                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.370700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.476680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6182349     70.48%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   172596      1.97%     72.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   470264      5.36%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   444757      5.07%     82.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   157529      1.80%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   376183      4.29%     88.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   266783      3.04%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   144820      1.65%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   556291      6.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8771572                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       450129                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      8696311                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     10719172                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       187992                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      49532360                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1366005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                26339                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2481074                       # Number of branches executed
system.cpu.iew.exec_nop                          6112                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.145649                       # Inst execution rate
system.cpu.iew.exec_refs                      2516147                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1148819                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  215156                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1316654                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                385                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1473                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1182115                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11775557                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1367328                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20086                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11614105                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1549                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 18839                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24696                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21943                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            32107                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        66390                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        68962                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        87654                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            197                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9613                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10877668                       # num instructions consuming a value
system.cpu.iew.wb_count                      11530394                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520273                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5659358                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.137392                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11535570                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13036867                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8398668                       # number of integer regfile writes
system.cpu.ipc                               0.948814                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.948814                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               597      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8798312     75.62%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90726      0.78%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7483      0.06%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11866      0.10%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56287      0.48%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48927      0.42%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20585      0.18%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23876      0.21%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39746      0.34%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3207      0.03%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1317      0.01%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3114      0.03%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2397      0.02%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1956      0.02%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1372280     11.80%     90.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1151497      9.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11634191                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      105547                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009072                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26360     24.97%     24.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     24.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15167     14.37%     39.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               400      0.38%     39.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     9      0.01%     39.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10567     10.01%     49.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.01%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21113     20.00%     69.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 31901     30.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11419429                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           31533826                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11242560                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12108040                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11769060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11634191                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 385                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          784413                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       586607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8771572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.326352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.851591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4504360     51.35%     51.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1428655     16.29%     67.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              945457     10.78%     78.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              723113      8.24%     86.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              355518      4.05%     90.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              397049      4.53%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              238198      2.72%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              124998      1.43%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54224      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8771572                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.147630                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 319712                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             613142                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       287834                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            446010                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            107710                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            72151                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1316654                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1182115                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8277976                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                         10137577                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  359963                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 215187                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5301165                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4112                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8146                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19234308                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11830968                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12816587                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2377109                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 134896                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24696                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                404608                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   927476                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13221396                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         304031                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              18588                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    667577                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            395                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           411815                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     19967142                       # The number of ROB reads
system.cpu.rob.rob_writes                    23662063                       # The number of ROB writes
system.cpu.timesIdled                          135240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325706                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220349                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       395860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       792761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5280                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3764                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5281                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            83                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       578816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  578816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9128                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11107000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47708750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            392218                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9428                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       372853                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        372870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1118592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1189661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     47726208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2134592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49860800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           396901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007936                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 396876     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             396901                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          819316142                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36020340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         559306993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            11.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               160796                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       209782                       # number of demand (read+write) hits
system.l2.demand_hits::total                   387750                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              160796                       # number of overall hits
system.l2.overall_hits::.cpu.data               17172                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       209782                       # number of overall hits
system.l2.overall_hits::total                  387750                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6753                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9045                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2292                       # number of overall misses
system.l2.overall_misses::.cpu.data              6753                       # number of overall misses
system.l2.overall_misses::total                  9045                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    178098500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    512137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        690236000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    178098500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    512137500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       690236000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           163088                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       209782                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               396795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          163088                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       209782                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              396795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022795                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022795                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77704.406632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75838.516215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76311.332228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77704.406632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75838.516215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76311.332228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9045                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    155188500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    444607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    599796000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    155188500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    444607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    599796000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.022795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.022795                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67708.769634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65838.516215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66312.437811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67708.769634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65838.516215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66312.437811                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9428                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       372828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           372828                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       372828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       372828                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   812                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3764                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    287637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     287637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.822552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.822552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76417.906482                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76417.906482                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.822552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66417.906482                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66417.906482                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         160796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       209782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             370578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2292                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2292                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    178098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    178098500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       163088                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       209782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         372870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014054                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77704.406632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77704.406632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    155188500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155188500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006147                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67708.769634                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67708.769634                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    224500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    224500500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75108.899297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75108.899297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    194610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    194610500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65108.899297                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65108.899297                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                23                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           83                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              83                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.783019                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.783019                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           83                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           83                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1580000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1580000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.783019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.783019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19036.144578                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19036.144578                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5959.453972                       # Cycle average of tags in use
system.l2.tags.total_refs                      792652                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     86.723414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.138252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1631.801551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4277.514169                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.049799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.130539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.181868                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8074                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.278229                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6351028                       # Number of tag accesses
system.l2.tags.data_accesses                  6351028                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         146624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         432192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             578816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       146624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146624                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9044                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          28926836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          85265353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             114192190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     28926836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28926836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         28926836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         85265353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            114192190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19322                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     58923500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               228517250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6514.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25264.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7709                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.577039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   259.853335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.300349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          353     26.66%     26.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          276     20.85%     47.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          132      9.97%     57.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      4.61%     62.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      4.46%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           64      4.83%     71.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      4.08%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.74%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          302     22.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1324                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 578880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  578880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       114.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    114.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5068759000                       # Total gap between requests
system.mem_ctrls.avgGap                     560393.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       146688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       432192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 28939462.451378908008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 85265353.374416127801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     60940750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167576500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26588.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24815.12                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4926600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2591985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31444560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     399516000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        578702760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1459086240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2476268145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.532593                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3786867750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    169000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1112920250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4612440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2432595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33136740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     399516000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        614371080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1429049760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2483118615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.884094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3708639500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    169000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1191148500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1736429                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1736429                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1736429                       # number of overall hits
system.cpu.icache.overall_hits::total         1736429                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       176216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         176216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       176216                       # number of overall misses
system.cpu.icache.overall_misses::total        176216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2856825401                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2856825401                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2856825401                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2856825401                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1912645                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1912645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1912645                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1912645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.092132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.092132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.092132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.092132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16212.065879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16212.065879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16212.065879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16212.065879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        32268                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              3490                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.245845                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            188684                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       372853                       # number of writebacks
system.cpu.icache.writebacks::total            372853                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        13128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        13128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13128                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       163088                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       163088                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       163088                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       209782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       372870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2544273919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2544273919                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2544273919                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   2597582240                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5141856159                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.085268                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.085268                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.085268                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.194950                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15600.620027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15600.620027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15600.620027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12382.293238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13789.943302                       # average overall mshr miss latency
system.cpu.icache.replacements                 372853                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1736429                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1736429                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       176216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        176216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2856825401                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2856825401                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1912645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1912645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.092132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.092132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16212.065879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16212.065879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       163088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       163088                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2544273919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2544273919                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.085268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.085268                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15600.620027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15600.620027                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       209782                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       209782                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   2597582240                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2597582240                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12382.293238                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12382.293238                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2109298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            372869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.656941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     9.440608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     6.557423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.590038                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.409839                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4198159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4198159                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2300513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2300513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2302121                       # number of overall hits
system.cpu.dcache.overall_hits::total         2302121                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        65083                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65083                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65110                       # number of overall misses
system.cpu.dcache.overall_misses::total         65110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2610957201                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2610957201                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2610957201                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2610957201                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2365596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2365596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2367231                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2367231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027505                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40117.345559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40117.345559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40100.709584                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40100.709584                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        57237                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32433                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2011                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             266                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.461959                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.928571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9428                       # number of writebacks
system.cpu.dcache.writebacks::total              9428                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        41084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        41084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        41084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        41084                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24026                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    732212376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    732212376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    732758376                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    732758376                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010149                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30510.120255                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30510.120255                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30498.558895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30498.558895                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1231607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1231607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        39434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1129825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1129825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1271041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1271041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28651.037176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28651.037176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19317                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    425448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    425448500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22024.563856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22024.563856                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1068745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1068745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1478803260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1478803260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57831.264323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57831.264323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    304512935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    304512935                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66140.950261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66140.950261                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1608                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1608                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1635                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1635                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016514                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       546000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       546000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20222.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2328941                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2328941                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29858.217949                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29858.217949                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2250941                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2250941                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28858.217949                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28858.217949                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       289000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.030303                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030303                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 32111.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32111.111111                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016835                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016835                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           914.611823                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2326707                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.821064                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   914.611823                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.893176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.893176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4759621                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4759621                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5068788000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5068788000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
