
Watch_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f50  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  080070e0  080070e0  000080e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072fc  080072fc  0000906c  2**0
                  CONTENTS
  4 .ARM          00000008  080072fc  080072fc  000082fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007304  08007304  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007304  08007304  00008304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007308  08007308  00008308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800730c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          000002bc  20000070  20000070  00009070  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000032c  2000032c  00009070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a23a  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b30  00000000  00000000  000132d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad8  00000000  00000000  00014e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000860  00000000  00000000  000158e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021062  00000000  00000000  00016140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d4c7  00000000  00000000  000371a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c98be  00000000  00000000  00044669  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010df27  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003180  00000000  00000000  0010df6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  001110ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070c8 	.word	0x080070c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080070c8 	.word	0x080070c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <_7SEG_GPIO_Init>:
 */

#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b6b      	ldr	r3, [pc, #428]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a6a      	ldr	r2, [pc, #424]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b68      	ldr	r3, [pc, #416]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b64      	ldr	r3, [pc, #400]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b56      	ldr	r3, [pc, #344]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	f043 0310 	orr.w	r3, r3, #16
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	484b      	ldr	r0, [pc, #300]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 80005f0:	f004 f9c6 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80005f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	4847      	ldr	r0, [pc, #284]	@ (8000720 <_7SEG_GPIO_Init+0x1c0>)
 8000602:	f004 f9bd 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000612:	f004 f9b5 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000616:	2320      	movs	r3, #32
 8000618:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	483e      	ldr	r0, [pc, #248]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000622:	f004 f9ad 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000626:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	483c      	ldr	r0, [pc, #240]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000634:	f004 f9a4 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	4837      	ldr	r0, [pc, #220]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000646:	f004 f99b 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800064a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800064e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4831      	ldr	r0, [pc, #196]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000658:	f004 f992 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	482d      	ldr	r0, [pc, #180]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000668:	f004 f98a 	bl	8004980 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800067a:	f004 f981 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4827      	ldr	r0, [pc, #156]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800068c:	f004 f978 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4822      	ldr	r0, [pc, #136]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800069e:	f004 f96f 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	481e      	ldr	r0, [pc, #120]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006b0:	f004 f966 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4819      	ldr	r0, [pc, #100]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006c2:	f004 f95d 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4815      	ldr	r0, [pc, #84]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006d4:	f004 f954 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4810      	ldr	r0, [pc, #64]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006e6:	f004 f94b 	bl	8004980 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	480c      	ldr	r0, [pc, #48]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006f8:	f004 f942 	bl	8004980 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f813 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8000706:	2201      	movs	r2, #1
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80e 	bl	800072c <_7SEG_SetNumber>
}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020800 	.word	0x40020800
 8000728:	40021000 	.word	0x40021000

0800072c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 81dc 	bne.w	8000af8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	4bcb      	ldr	r3, [pc, #812]	@ (8000a70 <_7SEG_SetNumber+0x344>)
 8000744:	fb83 2301 	smull	r2, r3, r3, r1
 8000748:	109a      	asrs	r2, r3, #2
 800074a:	17cb      	asrs	r3, r1, #31
 800074c:	1ad2      	subs	r2, r2, r3
 800074e:	4613      	mov	r3, r2
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	1aca      	subs	r2, r1, r3
 8000758:	2a09      	cmp	r2, #9
 800075a:	f200 81ba 	bhi.w	8000ad2 <_7SEG_SetNumber+0x3a6>
 800075e:	a301      	add	r3, pc, #4	@ (adr r3, 8000764 <_7SEG_SetNumber+0x38>)
 8000760:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000764:	0800078d 	.word	0x0800078d
 8000768:	080007df 	.word	0x080007df
 800076c:	08000831 	.word	0x08000831
 8000770:	08000883 	.word	0x08000883
 8000774:	080008d5 	.word	0x080008d5
 8000778:	08000927 	.word	0x08000927
 800077c:	08000979 	.word	0x08000979
 8000780:	080009cb 	.word	0x080009cb
 8000784:	08000a1d 	.word	0x08000a1d
 8000788:	08000a81 	.word	0x08000a81
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000792:	48b8      	ldr	r0, [pc, #736]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000794:	f004 faa8 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	48b6      	ldr	r0, [pc, #728]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007a0:	f004 faa2 	bl	8004ce8 <HAL_GPIO_WritePin>
 80007a4:	2200      	movs	r2, #0
 80007a6:	2140      	movs	r1, #64	@ 0x40
 80007a8:	48b2      	ldr	r0, [pc, #712]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007aa:	f004 fa9d 	bl	8004ce8 <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2120      	movs	r1, #32
 80007b2:	48b0      	ldr	r0, [pc, #704]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007b4:	f004 fa98 	bl	8004ce8 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007be:	48af      	ldr	r0, [pc, #700]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007c0:	f004 fa92 	bl	8004ce8 <HAL_GPIO_WritePin>
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	48ac      	ldr	r0, [pc, #688]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007cc:	f004 fa8c 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d6:	48a7      	ldr	r0, [pc, #668]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007d8:	f004 fa86 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 80007dc:	e179      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e4:	48a4      	ldr	r0, [pc, #656]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007e6:	f004 fa7f 	bl	8004ce8 <HAL_GPIO_WritePin>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	48a1      	ldr	r0, [pc, #644]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007f0:	f004 fa7a 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007fa:	489e      	ldr	r0, [pc, #632]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007fc:	f004 fa74 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	489b      	ldr	r0, [pc, #620]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000806:	f004 fa6f 	bl	8004ce8 <HAL_GPIO_WritePin>
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000810:	489a      	ldr	r0, [pc, #616]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000812:	f004 fa69 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4897      	ldr	r0, [pc, #604]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800081e:	f004 fa63 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000828:	4892      	ldr	r0, [pc, #584]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800082a:	f004 fa5d 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 800082e:	e150      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000836:	488f      	ldr	r0, [pc, #572]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000838:	f004 fa56 	bl	8004ce8 <HAL_GPIO_WritePin>
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000842:	488d      	ldr	r0, [pc, #564]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000844:	f004 fa50 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4889      	ldr	r0, [pc, #548]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000850:	f004 fa4a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085a:	4888      	ldr	r0, [pc, #544]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800085c:	f004 fa44 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	4883      	ldr	r0, [pc, #524]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000866:	f004 fa3f 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	@ 0x40
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000870:	f004 fa3a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000874:	2201      	movs	r2, #1
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4880      	ldr	r0, [pc, #512]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800087c:	f004 fa34 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000880:	e127      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000888:	487a      	ldr	r0, [pc, #488]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800088a:	f004 fa2d 	bl	8004ce8 <HAL_GPIO_WritePin>
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000894:	4878      	ldr	r0, [pc, #480]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000896:	f004 fa27 	bl	8004ce8 <HAL_GPIO_WritePin>
 800089a:	2200      	movs	r2, #0
 800089c:	2140      	movs	r1, #64	@ 0x40
 800089e:	4875      	ldr	r0, [pc, #468]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008a0:	f004 fa22 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008a4:	2200      	movs	r2, #0
 80008a6:	2120      	movs	r1, #32
 80008a8:	4872      	ldr	r0, [pc, #456]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008aa:	f004 fa1d 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b4:	486f      	ldr	r0, [pc, #444]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008b6:	f004 fa17 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008c0:	486e      	ldr	r0, [pc, #440]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008c2:	f004 fa11 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	486b      	ldr	r0, [pc, #428]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008ce:	f004 fa0b 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 80008d2:	e0fe      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	4868      	ldr	r0, [pc, #416]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008dc:	f004 fa04 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e6:	4863      	ldr	r0, [pc, #396]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008e8:	f004 f9fe 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f2:	4861      	ldr	r0, [pc, #388]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80008f4:	f004 f9f8 	bl	8004ce8 <HAL_GPIO_WritePin>
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	@ 0x40
 80008fc:	485d      	ldr	r0, [pc, #372]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008fe:	f004 f9f3 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	485a      	ldr	r0, [pc, #360]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800090a:	f004 f9ed 	bl	8004ce8 <HAL_GPIO_WritePin>
 800090e:	2201      	movs	r2, #1
 8000910:	2120      	movs	r1, #32
 8000912:	4858      	ldr	r0, [pc, #352]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000914:	f004 f9e8 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800091e:	4857      	ldr	r0, [pc, #348]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000920:	f004 f9e2 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000924:	e0d5      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092c:	4851      	ldr	r0, [pc, #324]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800092e:	f004 f9db 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000938:	4850      	ldr	r0, [pc, #320]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800093a:	f004 f9d5 	bl	8004ce8 <HAL_GPIO_WritePin>
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000946:	f004 f9cf 	bl	8004ce8 <HAL_GPIO_WritePin>
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000950:	f004 f9ca 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	4846      	ldr	r0, [pc, #280]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800095a:	f004 f9c5 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000964:	4844      	ldr	r0, [pc, #272]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000966:	f004 f9bf 	bl	8004ce8 <HAL_GPIO_WritePin>
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000970:	4842      	ldr	r0, [pc, #264]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000972:	f004 f9b9 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000976:	e0ac      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800097e:	483d      	ldr	r0, [pc, #244]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000980:	f004 f9b2 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000984:	2200      	movs	r2, #0
 8000986:	2140      	movs	r1, #64	@ 0x40
 8000988:	483a      	ldr	r0, [pc, #232]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800098a:	f004 f9ad 	bl	8004ce8 <HAL_GPIO_WritePin>
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4838      	ldr	r0, [pc, #224]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000994:	f004 f9a8 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009a0:	f004 f9a2 	bl	8004ce8 <HAL_GPIO_WritePin>
 80009a4:	2200      	movs	r2, #0
 80009a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009aa:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009ac:	f004 f99c 	bl	8004ce8 <HAL_GPIO_WritePin>
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009b6:	482f      	ldr	r0, [pc, #188]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009b8:	f004 f996 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009c4:	f004 f990 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 80009c8:	e083      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009d2:	f004 f989 	bl	8004ce8 <HAL_GPIO_WritePin>
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	4825      	ldr	r0, [pc, #148]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009de:	f004 f983 	bl	8004ce8 <HAL_GPIO_WritePin>
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	4823      	ldr	r0, [pc, #140]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009ea:	f004 f97d 	bl	8004ce8 <HAL_GPIO_WritePin>
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	4820      	ldr	r0, [pc, #128]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009f4:	f004 f978 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80009f8:	2201      	movs	r2, #1
 80009fa:	2120      	movs	r1, #32
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009fe:	f004 f973 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a0a:	f004 f96d 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a14:	4817      	ldr	r0, [pc, #92]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a16:	f004 f967 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000a1a:	e05a      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a24:	f004 f960 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000a30:	f004 f95a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a3a:	f004 f955 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a44:	f004 f950 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a50:	f004 f94a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a5c:	f004 f944 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a68:	f004 f93e 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000a6c:	e031      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
 8000a6e:	bf00      	nop
 8000a70:	66666667 	.word	0x66666667
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	48c8      	ldr	r0, [pc, #800]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a88:	f004 f92e 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a92:	48c6      	ldr	r0, [pc, #792]	@ (8000dac <_7SEG_SetNumber+0x680>)
 8000a94:	f004 f928 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	@ 0x40
 8000a9c:	48c2      	ldr	r0, [pc, #776]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a9e:	f004 f923 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	48c0      	ldr	r0, [pc, #768]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000aa8:	f004 f91e 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	48bf      	ldr	r0, [pc, #764]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000ab4:	f004 f918 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abe:	48ba      	ldr	r0, [pc, #744]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ac0:	f004 f912 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	48b9      	ldr	r0, [pc, #740]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000acc:	f004 f90c 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000ad0:	bf00      	nop
		}

		if(dp == ON)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d105      	bne.n	8000ae4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	48b2      	ldr	r0, [pc, #712]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ade:	f004 f903 	bl	8004ce8 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000ae2:	e1ff      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 81fc 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	48ad      	ldr	r0, [pc, #692]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000af2:	f004 f8f9 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 8000af6:	e1f5      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 81f2 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4bac      	ldr	r3, [pc, #688]	@ (8000db4 <_7SEG_SetNumber+0x688>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	2a09      	cmp	r2, #9
 8000b1a:	f200 81d0 	bhi.w	8000ebe <_7SEG_SetNumber+0x792>
 8000b1e:	a301      	add	r3, pc, #4	@ (adr r3, 8000b24 <_7SEG_SetNumber+0x3f8>)
 8000b20:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b24:	08000b4d 	.word	0x08000b4d
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000bf9 	.word	0x08000bf9
 8000b30:	08000c4f 	.word	0x08000c4f
 8000b34:	08000ca5 	.word	0x08000ca5
 8000b38:	08000cfb 	.word	0x08000cfb
 8000b3c:	08000d51 	.word	0x08000d51
 8000b40:	08000dbd 	.word	0x08000dbd
 8000b44:	08000e13 	.word	0x08000e13
 8000b48:	08000e69 	.word	0x08000e69
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b52:	4899      	ldr	r0, [pc, #612]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b54:	f004 f8c8 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b5e:	4896      	ldr	r0, [pc, #600]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b60:	f004 f8c2 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b6a:	4893      	ldr	r0, [pc, #588]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b6c:	f004 f8bc 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4890      	ldr	r0, [pc, #576]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b78:	f004 f8b6 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b82:	488d      	ldr	r0, [pc, #564]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b84:	f004 f8b0 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b8e:	488a      	ldr	r0, [pc, #552]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b90:	f004 f8aa 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	4887      	ldr	r0, [pc, #540]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b9c:	f004 f8a4 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000ba0:	e18d      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4883      	ldr	r0, [pc, #524]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000baa:	f004 f89d 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb4:	4880      	ldr	r0, [pc, #512]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bb6:	f004 f897 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	487d      	ldr	r0, [pc, #500]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bc2:	f004 f891 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	487a      	ldr	r0, [pc, #488]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bce:	f004 f88b 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bd8:	4877      	ldr	r0, [pc, #476]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bda:	f004 f885 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be4:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000be6:	f004 f87f 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	4871      	ldr	r0, [pc, #452]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bf2:	f004 f879 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000bf6:	e162      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	486e      	ldr	r0, [pc, #440]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c00:	f004 f872 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c0a:	486b      	ldr	r0, [pc, #428]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c0c:	f004 f86c 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4868      	ldr	r0, [pc, #416]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c18:	f004 f866 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	4865      	ldr	r0, [pc, #404]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c24:	f004 f860 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c2e:	4862      	ldr	r0, [pc, #392]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c30:	f004 f85a 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f004 f854 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	485c      	ldr	r0, [pc, #368]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c48:	f004 f84e 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000c4c:	e137      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	4858      	ldr	r0, [pc, #352]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c56:	f004 f847 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c60:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c62:	f004 f841 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4852      	ldr	r0, [pc, #328]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c6e:	f004 f83b 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c78:	484f      	ldr	r0, [pc, #316]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c7a:	f004 f835 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	484c      	ldr	r0, [pc, #304]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c86:	f004 f82f 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4849      	ldr	r0, [pc, #292]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c92:	f004 f829 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9c:	4846      	ldr	r0, [pc, #280]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f004 f823 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000ca2:	e10c      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000caa:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cac:	f004 f81c 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4840      	ldr	r0, [pc, #256]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cb8:	f004 f816 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc2:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cc4:	f004 f810 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	483a      	ldr	r0, [pc, #232]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cd0:	f004 f80a 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	4837      	ldr	r0, [pc, #220]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f004 f804 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4834      	ldr	r0, [pc, #208]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f003 fffe 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf2:	4831      	ldr	r0, [pc, #196]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f003 fff8 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000cf8:	e0e1      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d02:	f003 fff1 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d0c:	482a      	ldr	r0, [pc, #168]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d0e:	f003 ffeb 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d1a:	f003 ffe5 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d24:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d26:	f003 ffdf 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4821      	ldr	r0, [pc, #132]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d32:	f003 ffd9 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	481e      	ldr	r0, [pc, #120]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f003 ffd3 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d48:	481b      	ldr	r0, [pc, #108]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f003 ffcd 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000d4e:	e0b6      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4818      	ldr	r0, [pc, #96]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d58:	f003 ffc6 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d62:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d64:	f003 ffc0 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d70:	f003 ffba 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d7c:	f003 ffb4 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d88:	f003 ffae 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d94:	f003 ffa8 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000da0:	f003 ffa2 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000da4:	e08b      	b.n	8000ebe <_7SEG_SetNumber+0x792>
 8000da6:	bf00      	nop
 8000da8:	40020c00 	.word	0x40020c00
 8000dac:	40020000 	.word	0x40020000
 8000db0:	40020800 	.word	0x40020800
 8000db4:	66666667 	.word	0x66666667
 8000db8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc2:	484a      	ldr	r0, [pc, #296]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dc4:	f003 ff90 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4847      	ldr	r0, [pc, #284]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dd0:	f003 ff8a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dda:	4844      	ldr	r0, [pc, #272]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ddc:	f003 ff84 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000de8:	f003 ff7e 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	483e      	ldr	r0, [pc, #248]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000df4:	f003 ff78 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfe:	483b      	ldr	r0, [pc, #236]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e00:	f003 ff72 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	4838      	ldr	r0, [pc, #224]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e0c:	f003 ff6c 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000e10:	e055      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4834      	ldr	r0, [pc, #208]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e1a:	f003 ff65 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e24:	4831      	ldr	r0, [pc, #196]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e26:	f003 ff5f 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e30:	482e      	ldr	r0, [pc, #184]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e32:	f003 ff59 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	482b      	ldr	r0, [pc, #172]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e3e:	f003 ff53 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e48:	4828      	ldr	r0, [pc, #160]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e4a:	f003 ff4d 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e54:	4825      	ldr	r0, [pc, #148]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e56:	f003 ff47 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e60:	4822      	ldr	r0, [pc, #136]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e62:	f003 ff41 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000e66:	e02a      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e70:	f003 ff3a 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	481c      	ldr	r0, [pc, #112]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e7c:	f003 ff34 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e86:	4819      	ldr	r0, [pc, #100]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e88:	f003 ff2e 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e94:	f003 ff28 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	4813      	ldr	r0, [pc, #76]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f003 ff22 	bl	8004ce8 <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eac:	f003 ff1c 	bl	8004ce8 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f003 ff16 	bl	8004ce8 <HAL_GPIO_WritePin>
				break;
 8000ebc:	bf00      	nop
		if(dp == ON)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f003 ff0c 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 8000ed0:	e008      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d105      	bne.n	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f003 ff02 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f28:	f003 fd2a 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f36:	f003 fd23 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f44:	f003 fd1c 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f52:	f003 fd15 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f56:	2320      	movs	r3, #32
 8000f58:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f60:	f003 fd0e 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f6e:	f003 fd07 	bl	8004980 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f7c:	f003 fd00 	bl	8004980 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da04      	bge.n	8000fac <CLCD_Write_Instruction+0x1c>
 8000fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	e003      	b.n	8000fb4 <CLCD_Write_Instruction+0x24>
 8000fac:	4b5c      	ldr	r3, [pc, #368]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fb6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d004      	beq.n	8000fcc <CLCD_Write_Instruction+0x3c>
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	e003      	b.n	8000fd4 <CLCD_Write_Instruction+0x44>
 8000fcc:	4b54      	ldr	r3, [pc, #336]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d004      	beq.n	8000fec <CLCD_Write_Instruction+0x5c>
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f043 0320 	orr.w	r3, r3, #32
 8000fea:	e003      	b.n	8000ff4 <CLCD_Write_Instruction+0x64>
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f023 0320 	bic.w	r3, r3, #32
 8000ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000ff6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <CLCD_Write_Instruction+0x7c>
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	e003      	b.n	8001014 <CLCD_Write_Instruction+0x84>
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f023 0310 	bic.w	r3, r3, #16
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001016:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a40      	ldr	r2, [pc, #256]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001024:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800102a:	f023 0302 	bic.w	r3, r3, #2
 800102e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001030:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800103c:	4b38      	ldr	r3, [pc, #224]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0xd8>
 800105e:	4b30      	ldr	r3, [pc, #192]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0xe0>
 8001068:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001070:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0xf8>
 800107e:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x100>
 8001088:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001090:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x118>
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x120>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0320 	bic.w	r3, r3, #32
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x138>
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0310 	orr.w	r3, r3, #16
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x140>
 80010c8:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0310 	bic.w	r3, r3, #16
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e6:	f023 0302 	bic.w	r3, r3, #2
 80010ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010f2:	f023 0304 	bic.w	r3, r3, #4
 80010f6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f003 faff 	bl	8004714 <HAL_Delay>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000

08001124 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da04      	bge.n	8001140 <CLCD_Write_Display+0x1c>
 8001136:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800113e:	e003      	b.n	8001148 <CLCD_Write_Display+0x24>
 8001140:	4b5c      	ldr	r3, [pc, #368]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001148:	4a5a      	ldr	r2, [pc, #360]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800114a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <CLCD_Write_Display+0x3c>
 8001156:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115e:	e003      	b.n	8001168 <CLCD_Write_Display+0x44>
 8001160:	4b54      	ldr	r3, [pc, #336]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0320 	and.w	r3, r3, #32
 8001172:	2b00      	cmp	r3, #0
 8001174:	d004      	beq.n	8001180 <CLCD_Write_Display+0x5c>
 8001176:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	e003      	b.n	8001188 <CLCD_Write_Display+0x64>
 8001180:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f023 0320 	bic.w	r3, r3, #32
 8001188:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800118a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <CLCD_Write_Display+0x7c>
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	e003      	b.n	80011a8 <CLCD_Write_Display+0x84>
 80011a0:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f023 0310 	bic.w	r3, r3, #16
 80011a8:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011aa:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011ac:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a40      	ldr	r2, [pc, #256]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a3d      	ldr	r2, [pc, #244]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011be:	f023 0302 	bic.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d0:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011dc:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	4a34      	ldr	r2, [pc, #208]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011e2:	f023 0304 	bic.w	r3, r3, #4
 80011e6:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0xd8>
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0xe0>
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0xf8>
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x100>
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x118>
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x120>
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0320 	bic.w	r3, r3, #32
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x138>
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x140>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800127a:	f023 0302 	bic.w	r3, r3, #2
 800127e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001286:	f023 0304 	bic.w	r3, r3, #4
 800128a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129e:	f023 0304 	bic.w	r3, r3, #4
 80012a2:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f003 fa35 	bl	8004714 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	460a      	mov	r2, r1
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	4613      	mov	r3, r2
 80012c6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <CLCD_Gotoxy+0x1c>
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d007      	beq.n	80012e2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012d2:	e00d      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b80      	subs	r3, #128	@ 0x80
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe58 	bl	8000f90 <CLCD_Write_Instruction>
 80012e0:	e006      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	3b40      	subs	r3, #64	@ 0x40
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe51 	bl	8000f90 <CLCD_Write_Instruction>
 80012ee:	bf00      	nop
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	603a      	str	r2, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	460b      	mov	r3, r1
 8001306:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800130c:	79ba      	ldrb	r2, [r7, #6]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd0 	bl	80012b8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feff 	bl	8001124 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ef      	bne.n	8001318 <CLCD_Puts+0x20>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <CLCD_Init>:

void CLCD_Init(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	@ 0x64
 8001348:	f003 f9e4 	bl	8004714 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fe1f 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f003 f9de 	bl	8004714 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f7ff fe19 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f003 f9d8 	bl	8004714 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fe13 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800136a:	2006      	movs	r0, #6
 800136c:	f7ff fe10 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff fe0d 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fe0a 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fe07 	bl	8000f90 <CLCD_Write_Instruction>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe00 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f003 f9bf 	bl	8004714 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a0:	f003 f946 	bl	8004630 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a4:	f000 f988 	bl	80016b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a8:	f000 fac0 	bl	800192c <MX_GPIO_Init>
  MX_TIM7_Init();
 80013ac:	f000 fa88 	bl	80018c0 <MX_TIM7_Init>
  MX_TIM2_Init();
 80013b0:	f000 fa10 	bl	80017d4 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80013b4:	f000 f9ea 	bl	800178c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

	//led 
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80013b8:	2201      	movs	r2, #1
 80013ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013be:	489b      	ldr	r0, [pc, #620]	@ (800162c <main+0x290>)
 80013c0:	f003 fc92 	bl	8004ce8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013ca:	4898      	ldr	r0, [pc, #608]	@ (800162c <main+0x290>)
 80013cc:	f003 fc8c 	bl	8004ce8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013d6:	4895      	ldr	r0, [pc, #596]	@ (800162c <main+0x290>)
 80013d8:	f003 fc86 	bl	8004ce8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2140      	movs	r1, #64	@ 0x40
 80013e0:	4893      	ldr	r0, [pc, #588]	@ (8001630 <main+0x294>)
 80013e2:	f003 fc81 	bl	8004ce8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80013e6:	2201      	movs	r2, #1
 80013e8:	2120      	movs	r1, #32
 80013ea:	4892      	ldr	r0, [pc, #584]	@ (8001634 <main+0x298>)
 80013ec:	f003 fc7c 	bl	8004ce8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2101      	movs	r1, #1
 80013f4:	488f      	ldr	r0, [pc, #572]	@ (8001634 <main+0x298>)
 80013f6:	f003 fc77 	bl	8004ce8 <HAL_GPIO_WritePin>

	HAL_TIM_Base_Start_IT(&htim7); //TIMER7  code
 80013fa:	488f      	ldr	r0, [pc, #572]	@ (8001638 <main+0x29c>)
 80013fc:	f004 f974 	bl	80056e8 <HAL_TIM_Base_Start_IT>
	CLCD_GPIO_Init(); //LCD GPIO  code
 8001400:	f7ff fd76 	bl	8000ef0 <CLCD_GPIO_Init>
	CLCD_Init(); //LCD   code
 8001404:	f7ff ff9d 	bl	8001342 <CLCD_Init>
	_7SEG_GPIO_Init(); //7SEG  code
 8001408:	f7ff f8aa 	bl	8000560 <_7SEG_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		if (mode > 4) {
 800140c:	4b8b      	ldr	r3, [pc, #556]	@ (800163c <main+0x2a0>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b04      	cmp	r3, #4
 8001412:	d90c      	bls.n	800142e <main+0x92>
			mode = 1;
 8001414:	4b89      	ldr	r3, [pc, #548]	@ (800163c <main+0x2a0>)
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
			if (mode == 1) {
 800141a:	4b88      	ldr	r3, [pc, #544]	@ (800163c <main+0x2a0>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d105      	bne.n	800142e <main+0x92>
				HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8001422:	2201      	movs	r2, #1
 8001424:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001428:	4880      	ldr	r0, [pc, #512]	@ (800162c <main+0x290>)
 800142a:	f003 fc5d 	bl	8004ce8 <HAL_GPIO_WritePin>
			}
		}

		if (alarm_changed[1] && !alarm_setmode) {
 800142e:	4b84      	ldr	r3, [pc, #528]	@ (8001640 <main+0x2a4>)
 8001430:	785b      	ldrb	r3, [r3, #1]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d027      	beq.n	8001486 <main+0xea>
 8001436:	4b83      	ldr	r3, [pc, #524]	@ (8001644 <main+0x2a8>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	f083 0301 	eor.w	r3, r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b00      	cmp	r3, #0
 8001442:	d020      	beq.n	8001486 <main+0xea>
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 8001444:	4b80      	ldr	r3, [pc, #512]	@ (8001648 <main+0x2ac>)
 8001446:	785a      	ldrb	r2, [r3, #1]
 8001448:	4b80      	ldr	r3, [pc, #512]	@ (800164c <main+0x2b0>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	429a      	cmp	r2, r3
 800144e:	f040 80c4 	bne.w	80015da <main+0x23e>
 8001452:	4b7f      	ldr	r3, [pc, #508]	@ (8001650 <main+0x2b4>)
 8001454:	785a      	ldrb	r2, [r3, #1]
 8001456:	4b7f      	ldr	r3, [pc, #508]	@ (8001654 <main+0x2b8>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	429a      	cmp	r2, r3
 800145c:	f040 80bd 	bne.w	80015da <main+0x23e>
				alarm_changed[1] = !alarm_changed[1];
 8001460:	4b77      	ldr	r3, [pc, #476]	@ (8001640 <main+0x2a4>)
 8001462:	785b      	ldrb	r3, [r3, #1]
 8001464:	2b00      	cmp	r3, #0
 8001466:	bf14      	ite	ne
 8001468:	2301      	movne	r3, #1
 800146a:	2300      	moveq	r3, #0
 800146c:	b2db      	uxtb	r3, r3
 800146e:	f083 0301 	eor.w	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	b2da      	uxtb	r2, r3
 800147a:	4b71      	ldr	r3, [pc, #452]	@ (8001640 <main+0x2a4>)
 800147c:	705a      	strb	r2, [r3, #1]
				alarm_ring = true;
 800147e:	4b76      	ldr	r3, [pc, #472]	@ (8001658 <main+0x2bc>)
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 8001484:	e0a9      	b.n	80015da <main+0x23e>
			}
		}

		else if (alarm_changed[2] && !alarm_setmode) {
 8001486:	4b6e      	ldr	r3, [pc, #440]	@ (8001640 <main+0x2a4>)
 8001488:	789b      	ldrb	r3, [r3, #2]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d027      	beq.n	80014de <main+0x142>
 800148e:	4b6d      	ldr	r3, [pc, #436]	@ (8001644 <main+0x2a8>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	f083 0301 	eor.w	r3, r3, #1
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b00      	cmp	r3, #0
 800149a:	d020      	beq.n	80014de <main+0x142>
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 800149c:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <main+0x2ac>)
 800149e:	789a      	ldrb	r2, [r3, #2]
 80014a0:	4b6a      	ldr	r3, [pc, #424]	@ (800164c <main+0x2b0>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	f040 809a 	bne.w	80015de <main+0x242>
 80014aa:	4b69      	ldr	r3, [pc, #420]	@ (8001650 <main+0x2b4>)
 80014ac:	789a      	ldrb	r2, [r3, #2]
 80014ae:	4b69      	ldr	r3, [pc, #420]	@ (8001654 <main+0x2b8>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	f040 8093 	bne.w	80015de <main+0x242>
				alarm_changed[2] = !alarm_changed[2];
 80014b8:	4b61      	ldr	r3, [pc, #388]	@ (8001640 <main+0x2a4>)
 80014ba:	789b      	ldrb	r3, [r3, #2]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	bf14      	ite	ne
 80014c0:	2301      	movne	r3, #1
 80014c2:	2300      	moveq	r3, #0
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	f083 0301 	eor.w	r3, r3, #1
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f003 0301 	and.w	r3, r3, #1
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4b5b      	ldr	r3, [pc, #364]	@ (8001640 <main+0x2a4>)
 80014d4:	709a      	strb	r2, [r3, #2]
				alarm_ring = true;
 80014d6:	4b60      	ldr	r3, [pc, #384]	@ (8001658 <main+0x2bc>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 80014dc:	e07f      	b.n	80015de <main+0x242>
			}
		}

		else if (alarm_changed[3] && !alarm_setmode) {
 80014de:	4b58      	ldr	r3, [pc, #352]	@ (8001640 <main+0x2a4>)
 80014e0:	78db      	ldrb	r3, [r3, #3]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d025      	beq.n	8001532 <main+0x196>
 80014e6:	4b57      	ldr	r3, [pc, #348]	@ (8001644 <main+0x2a8>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d01e      	beq.n	8001532 <main+0x196>
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 80014f4:	4b54      	ldr	r3, [pc, #336]	@ (8001648 <main+0x2ac>)
 80014f6:	78da      	ldrb	r2, [r3, #3]
 80014f8:	4b54      	ldr	r3, [pc, #336]	@ (800164c <main+0x2b0>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d170      	bne.n	80015e2 <main+0x246>
 8001500:	4b53      	ldr	r3, [pc, #332]	@ (8001650 <main+0x2b4>)
 8001502:	78da      	ldrb	r2, [r3, #3]
 8001504:	4b53      	ldr	r3, [pc, #332]	@ (8001654 <main+0x2b8>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	429a      	cmp	r2, r3
 800150a:	d16a      	bne.n	80015e2 <main+0x246>
				alarm_changed[3] = !alarm_changed[3];
 800150c:	4b4c      	ldr	r3, [pc, #304]	@ (8001640 <main+0x2a4>)
 800150e:	78db      	ldrb	r3, [r3, #3]
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf14      	ite	ne
 8001514:	2301      	movne	r3, #1
 8001516:	2300      	moveq	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	f083 0301 	eor.w	r3, r3, #1
 800151e:	b2db      	uxtb	r3, r3
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b46      	ldr	r3, [pc, #280]	@ (8001640 <main+0x2a4>)
 8001528:	70da      	strb	r2, [r3, #3]
				alarm_ring = true;
 800152a:	4b4b      	ldr	r3, [pc, #300]	@ (8001658 <main+0x2bc>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 8001530:	e057      	b.n	80015e2 <main+0x246>
			}
		}

		else if (alarm_changed[4] && !alarm_setmode) {
 8001532:	4b43      	ldr	r3, [pc, #268]	@ (8001640 <main+0x2a4>)
 8001534:	791b      	ldrb	r3, [r3, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d025      	beq.n	8001586 <main+0x1ea>
 800153a:	4b42      	ldr	r3, [pc, #264]	@ (8001644 <main+0x2a8>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	f083 0301 	eor.w	r3, r3, #1
 8001542:	b2db      	uxtb	r3, r3
 8001544:	2b00      	cmp	r3, #0
 8001546:	d01e      	beq.n	8001586 <main+0x1ea>
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 8001548:	4b3f      	ldr	r3, [pc, #252]	@ (8001648 <main+0x2ac>)
 800154a:	791a      	ldrb	r2, [r3, #4]
 800154c:	4b3f      	ldr	r3, [pc, #252]	@ (800164c <main+0x2b0>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	429a      	cmp	r2, r3
 8001552:	d148      	bne.n	80015e6 <main+0x24a>
 8001554:	4b3e      	ldr	r3, [pc, #248]	@ (8001650 <main+0x2b4>)
 8001556:	791a      	ldrb	r2, [r3, #4]
 8001558:	4b3e      	ldr	r3, [pc, #248]	@ (8001654 <main+0x2b8>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d142      	bne.n	80015e6 <main+0x24a>
				alarm_changed[4] = !alarm_changed[4];
 8001560:	4b37      	ldr	r3, [pc, #220]	@ (8001640 <main+0x2a4>)
 8001562:	791b      	ldrb	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	bf14      	ite	ne
 8001568:	2301      	movne	r3, #1
 800156a:	2300      	moveq	r3, #0
 800156c:	b2db      	uxtb	r3, r3
 800156e:	f083 0301 	eor.w	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	b2da      	uxtb	r2, r3
 800157a:	4b31      	ldr	r3, [pc, #196]	@ (8001640 <main+0x2a4>)
 800157c:	711a      	strb	r2, [r3, #4]
				alarm_ring = true;
 800157e:	4b36      	ldr	r3, [pc, #216]	@ (8001658 <main+0x2bc>)
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 8001584:	e02f      	b.n	80015e6 <main+0x24a>
			}
		}

		else if (alarm_changed[5] && !alarm_setmode) {
 8001586:	4b2e      	ldr	r3, [pc, #184]	@ (8001640 <main+0x2a4>)
 8001588:	795b      	ldrb	r3, [r3, #5]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d02c      	beq.n	80015e8 <main+0x24c>
 800158e:	4b2d      	ldr	r3, [pc, #180]	@ (8001644 <main+0x2a8>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	f083 0301 	eor.w	r3, r3, #1
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b00      	cmp	r3, #0
 800159a:	d025      	beq.n	80015e8 <main+0x24c>
			if (alarm_hour[5] == hour && alarm_minute[5] == minute) {
 800159c:	4b2a      	ldr	r3, [pc, #168]	@ (8001648 <main+0x2ac>)
 800159e:	795a      	ldrb	r2, [r3, #5]
 80015a0:	4b2a      	ldr	r3, [pc, #168]	@ (800164c <main+0x2b0>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d11f      	bne.n	80015e8 <main+0x24c>
 80015a8:	4b29      	ldr	r3, [pc, #164]	@ (8001650 <main+0x2b4>)
 80015aa:	795a      	ldrb	r2, [r3, #5]
 80015ac:	4b29      	ldr	r3, [pc, #164]	@ (8001654 <main+0x2b8>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d119      	bne.n	80015e8 <main+0x24c>
				alarm_changed[5] = !alarm_changed[5];
 80015b4:	4b22      	ldr	r3, [pc, #136]	@ (8001640 <main+0x2a4>)
 80015b6:	795b      	ldrb	r3, [r3, #5]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	bf14      	ite	ne
 80015bc:	2301      	movne	r3, #1
 80015be:	2300      	moveq	r3, #0
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	f083 0301 	eor.w	r3, r3, #1
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	f003 0301 	and.w	r3, r3, #1
 80015cc:	b2da      	uxtb	r2, r3
 80015ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001640 <main+0x2a4>)
 80015d0:	715a      	strb	r2, [r3, #5]
				alarm_ring = true;
 80015d2:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <main+0x2bc>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
 80015d8:	e006      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[1] == hour && alarm_minute[1] == minute) {
 80015da:	bf00      	nop
 80015dc:	e004      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[2] == hour && alarm_minute[2] == minute) {
 80015de:	bf00      	nop
 80015e0:	e002      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[3] == hour && alarm_minute[3] == minute) {
 80015e2:	bf00      	nop
 80015e4:	e000      	b.n	80015e8 <main+0x24c>
			if (alarm_hour[4] == hour && alarm_minute[4] == minute) {
 80015e6:	bf00      	nop
			}
		}

		if (alarm_ring && !alarm_setmode) {
 80015e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001658 <main+0x2bc>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00a      	beq.n	8001606 <main+0x26a>
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <main+0x2a8>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	f083 0301 	eor.w	r3, r3, #1
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d003      	beq.n	8001606 <main+0x26a>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80015fe:	2101      	movs	r1, #1
 8001600:	480c      	ldr	r0, [pc, #48]	@ (8001634 <main+0x298>)
 8001602:	f003 fb8a 	bl	8004d1a <HAL_GPIO_TogglePin>
		}

		switch (mode) {
 8001606:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <main+0x2a0>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	3b01      	subs	r3, #1
 800160c:	2b04      	cmp	r3, #4
 800160e:	f63f aefd 	bhi.w	800140c <main+0x70>
 8001612:	a201      	add	r2, pc, #4	@ (adr r2, 8001618 <main+0x27c>)
 8001614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001618:	0800165d 	.word	0x0800165d
 800161c:	0800166b 	.word	0x0800166b
 8001620:	0800167d 	.word	0x0800167d
 8001624:	0800168f 	.word	0x0800168f
 8001628:	080016a1 	.word	0x080016a1
 800162c:	40020c00 	.word	0x40020c00
 8001630:	40020800 	.word	0x40020800
 8001634:	40020400 	.word	0x40020400
 8001638:	200000d4 	.word	0x200000d4
 800163c:	20000000 	.word	0x20000000
 8001640:	20000008 	.word	0x20000008
 8001644:	20000154 	.word	0x20000154
 8001648:	20000158 	.word	0x20000158
 800164c:	20000001 	.word	0x20000001
 8001650:	20000160 	.word	0x20000160
 8001654:	20000002 	.word	0x20000002
 8001658:	20000167 	.word	0x20000167

		case 1:
			Init_basic_operation();
 800165c:	f000 fa4a 	bl	8001af4 <Init_basic_operation>
			Init_display_operation();
 8001660:	f000 fb32 	bl	8001cc8 <Init_display_operation>
			Init_button_operation();
 8001664:	f000 fb38 	bl	8001cd8 <Init_button_operation>
			break;
 8001668:	e024      	b.n	80016b4 <main+0x318>

		case 2:
			Clock_basic_operation();
 800166a:	f000 ff77 	bl	800255c <Clock_basic_operation>
			Clock_display_operation();
 800166e:	f001 f829 	bl	80026c4 <Clock_display_operation>
			Clock_button_operation();
 8001672:	f001 fa4f 	bl	8002b14 <Clock_button_operation>
			Init_button_operation();
 8001676:	f000 fb2f 	bl	8001cd8 <Init_button_operation>
			break;
 800167a:	e01b      	b.n	80016b4 <main+0x318>
		case 3:
			Alarm_basic_operation();
 800167c:	f000 fba8 	bl	8001dd0 <Alarm_basic_operation>
			Alarm_display_operation();
 8001680:	f000 fbd6 	bl	8001e30 <Alarm_display_operation>
			Alarm_button_operation();
 8001684:	f000 fd8a 	bl	800219c <Alarm_button_operation>
			Init_button_operation();
 8001688:	f000 fb26 	bl	8001cd8 <Init_button_operation>
			break;
 800168c:	e012      	b.n	80016b4 <main+0x318>
		case 4:
			Stopwatch_basic_operation();
 800168e:	f001 fd1f 	bl	80030d0 <Stopwatch_basic_operation>
			Stopwatch_display_operation();
 8001692:	f001 fd25 	bl	80030e0 <Stopwatch_display_operation>
			Stopwatch_button_operation();
 8001696:	f001 fdf1 	bl	800327c <Stopwatch_button_operation>
			Init_button_operation();
 800169a:	f000 fb1d 	bl	8001cd8 <Init_button_operation>
			break;
 800169e:	e009      	b.n	80016b4 <main+0x318>
		case 5:
			Timer_basic_operation();
 80016a0:	f002 f94a 	bl	8003938 <Timer_basic_operation>
			Timer_display_operation();
 80016a4:	f002 f9cc 	bl	8003a40 <Timer_display_operation>
			Timer_button_operation();
 80016a8:	f001 ffa4 	bl	80035f4 <Timer_button_operation>
			Init_button_operation();
 80016ac:	f000 fb14 	bl	8001cd8 <Init_button_operation>
			break;
 80016b0:	bf00      	nop
 80016b2:	e6ab      	b.n	800140c <main+0x70>
		if (mode > 4) {
 80016b4:	e6aa      	b.n	800140c <main+0x70>
 80016b6:	bf00      	nop

080016b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b094      	sub	sp, #80	@ 0x50
 80016bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016be:	f107 0320 	add.w	r3, r7, #32
 80016c2:	2230      	movs	r2, #48	@ 0x30
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f005 f87e 	bl	80067c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016cc:	f107 030c 	add.w	r3, r7, #12
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
 80016da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
 80016e0:	4b28      	ldr	r3, [pc, #160]	@ (8001784 <SystemClock_Config+0xcc>)
 80016e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e4:	4a27      	ldr	r2, [pc, #156]	@ (8001784 <SystemClock_Config+0xcc>)
 80016e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80016ec:	4b25      	ldr	r3, [pc, #148]	@ (8001784 <SystemClock_Config+0xcc>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f8:	2300      	movs	r3, #0
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	4b22      	ldr	r3, [pc, #136]	@ (8001788 <SystemClock_Config+0xd0>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a21      	ldr	r2, [pc, #132]	@ (8001788 <SystemClock_Config+0xd0>)
 8001702:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001706:	6013      	str	r3, [r2, #0]
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <SystemClock_Config+0xd0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001714:	2301      	movs	r3, #1
 8001716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001718:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800171e:	2302      	movs	r3, #2
 8001720:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001722:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001726:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001728:	2304      	movs	r3, #4
 800172a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800172c:	23a8      	movs	r3, #168	@ 0xa8
 800172e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001730:	2302      	movs	r3, #2
 8001732:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001734:	2304      	movs	r3, #4
 8001736:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001738:	f107 0320 	add.w	r3, r7, #32
 800173c:	4618      	mov	r0, r3
 800173e:	f003 fb1f 	bl	8004d80 <HAL_RCC_OscConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001748:	f002 fe10 	bl	800436c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800174c:	230f      	movs	r3, #15
 800174e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001750:	2302      	movs	r3, #2
 8001752:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001758:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800175c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800175e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001762:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	2105      	movs	r1, #5
 800176a:	4618      	mov	r0, r3
 800176c:	f003 fd80 	bl	8005270 <HAL_RCC_ClockConfig>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001776:	f002 fdf9 	bl	800436c <Error_Handler>
  }
}
 800177a:	bf00      	nop
 800177c:	3750      	adds	r7, #80	@ 0x50
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800
 8001788:	40007000 	.word	0x40007000

0800178c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001790:	2200      	movs	r2, #0
 8001792:	2100      	movs	r1, #0
 8001794:	2037      	movs	r0, #55	@ 0x37
 8001796:	f003 f8bc 	bl	8004912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800179a:	2037      	movs	r0, #55	@ 0x37
 800179c:	f003 f8d5 	bl	800494a <HAL_NVIC_EnableIRQ>
  /* EXTI3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	2009      	movs	r0, #9
 80017a6:	f003 f8b4 	bl	8004912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80017aa:	2009      	movs	r0, #9
 80017ac:	f003 f8cd 	bl	800494a <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	200a      	movs	r0, #10
 80017b6:	f003 f8ac 	bl	8004912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80017ba:	200a      	movs	r0, #10
 80017bc:	f003 f8c5 	bl	800494a <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2100      	movs	r1, #0
 80017c4:	2028      	movs	r0, #40	@ 0x28
 80017c6:	f003 f8a4 	bl	8004912 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ca:	2028      	movs	r0, #40	@ 0x28
 80017cc:	f003 f8bd 	bl	800494a <HAL_NVIC_EnableIRQ>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b08e      	sub	sp, #56	@ 0x38
 80017d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e8:	f107 0320 	add.w	r3, r7, #32
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f2:	1d3b      	adds	r3, r7, #4
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
 8001800:	615a      	str	r2, [r3, #20]
 8001802:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001804:	4b2d      	ldr	r3, [pc, #180]	@ (80018bc <MX_TIM2_Init+0xe8>)
 8001806:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800180a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 800180c:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <MX_TIM2_Init+0xe8>)
 800180e:	22a7      	movs	r2, #167	@ 0xa7
 8001810:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001812:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <MX_TIM2_Init+0xe8>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001818:	4b28      	ldr	r3, [pc, #160]	@ (80018bc <MX_TIM2_Init+0xe8>)
 800181a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800181e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001820:	4b26      	ldr	r3, [pc, #152]	@ (80018bc <MX_TIM2_Init+0xe8>)
 8001822:	2200      	movs	r2, #0
 8001824:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001826:	4b25      	ldr	r3, [pc, #148]	@ (80018bc <MX_TIM2_Init+0xe8>)
 8001828:	2280      	movs	r2, #128	@ 0x80
 800182a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800182c:	4823      	ldr	r0, [pc, #140]	@ (80018bc <MX_TIM2_Init+0xe8>)
 800182e:	f003 ff0b 	bl	8005648 <HAL_TIM_Base_Init>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001838:	f002 fd98 	bl	800436c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800183c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001840:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001842:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001846:	4619      	mov	r1, r3
 8001848:	481c      	ldr	r0, [pc, #112]	@ (80018bc <MX_TIM2_Init+0xe8>)
 800184a:	f004 fb01 	bl	8005e50 <HAL_TIM_ConfigClockSource>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001854:	f002 fd8a 	bl	800436c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001858:	4818      	ldr	r0, [pc, #96]	@ (80018bc <MX_TIM2_Init+0xe8>)
 800185a:	f003 ffb5 	bl	80057c8 <HAL_TIM_PWM_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001864:	f002 fd82 	bl	800436c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001868:	2300      	movs	r3, #0
 800186a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001870:	f107 0320 	add.w	r3, r7, #32
 8001874:	4619      	mov	r1, r3
 8001876:	4811      	ldr	r0, [pc, #68]	@ (80018bc <MX_TIM2_Init+0xe8>)
 8001878:	f004 fef6 	bl	8006668 <HAL_TIMEx_MasterConfigSynchronization>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001882:	f002 fd73 	bl	800436c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001886:	2360      	movs	r3, #96	@ 0x60
 8001888:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800188a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800188e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001894:	2304      	movs	r3, #4
 8001896:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	2200      	movs	r2, #0
 800189c:	4619      	mov	r1, r3
 800189e:	4807      	ldr	r0, [pc, #28]	@ (80018bc <MX_TIM2_Init+0xe8>)
 80018a0:	f004 fa14 	bl	8005ccc <HAL_TIM_PWM_ConfigChannel>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80018aa:	f002 fd5f 	bl	800436c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80018ae:	4803      	ldr	r0, [pc, #12]	@ (80018bc <MX_TIM2_Init+0xe8>)
 80018b0:	f002 fdc0 	bl	8004434 <HAL_TIM_MspPostInit>

}
 80018b4:	bf00      	nop
 80018b6:	3738      	adds	r7, #56	@ 0x38
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	2000008c 	.word	0x2000008c

080018c0 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018c6:	463b      	mov	r3, r7
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80018ce:	4b15      	ldr	r3, [pc, #84]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018d0:	4a15      	ldr	r2, [pc, #84]	@ (8001928 <MX_TIM7_Init+0x68>)
 80018d2:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 80018d4:	4b13      	ldr	r3, [pc, #76]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018d6:	2253      	movs	r2, #83	@ 0x53
 80018d8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018da:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018dc:	2200      	movs	r2, #0
 80018de:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018e2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018e6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80018ee:	480d      	ldr	r0, [pc, #52]	@ (8001924 <MX_TIM7_Init+0x64>)
 80018f0:	f003 feaa 	bl	8005648 <HAL_TIM_Base_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80018fa:	f002 fd37 	bl	800436c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fe:	2300      	movs	r3, #0
 8001900:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001906:	463b      	mov	r3, r7
 8001908:	4619      	mov	r1, r3
 800190a:	4806      	ldr	r0, [pc, #24]	@ (8001924 <MX_TIM7_Init+0x64>)
 800190c:	f004 feac 	bl	8006668 <HAL_TIMEx_MasterConfigSynchronization>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001916:	f002 fd29 	bl	800436c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	3708      	adds	r7, #8
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	200000d4 	.word	0x200000d4
 8001928:	40001400 	.word	0x40001400

0800192c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08c      	sub	sp, #48	@ 0x30
 8001930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001932:	f107 031c 	add.w	r3, r7, #28
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	61bb      	str	r3, [r7, #24]
 8001946:	4b66      	ldr	r3, [pc, #408]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	4a65      	ldr	r2, [pc, #404]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 800194c:	f043 0310 	orr.w	r3, r3, #16
 8001950:	6313      	str	r3, [r2, #48]	@ 0x30
 8001952:	4b63      	ldr	r3, [pc, #396]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	4b5f      	ldr	r3, [pc, #380]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a5e      	ldr	r2, [pc, #376]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	4b58      	ldr	r3, [pc, #352]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a57      	ldr	r2, [pc, #348]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001984:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b55      	ldr	r3, [pc, #340]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001992:	613b      	str	r3, [r7, #16]
 8001994:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
 800199a:	4b51      	ldr	r3, [pc, #324]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a50      	ldr	r2, [pc, #320]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019a0:	f043 0301 	orr.w	r3, r3, #1
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b4e      	ldr	r3, [pc, #312]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0301 	and.w	r3, r3, #1
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	4b4a      	ldr	r3, [pc, #296]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a49      	ldr	r2, [pc, #292]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019bc:	f043 0302 	orr.w	r3, r3, #2
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b47      	ldr	r3, [pc, #284]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0302 	and.w	r3, r3, #2
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	4b43      	ldr	r3, [pc, #268]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a42      	ldr	r2, [pc, #264]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019d8:	f043 0308 	orr.w	r3, r3, #8
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b40      	ldr	r3, [pc, #256]	@ (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0308 	and.w	r3, r3, #8
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80019ea:	2200      	movs	r2, #0
 80019ec:	21f7      	movs	r1, #247	@ 0xf7
 80019ee:	483d      	ldr	r0, [pc, #244]	@ (8001ae4 <MX_GPIO_Init+0x1b8>)
 80019f0:	f003 f97a 	bl	8004ce8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 80019f4:	2200      	movs	r2, #0
 80019f6:	2121      	movs	r1, #33	@ 0x21
 80019f8:	483b      	ldr	r0, [pc, #236]	@ (8001ae8 <MX_GPIO_Init+0x1bc>)
 80019fa:	f003 f975 	bl	8004ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001a04:	4839      	ldr	r0, [pc, #228]	@ (8001aec <MX_GPIO_Init+0x1c0>)
 8001a06:	f003 f96f 	bl	8004ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	2140      	movs	r1, #64	@ 0x40
 8001a0e:	4838      	ldr	r0, [pc, #224]	@ (8001af0 <MX_GPIO_Init+0x1c4>)
 8001a10:	f003 f96a 	bl	8004ce8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8001a14:	23f7      	movs	r3, #247	@ 0xf7
 8001a16:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a24:	f107 031c 	add.w	r3, r7, #28
 8001a28:	4619      	mov	r1, r3
 8001a2a:	482e      	ldr	r0, [pc, #184]	@ (8001ae4 <MX_GPIO_Init+0x1b8>)
 8001a2c:	f002 ffa8 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a30:	2308      	movs	r3, #8
 8001a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a34:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a3e:	f107 031c 	add.w	r3, r7, #28
 8001a42:	4619      	mov	r1, r3
 8001a44:	4827      	ldr	r0, [pc, #156]	@ (8001ae4 <MX_GPIO_Init+0x1b8>)
 8001a46:	f002 ff9b 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a50:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5a:	f107 031c 	add.w	r3, r7, #28
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4823      	ldr	r0, [pc, #140]	@ (8001af0 <MX_GPIO_Init+0x1c4>)
 8001a62:	f002 ff8d 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8001a66:	2321      	movs	r3, #33	@ 0x21
 8001a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 031c 	add.w	r3, r7, #28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	481a      	ldr	r0, [pc, #104]	@ (8001ae8 <MX_GPIO_Init+0x1bc>)
 8001a7e:	f002 ff7f 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8001a82:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001a86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001a88:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a92:	f107 031c 	add.w	r3, r7, #28
 8001a96:	4619      	mov	r1, r3
 8001a98:	4814      	ldr	r0, [pc, #80]	@ (8001aec <MX_GPIO_Init+0x1c0>)
 8001a9a:	f002 ff71 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8001a9e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8001aa2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ab0:	f107 031c 	add.w	r3, r7, #28
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480d      	ldr	r0, [pc, #52]	@ (8001aec <MX_GPIO_Init+0x1c0>)
 8001ab8:	f002 ff62 	bl	8004980 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001abc:	2340      	movs	r3, #64	@ 0x40
 8001abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001acc:	f107 031c 	add.w	r3, r7, #28
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4807      	ldr	r0, [pc, #28]	@ (8001af0 <MX_GPIO_Init+0x1c4>)
 8001ad4:	f002 ff54 	bl	8004980 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ad8:	bf00      	nop
 8001ada:	3730      	adds	r7, #48	@ 0x30
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40023800 	.word	0x40023800
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40020400 	.word	0x40020400
 8001aec:	40020c00 	.word	0x40020c00
 8001af0:	40020800 	.word	0x40020800

08001af4 <Init_basic_operation>:

/* USER CODE BEGIN 4 */
void Init_basic_operation() {
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	sprintf(str, "%8d", time / 1000); //1  LCD 
 8001af8:	4b68      	ldr	r3, [pc, #416]	@ (8001c9c <Init_basic_operation+0x1a8>)
 8001afa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001afe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b02:	f04f 0300 	mov.w	r3, #0
 8001b06:	f7fe fbb3 	bl	8000270 <__aeabi_uldivmod>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4964      	ldr	r1, [pc, #400]	@ (8001ca0 <Init_basic_operation+0x1ac>)
 8001b10:	4864      	ldr	r0, [pc, #400]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001b12:	f004 fe39 	bl	8006788 <siprintf>
	CLCD_Puts(8, 0, str);
 8001b16:	4a63      	ldr	r2, [pc, #396]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001b18:	2100      	movs	r1, #0
 8001b1a:	2008      	movs	r0, #8
 8001b1c:	f7ff fbec 	bl	80012f8 <CLCD_Puts>

//0.1, 0.01  7SEG 
	if (time % 1000 / 100 > 5) { // 0.5 7SEG 
 8001b20:	4b5e      	ldr	r3, [pc, #376]	@ (8001c9c <Init_basic_operation+0x1a8>)
 8001b22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	f7fe fb9f 	bl	8000270 <__aeabi_uldivmod>
 8001b32:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001b36:	f173 0300 	sbcs.w	r3, r3, #0
 8001b3a:	d319      	bcc.n	8001b70 <Init_basic_operation+0x7c>
		_7SEG_SetNumber(DGT1, time % 1000 / 100, OFF);
 8001b3c:	4b57      	ldr	r3, [pc, #348]	@ (8001c9c <Init_basic_operation+0x1a8>)
 8001b3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b46:	f04f 0300 	mov.w	r3, #0
 8001b4a:	f7fe fb91 	bl	8000270 <__aeabi_uldivmod>
 8001b4e:	4610      	mov	r0, r2
 8001b50:	4619      	mov	r1, r3
 8001b52:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8001b56:	f04f 0300 	mov.w	r3, #0
 8001b5a:	f7fe fb89 	bl	8000270 <__aeabi_uldivmod>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4613      	mov	r3, r2
 8001b64:	2200      	movs	r2, #0
 8001b66:	4619      	mov	r1, r3
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f7fe fddf 	bl	800072c <_7SEG_SetNumber>
 8001b6e:	e018      	b.n	8001ba2 <Init_basic_operation+0xae>
	} else {
		_7SEG_SetNumber(DGT1, time % 1000 / 100, ON);
 8001b70:	4b4a      	ldr	r3, [pc, #296]	@ (8001c9c <Init_basic_operation+0x1a8>)
 8001b72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001b7a:	f04f 0300 	mov.w	r3, #0
 8001b7e:	f7fe fb77 	bl	8000270 <__aeabi_uldivmod>
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8001b8a:	f04f 0300 	mov.w	r3, #0
 8001b8e:	f7fe fb6f 	bl	8000270 <__aeabi_uldivmod>
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	4613      	mov	r3, r2
 8001b98:	2201      	movs	r2, #1
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7fe fdc5 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, time % 100 / 10, OFF);
 8001ba2:	4b3e      	ldr	r3, [pc, #248]	@ (8001c9c <Init_basic_operation+0x1a8>)
 8001ba4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba8:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8001bac:	f04f 0300 	mov.w	r3, #0
 8001bb0:	f7fe fb5e 	bl	8000270 <__aeabi_uldivmod>
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 020a 	mov.w	r2, #10
 8001bbc:	f04f 0300 	mov.w	r3, #0
 8001bc0:	f7fe fb56 	bl	8000270 <__aeabi_uldivmod>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4613      	mov	r3, r2
 8001bca:	2200      	movs	r2, #0
 8001bcc:	4619      	mov	r1, r3
 8001bce:	2001      	movs	r0, #1
 8001bd0:	f7fe fdac 	bl	800072c <_7SEG_SetNumber>

//   LCD 
	sprintf(str, "%4d", Press_Time);
 8001bd4:	4b34      	ldr	r3, [pc, #208]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001bd6:	881b      	ldrh	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4934      	ldr	r1, [pc, #208]	@ (8001cac <Init_basic_operation+0x1b8>)
 8001bdc:	4831      	ldr	r0, [pc, #196]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001bde:	f004 fdd3 	bl	8006788 <siprintf>
	CLCD_Puts(0, 1, str);
 8001be2:	4a30      	ldr	r2, [pc, #192]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001be4:	2101      	movs	r1, #1
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff fb86 	bl	80012f8 <CLCD_Puts>

	sprintf(str, "%4d", year);
 8001bec:	4b30      	ldr	r3, [pc, #192]	@ (8001cb0 <Init_basic_operation+0x1bc>)
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	492e      	ldr	r1, [pc, #184]	@ (8001cac <Init_basic_operation+0x1b8>)
 8001bf4:	482b      	ldr	r0, [pc, #172]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001bf6:	f004 fdc7 	bl	8006788 <siprintf>
	CLCD_Puts(0, 0, str);
 8001bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff fb7a 	bl	80012f8 <CLCD_Puts>

// PRESS  
	if (Press_Time == 0) {
 8001c04:	4b28      	ldr	r3, [pc, #160]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c06:	881b      	ldrh	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d10a      	bne.n	8001c22 <Init_basic_operation+0x12e>
		sprintf(str, "%5s", "no");
 8001c0c:	4a29      	ldr	r2, [pc, #164]	@ (8001cb4 <Init_basic_operation+0x1c0>)
 8001c0e:	492a      	ldr	r1, [pc, #168]	@ (8001cb8 <Init_basic_operation+0x1c4>)
 8001c10:	4824      	ldr	r0, [pc, #144]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c12:	f004 fdb9 	bl	8006788 <siprintf>
		CLCD_Puts(10, 1, str);
 8001c16:	4a23      	ldr	r2, [pc, #140]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c18:	2101      	movs	r1, #1
 8001c1a:	200a      	movs	r0, #10
 8001c1c:	f7ff fb6c 	bl	80012f8 <CLCD_Puts>
		CLCD_Puts(10, 1, str);
	} else if (2500 <= Press_Time) {
		sprintf(str, "%5s", "long");
		CLCD_Puts(10, 1, str);
	}
}
 8001c20:	e03a      	b.n	8001c98 <Init_basic_operation+0x1a4>
	} else if (0 < Press_Time && Press_Time < 700) {
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c24:	881b      	ldrh	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d00f      	beq.n	8001c4a <Init_basic_operation+0x156>
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001c32:	d20a      	bcs.n	8001c4a <Init_basic_operation+0x156>
		sprintf(str, "%5s", "short");
 8001c34:	4a21      	ldr	r2, [pc, #132]	@ (8001cbc <Init_basic_operation+0x1c8>)
 8001c36:	4920      	ldr	r1, [pc, #128]	@ (8001cb8 <Init_basic_operation+0x1c4>)
 8001c38:	481a      	ldr	r0, [pc, #104]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c3a:	f004 fda5 	bl	8006788 <siprintf>
		CLCD_Puts(10, 1, str);
 8001c3e:	4a19      	ldr	r2, [pc, #100]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c40:	2101      	movs	r1, #1
 8001c42:	200a      	movs	r0, #10
 8001c44:	f7ff fb58 	bl	80012f8 <CLCD_Puts>
 8001c48:	e026      	b.n	8001c98 <Init_basic_operation+0x1a4>
	} else if (700 <= Press_Time && Press_Time < 2500) {
 8001c4a:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001c52:	d310      	bcc.n	8001c76 <Init_basic_operation+0x182>
 8001c54:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d80a      	bhi.n	8001c76 <Init_basic_operation+0x182>
		sprintf(str, "%5s", "mid");
 8001c60:	4a17      	ldr	r2, [pc, #92]	@ (8001cc0 <Init_basic_operation+0x1cc>)
 8001c62:	4915      	ldr	r1, [pc, #84]	@ (8001cb8 <Init_basic_operation+0x1c4>)
 8001c64:	480f      	ldr	r0, [pc, #60]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c66:	f004 fd8f 	bl	8006788 <siprintf>
		CLCD_Puts(10, 1, str);
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c6c:	2101      	movs	r1, #1
 8001c6e:	200a      	movs	r0, #10
 8001c70:	f7ff fb42 	bl	80012f8 <CLCD_Puts>
 8001c74:	e010      	b.n	8001c98 <Init_basic_operation+0x1a4>
	} else if (2500 <= Press_Time) {
 8001c76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <Init_basic_operation+0x1b4>)
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d90a      	bls.n	8001c98 <Init_basic_operation+0x1a4>
		sprintf(str, "%5s", "long");
 8001c82:	4a10      	ldr	r2, [pc, #64]	@ (8001cc4 <Init_basic_operation+0x1d0>)
 8001c84:	490c      	ldr	r1, [pc, #48]	@ (8001cb8 <Init_basic_operation+0x1c4>)
 8001c86:	4807      	ldr	r0, [pc, #28]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c88:	f004 fd7e 	bl	8006788 <siprintf>
		CLCD_Puts(10, 1, str);
 8001c8c:	4a05      	ldr	r2, [pc, #20]	@ (8001ca4 <Init_basic_operation+0x1b0>)
 8001c8e:	2101      	movs	r1, #1
 8001c90:	200a      	movs	r0, #10
 8001c92:	f7ff fb31 	bl	80012f8 <CLCD_Puts>
}
 8001c96:	e7ff      	b.n	8001c98 <Init_basic_operation+0x1a4>
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20000128 	.word	0x20000128
 8001ca0:	080070e0 	.word	0x080070e0
 8001ca4:	20000130 	.word	0x20000130
 8001ca8:	20000144 	.word	0x20000144
 8001cac:	080070e4 	.word	0x080070e4
 8001cb0:	20000004 	.word	0x20000004
 8001cb4:	080070e8 	.word	0x080070e8
 8001cb8:	080070ec 	.word	0x080070ec
 8001cbc:	080070f0 	.word	0x080070f0
 8001cc0:	080070f8 	.word	0x080070f8
 8001cc4:	080070fc 	.word	0x080070fc

08001cc8 <Init_display_operation>:
void Init_display_operation() {
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
	...

08001cd8 <Init_button_operation>:
void Init_button_operation() {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
	if (mode_changed == true) {
 8001cdc:	4b32      	ldr	r3, [pc, #200]	@ (8001da8 <Init_button_operation+0xd0>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d013      	beq.n	8001d0c <Init_button_operation+0x34>
		CLCD_Clear();
 8001ce4:	f7ff fb4f 	bl	8001386 <CLCD_Clear>
		item_select = 0;
 8001ce8:	4b30      	ldr	r3, [pc, #192]	@ (8001dac <Init_button_operation+0xd4>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	701a      	strb	r2, [r3, #0]
		item_select2 = 0;
 8001cee:	4b30      	ldr	r3, [pc, #192]	@ (8001db0 <Init_button_operation+0xd8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	701a      	strb	r2, [r3, #0]
		lap_time_click = 0;
 8001cf4:	4b2f      	ldr	r3, [pc, #188]	@ (8001db4 <Init_button_operation+0xdc>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
		mode_changed = false;
 8001cfa:	4b2b      	ldr	r3, [pc, #172]	@ (8001da8 <Init_button_operation+0xd0>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	701a      	strb	r2, [r3, #0]

		item_select3 = 0;
 8001d00:	4b2d      	ldr	r3, [pc, #180]	@ (8001db8 <Init_button_operation+0xe0>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
		alarm_select = 1;
 8001d06:	4b2d      	ldr	r3, [pc, #180]	@ (8001dbc <Init_button_operation+0xe4>)
 8001d08:	2201      	movs	r2, #1
 8001d0a:	701a      	strb	r2, [r3, #0]
	}

	if (Press_Time == 0) { //   
 8001d0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d109      	bne.n	8001d28 <Init_button_operation+0x50>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001d14:	2201      	movs	r2, #1
 8001d16:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d1a:	482a      	ldr	r0, [pc, #168]	@ (8001dc4 <Init_button_operation+0xec>)
 8001d1c:	f002 ffe4 	bl	8004ce8 <HAL_GPIO_WritePin>
		Press_Mode = 0;
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <Init_button_operation+0xf0>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	701a      	strb	r2, [r3, #0]
 8001d26:	e036      	b.n	8001d96 <Init_button_operation+0xbe>
	}

	else if (0 < Press_Time && Press_Time < 700) { //   
 8001d28:	4b25      	ldr	r3, [pc, #148]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d2a:	881b      	ldrh	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00e      	beq.n	8001d4e <Init_button_operation+0x76>
 8001d30:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d32:	881b      	ldrh	r3, [r3, #0]
 8001d34:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001d38:	d209      	bcs.n	8001d4e <Init_button_operation+0x76>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d40:	4820      	ldr	r0, [pc, #128]	@ (8001dc4 <Init_button_operation+0xec>)
 8001d42:	f002 ffd1 	bl	8004ce8 <HAL_GPIO_WritePin>
		Press_Mode = 1;
 8001d46:	4b20      	ldr	r3, [pc, #128]	@ (8001dc8 <Init_button_operation+0xf0>)
 8001d48:	2201      	movs	r2, #1
 8001d4a:	701a      	strb	r2, [r3, #0]
 8001d4c:	e023      	b.n	8001d96 <Init_button_operation+0xbe>
	}

	else if (700 <= Press_Time && Press_Time < 2500) { //   
 8001d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001d56:	d30f      	bcc.n	8001d78 <Init_button_operation+0xa0>
 8001d58:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d809      	bhi.n	8001d78 <Init_button_operation+0xa0>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8001d64:	2201      	movs	r2, #1
 8001d66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d6a:	4816      	ldr	r0, [pc, #88]	@ (8001dc4 <Init_button_operation+0xec>)
 8001d6c:	f002 ffbc 	bl	8004ce8 <HAL_GPIO_WritePin>
		Press_Mode = 2;
 8001d70:	4b15      	ldr	r3, [pc, #84]	@ (8001dc8 <Init_button_operation+0xf0>)
 8001d72:	2202      	movs	r2, #2
 8001d74:	701a      	strb	r2, [r3, #0]
 8001d76:	e00e      	b.n	8001d96 <Init_button_operation+0xbe>
	}

	else if (2500 <= Press_Time) { //   
 8001d78:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <Init_button_operation+0xe8>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d908      	bls.n	8001d96 <Init_button_operation+0xbe>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d8a:	480e      	ldr	r0, [pc, #56]	@ (8001dc4 <Init_button_operation+0xec>)
 8001d8c:	f002 ffac 	bl	8004ce8 <HAL_GPIO_WritePin>
		Press_Mode = 3;
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <Init_button_operation+0xf0>)
 8001d92:	2203      	movs	r2, #3
 8001d94:	701a      	strb	r2, [r3, #0]
	}

	if (sw2_debounced) {
 8001d96:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <Init_button_operation+0xf4>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d002      	beq.n	8001da4 <Init_button_operation+0xcc>

		sw2_debounced = false;
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dcc <Init_button_operation+0xf4>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	701a      	strb	r2, [r3, #0]
	}

}
 8001da4:	bf00      	nop
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000147 	.word	0x20000147
 8001dac:	20000153 	.word	0x20000153
 8001db0:	200001d9 	.word	0x200001d9
 8001db4:	200001c1 	.word	0x200001c1
 8001db8:	20000166 	.word	0x20000166
 8001dbc:	2000000e 	.word	0x2000000e
 8001dc0:	20000144 	.word	0x20000144
 8001dc4:	40020c00 	.word	0x40020c00
 8001dc8:	20000146 	.word	0x20000146
 8001dcc:	20000121 	.word	0x20000121

08001dd0 <Alarm_basic_operation>:

Alarm_basic_operation() {
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
	if (alarm_hour[alarm_select] >= 24) {
 8001dd4:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <Alarm_basic_operation+0x54>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b13      	ldr	r3, [pc, #76]	@ (8001e28 <Alarm_basic_operation+0x58>)
 8001ddc:	5c9b      	ldrb	r3, [r3, r2]
 8001dde:	2b17      	cmp	r3, #23
 8001de0:	d905      	bls.n	8001dee <Alarm_basic_operation+0x1e>
		alarm_hour[alarm_select] = 0;
 8001de2:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <Alarm_basic_operation+0x54>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	461a      	mov	r2, r3
 8001de8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e28 <Alarm_basic_operation+0x58>)
 8001dea:	2100      	movs	r1, #0
 8001dec:	5499      	strb	r1, [r3, r2]
	}

	if (alarm_minute[alarm_select] >= 60) {
 8001dee:	4b0d      	ldr	r3, [pc, #52]	@ (8001e24 <Alarm_basic_operation+0x54>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	461a      	mov	r2, r3
 8001df4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e2c <Alarm_basic_operation+0x5c>)
 8001df6:	5c9b      	ldrb	r3, [r3, r2]
 8001df8:	2b3b      	cmp	r3, #59	@ 0x3b
 8001dfa:	d90d      	bls.n	8001e18 <Alarm_basic_operation+0x48>
		alarm_minute[alarm_select] = 0;
 8001dfc:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <Alarm_basic_operation+0x54>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <Alarm_basic_operation+0x5c>)
 8001e04:	2100      	movs	r1, #0
 8001e06:	5499      	strb	r1, [r3, r2]
		alarm_hour[alarm_select]++;
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <Alarm_basic_operation+0x54>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4a06      	ldr	r2, [pc, #24]	@ (8001e28 <Alarm_basic_operation+0x58>)
 8001e0e:	5cd2      	ldrb	r2, [r2, r3]
 8001e10:	3201      	adds	r2, #1
 8001e12:	b2d1      	uxtb	r1, r2
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <Alarm_basic_operation+0x58>)
 8001e16:	54d1      	strb	r1, [r2, r3]
	}

}
 8001e18:	bf00      	nop
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	2000000e 	.word	0x2000000e
 8001e28:	20000158 	.word	0x20000158
 8001e2c:	20000160 	.word	0x20000160

08001e30 <Alarm_display_operation>:
Alarm_display_operation() {
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0

	uint8_t displayHour = (int) alarm_hour[alarm_select] % 12;
 8001e36:	4b9b      	ldr	r3, [pc, #620]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	4b9a      	ldr	r3, [pc, #616]	@ (80020a8 <Alarm_display_operation+0x278>)
 8001e3e:	5c9a      	ldrb	r2, [r3, r2]
 8001e40:	4b9a      	ldr	r3, [pc, #616]	@ (80020ac <Alarm_display_operation+0x27c>)
 8001e42:	fba3 1302 	umull	r1, r3, r3, r2
 8001e46:	08d9      	lsrs	r1, r3, #3
 8001e48:	460b      	mov	r3, r1
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	440b      	add	r3, r1
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	71fb      	strb	r3, [r7, #7]
	if (displayHour == 0) {
 8001e54:	79fb      	ldrb	r3, [r7, #7]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <Alarm_display_operation+0x2e>
		displayHour = 12; // 0 12 
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	71fb      	strb	r3, [r7, #7]
	}

	if (alarm_setmode) {
 8001e5e:	4b94      	ldr	r3, [pc, #592]	@ (80020b0 <Alarm_display_operation+0x280>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 80cf 	beq.w	8002006 <Alarm_display_operation+0x1d6>
		sprintf(str, "SET");
 8001e68:	4992      	ldr	r1, [pc, #584]	@ (80020b4 <Alarm_display_operation+0x284>)
 8001e6a:	4893      	ldr	r0, [pc, #588]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001e6c:	f004 fc8c 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 8001e70:	4a91      	ldr	r2, [pc, #580]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001e72:	2101      	movs	r1, #1
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7ff fa3f 	bl	80012f8 <CLCD_Puts>

		if (clock_time / 100 > 5) {
 8001e7a:	4b90      	ldr	r3, [pc, #576]	@ (80020bc <Alarm_display_operation+0x28c>)
 8001e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e80:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8001e84:	f173 0300 	sbcs.w	r3, r3, #0
 8001e88:	d373      	bcc.n	8001f72 <Alarm_display_operation+0x142>
			if (item_select3 == 0) {
 8001e8a:	4b8d      	ldr	r3, [pc, #564]	@ (80020c0 <Alarm_display_operation+0x290>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d118      	bne.n	8001ec4 <Alarm_display_operation+0x94>
				sprintf(str, "%02d", alarm_minute[alarm_select]);
 8001e92:	4b84      	ldr	r3, [pc, #528]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	4b8a      	ldr	r3, [pc, #552]	@ (80020c4 <Alarm_display_operation+0x294>)
 8001e9a:	5c9b      	ldrb	r3, [r3, r2]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	498a      	ldr	r1, [pc, #552]	@ (80020c8 <Alarm_display_operation+0x298>)
 8001ea0:	4885      	ldr	r0, [pc, #532]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ea2:	f004 fc71 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 8001ea6:	4a84      	ldr	r2, [pc, #528]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	200e      	movs	r0, #14
 8001eac:	f7ff fa24 	bl	80012f8 <CLCD_Puts>
				sprintf(str, " ");
 8001eb0:	4986      	ldr	r1, [pc, #536]	@ (80020cc <Alarm_display_operation+0x29c>)
 8001eb2:	4881      	ldr	r0, [pc, #516]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001eb4:	f004 fc68 	bl	8006788 <siprintf>
				CLCD_Puts(8, 0, str);
 8001eb8:	4a7f      	ldr	r2, [pc, #508]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001eba:	2100      	movs	r1, #0
 8001ebc:	2008      	movs	r0, #8
 8001ebe:	f7ff fa1b 	bl	80012f8 <CLCD_Puts>
 8001ec2:	e124      	b.n	800210e <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 1) {
 8001ec4:	4b7e      	ldr	r3, [pc, #504]	@ (80020c0 <Alarm_display_operation+0x290>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d115      	bne.n	8001ef8 <Alarm_display_operation+0xc8>
				sprintf(str, "%d", alarm_select);
 8001ecc:	4b75      	ldr	r3, [pc, #468]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	497f      	ldr	r1, [pc, #508]	@ (80020d0 <Alarm_display_operation+0x2a0>)
 8001ed4:	4878      	ldr	r0, [pc, #480]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ed6:	f004 fc57 	bl	8006788 <siprintf>
				CLCD_Puts(8, 0, str);
 8001eda:	4a77      	ldr	r2, [pc, #476]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001edc:	2100      	movs	r1, #0
 8001ede:	2008      	movs	r0, #8
 8001ee0:	f7ff fa0a 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "   ");
 8001ee4:	497b      	ldr	r1, [pc, #492]	@ (80020d4 <Alarm_display_operation+0x2a4>)
 8001ee6:	4874      	ldr	r0, [pc, #464]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ee8:	f004 fc4e 	bl	8006788 <siprintf>
				CLCD_Puts(13, 0, str);
 8001eec:	4a72      	ldr	r2, [pc, #456]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001eee:	2100      	movs	r1, #0
 8001ef0:	200d      	movs	r0, #13
 8001ef2:	f7ff fa01 	bl	80012f8 <CLCD_Puts>
 8001ef6:	e10a      	b.n	800210e <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 2) {
 8001ef8:	4b71      	ldr	r3, [pc, #452]	@ (80020c0 <Alarm_display_operation+0x290>)
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d11e      	bne.n	8001f3e <Alarm_display_operation+0x10e>
				if (alarm_changed[alarm_select]) {
 8001f00:	4b68      	ldr	r3, [pc, #416]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b74      	ldr	r3, [pc, #464]	@ (80020d8 <Alarm_display_operation+0x2a8>)
 8001f08:	5c9b      	ldrb	r3, [r3, r2]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d004      	beq.n	8001f18 <Alarm_display_operation+0xe8>
					sprintf(str, " ON");
 8001f0e:	4973      	ldr	r1, [pc, #460]	@ (80020dc <Alarm_display_operation+0x2ac>)
 8001f10:	4869      	ldr	r0, [pc, #420]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f12:	f004 fc39 	bl	8006788 <siprintf>
 8001f16:	e003      	b.n	8001f20 <Alarm_display_operation+0xf0>
				} else {
					sprintf(str, "OFF");
 8001f18:	4971      	ldr	r1, [pc, #452]	@ (80020e0 <Alarm_display_operation+0x2b0>)
 8001f1a:	4867      	ldr	r0, [pc, #412]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f1c:	f004 fc34 	bl	8006788 <siprintf>
				}
				CLCD_Puts(13, 0, str);
 8001f20:	4a65      	ldr	r2, [pc, #404]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f22:	2100      	movs	r1, #0
 8001f24:	200d      	movs	r0, #13
 8001f26:	f7ff f9e7 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001f2a:	496e      	ldr	r1, [pc, #440]	@ (80020e4 <Alarm_display_operation+0x2b4>)
 8001f2c:	4862      	ldr	r0, [pc, #392]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f2e:	f004 fc2b 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 8001f32:	4a61      	ldr	r2, [pc, #388]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f34:	2101      	movs	r1, #1
 8001f36:	200b      	movs	r0, #11
 8001f38:	f7ff f9de 	bl	80012f8 <CLCD_Puts>
 8001f3c:	e0e7      	b.n	800210e <Alarm_display_operation+0x2de>
			}

			else if (item_select3 == 3) {
 8001f3e:	4b60      	ldr	r3, [pc, #384]	@ (80020c0 <Alarm_display_operation+0x290>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	f040 80e3 	bne.w	800210e <Alarm_display_operation+0x2de>
				sprintf(str, "%02d", displayHour);
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	495e      	ldr	r1, [pc, #376]	@ (80020c8 <Alarm_display_operation+0x298>)
 8001f4e:	485a      	ldr	r0, [pc, #360]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f50:	f004 fc1a 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 8001f54:	4a58      	ldr	r2, [pc, #352]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f56:	2101      	movs	r1, #1
 8001f58:	200b      	movs	r0, #11
 8001f5a:	f7ff f9cd 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8001f5e:	4961      	ldr	r1, [pc, #388]	@ (80020e4 <Alarm_display_operation+0x2b4>)
 8001f60:	4855      	ldr	r0, [pc, #340]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f62:	f004 fc11 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 8001f66:	4a54      	ldr	r2, [pc, #336]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f68:	2101      	movs	r1, #1
 8001f6a:	200e      	movs	r0, #14
 8001f6c:	f7ff f9c4 	bl	80012f8 <CLCD_Puts>
 8001f70:	e0cd      	b.n	800210e <Alarm_display_operation+0x2de>
			}
		}

		else {
			sprintf(str, "ALARM  #%d", alarm_select);
 8001f72:	4b4c      	ldr	r3, [pc, #304]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	461a      	mov	r2, r3
 8001f78:	495b      	ldr	r1, [pc, #364]	@ (80020e8 <Alarm_display_operation+0x2b8>)
 8001f7a:	484f      	ldr	r0, [pc, #316]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f7c:	f004 fc04 	bl	8006788 <siprintf>
			CLCD_Puts(0, 0, str);
 8001f80:	4a4d      	ldr	r2, [pc, #308]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001f82:	2100      	movs	r1, #0
 8001f84:	2000      	movs	r0, #0
 8001f86:	f7ff f9b7 	bl	80012f8 <CLCD_Puts>

			sprintf(str, "%s  ", (alarm_hour[alarm_select] < 12) ? "AM" : "PM");
 8001f8a:	4b46      	ldr	r3, [pc, #280]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b45      	ldr	r3, [pc, #276]	@ (80020a8 <Alarm_display_operation+0x278>)
 8001f92:	5c9b      	ldrb	r3, [r3, r2]
 8001f94:	2b0b      	cmp	r3, #11
 8001f96:	d801      	bhi.n	8001f9c <Alarm_display_operation+0x16c>
 8001f98:	4b54      	ldr	r3, [pc, #336]	@ (80020ec <Alarm_display_operation+0x2bc>)
 8001f9a:	e000      	b.n	8001f9e <Alarm_display_operation+0x16e>
 8001f9c:	4b54      	ldr	r3, [pc, #336]	@ (80020f0 <Alarm_display_operation+0x2c0>)
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	4954      	ldr	r1, [pc, #336]	@ (80020f4 <Alarm_display_operation+0x2c4>)
 8001fa2:	4845      	ldr	r0, [pc, #276]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001fa4:	f004 fbf0 	bl	8006788 <siprintf>
			CLCD_Puts(7, 1, str);
 8001fa8:	4a43      	ldr	r2, [pc, #268]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001faa:	2101      	movs	r1, #1
 8001fac:	2007      	movs	r0, #7
 8001fae:	f7ff f9a3 	bl	80012f8 <CLCD_Puts>

			sprintf(str, "%02d:%02d", displayHour, alarm_minute[alarm_select]);
 8001fb2:	79fa      	ldrb	r2, [r7, #7]
 8001fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4b42      	ldr	r3, [pc, #264]	@ (80020c4 <Alarm_display_operation+0x294>)
 8001fbc:	5c5b      	ldrb	r3, [r3, r1]
 8001fbe:	494e      	ldr	r1, [pc, #312]	@ (80020f8 <Alarm_display_operation+0x2c8>)
 8001fc0:	483d      	ldr	r0, [pc, #244]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001fc2:	f004 fbe1 	bl	8006788 <siprintf>
			CLCD_Puts(11, 1, str);
 8001fc6:	4a3c      	ldr	r2, [pc, #240]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001fc8:	2101      	movs	r1, #1
 8001fca:	200b      	movs	r0, #11
 8001fcc:	f7ff f994 	bl	80012f8 <CLCD_Puts>

			if (alarm_changed[alarm_select]) {
 8001fd0:	4b34      	ldr	r3, [pc, #208]	@ (80020a4 <Alarm_display_operation+0x274>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b40      	ldr	r3, [pc, #256]	@ (80020d8 <Alarm_display_operation+0x2a8>)
 8001fd8:	5c9b      	ldrb	r3, [r3, r2]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d009      	beq.n	8001ff2 <Alarm_display_operation+0x1c2>
				sprintf(str, " ON");
 8001fde:	493f      	ldr	r1, [pc, #252]	@ (80020dc <Alarm_display_operation+0x2ac>)
 8001fe0:	4835      	ldr	r0, [pc, #212]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001fe2:	f004 fbd1 	bl	8006788 <siprintf>
				CLCD_Puts(13, 0, str);
 8001fe6:	4a34      	ldr	r2, [pc, #208]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001fe8:	2100      	movs	r1, #0
 8001fea:	200d      	movs	r0, #13
 8001fec:	f7ff f984 	bl	80012f8 <CLCD_Puts>
 8001ff0:	e08d      	b.n	800210e <Alarm_display_operation+0x2de>
			}

			else {
				sprintf(str, "OFF");
 8001ff2:	493b      	ldr	r1, [pc, #236]	@ (80020e0 <Alarm_display_operation+0x2b0>)
 8001ff4:	4830      	ldr	r0, [pc, #192]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ff6:	f004 fbc7 	bl	8006788 <siprintf>
				CLCD_Puts(13, 0, str);
 8001ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80020b8 <Alarm_display_operation+0x288>)
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	200d      	movs	r0, #13
 8002000:	f7ff f97a 	bl	80012f8 <CLCD_Puts>
 8002004:	e083      	b.n	800210e <Alarm_display_operation+0x2de>

		}
	}

	else {
		sprintf(str, "   ");
 8002006:	4933      	ldr	r1, [pc, #204]	@ (80020d4 <Alarm_display_operation+0x2a4>)
 8002008:	482b      	ldr	r0, [pc, #172]	@ (80020b8 <Alarm_display_operation+0x288>)
 800200a:	f004 fbbd 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 800200e:	4a2a      	ldr	r2, [pc, #168]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002010:	2101      	movs	r1, #1
 8002012:	2000      	movs	r0, #0
 8002014:	f7ff f970 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "ALARM  #%d", alarm_select);
 8002018:	4b22      	ldr	r3, [pc, #136]	@ (80020a4 <Alarm_display_operation+0x274>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4932      	ldr	r1, [pc, #200]	@ (80020e8 <Alarm_display_operation+0x2b8>)
 8002020:	4825      	ldr	r0, [pc, #148]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002022:	f004 fbb1 	bl	8006788 <siprintf>
		CLCD_Puts(0, 0, str);
 8002026:	4a24      	ldr	r2, [pc, #144]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002028:	2100      	movs	r1, #0
 800202a:	2000      	movs	r0, #0
 800202c:	f7ff f964 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "%s  ", (alarm_hour[alarm_select] < 12) ? "AM" : "PM");
 8002030:	4b1c      	ldr	r3, [pc, #112]	@ (80020a4 <Alarm_display_operation+0x274>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	461a      	mov	r2, r3
 8002036:	4b1c      	ldr	r3, [pc, #112]	@ (80020a8 <Alarm_display_operation+0x278>)
 8002038:	5c9b      	ldrb	r3, [r3, r2]
 800203a:	2b0b      	cmp	r3, #11
 800203c:	d801      	bhi.n	8002042 <Alarm_display_operation+0x212>
 800203e:	4b2b      	ldr	r3, [pc, #172]	@ (80020ec <Alarm_display_operation+0x2bc>)
 8002040:	e000      	b.n	8002044 <Alarm_display_operation+0x214>
 8002042:	4b2b      	ldr	r3, [pc, #172]	@ (80020f0 <Alarm_display_operation+0x2c0>)
 8002044:	461a      	mov	r2, r3
 8002046:	492b      	ldr	r1, [pc, #172]	@ (80020f4 <Alarm_display_operation+0x2c4>)
 8002048:	481b      	ldr	r0, [pc, #108]	@ (80020b8 <Alarm_display_operation+0x288>)
 800204a:	f004 fb9d 	bl	8006788 <siprintf>
		CLCD_Puts(7, 1, str);
 800204e:	4a1a      	ldr	r2, [pc, #104]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002050:	2101      	movs	r1, #1
 8002052:	2007      	movs	r0, #7
 8002054:	f7ff f950 	bl	80012f8 <CLCD_Puts>

		sprintf(str, "%02d:%02d", alarm_hour[alarm_select],
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <Alarm_display_operation+0x274>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <Alarm_display_operation+0x278>)
 8002060:	5c9b      	ldrb	r3, [r3, r2]
 8002062:	4619      	mov	r1, r3
				alarm_minute[alarm_select]);
 8002064:	4b0f      	ldr	r3, [pc, #60]	@ (80020a4 <Alarm_display_operation+0x274>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <Alarm_display_operation+0x294>)
 800206c:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(str, "%02d:%02d", alarm_hour[alarm_select],
 800206e:	460a      	mov	r2, r1
 8002070:	4921      	ldr	r1, [pc, #132]	@ (80020f8 <Alarm_display_operation+0x2c8>)
 8002072:	4811      	ldr	r0, [pc, #68]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002074:	f004 fb88 	bl	8006788 <siprintf>
		CLCD_Puts(11, 1, str);
 8002078:	4a0f      	ldr	r2, [pc, #60]	@ (80020b8 <Alarm_display_operation+0x288>)
 800207a:	2101      	movs	r1, #1
 800207c:	200b      	movs	r0, #11
 800207e:	f7ff f93b 	bl	80012f8 <CLCD_Puts>

		if (alarm_changed[alarm_select]) {
 8002082:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <Alarm_display_operation+0x274>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	461a      	mov	r2, r3
 8002088:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <Alarm_display_operation+0x2a8>)
 800208a:	5c9b      	ldrb	r3, [r3, r2]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d035      	beq.n	80020fc <Alarm_display_operation+0x2cc>
			sprintf(str, " ON");
 8002090:	4912      	ldr	r1, [pc, #72]	@ (80020dc <Alarm_display_operation+0x2ac>)
 8002092:	4809      	ldr	r0, [pc, #36]	@ (80020b8 <Alarm_display_operation+0x288>)
 8002094:	f004 fb78 	bl	8006788 <siprintf>
			CLCD_Puts(13, 0, str);
 8002098:	4a07      	ldr	r2, [pc, #28]	@ (80020b8 <Alarm_display_operation+0x288>)
 800209a:	2100      	movs	r1, #0
 800209c:	200d      	movs	r0, #13
 800209e:	f7ff f92b 	bl	80012f8 <CLCD_Puts>
 80020a2:	e034      	b.n	800210e <Alarm_display_operation+0x2de>
 80020a4:	2000000e 	.word	0x2000000e
 80020a8:	20000158 	.word	0x20000158
 80020ac:	aaaaaaab 	.word	0xaaaaaaab
 80020b0:	20000154 	.word	0x20000154
 80020b4:	08007104 	.word	0x08007104
 80020b8:	20000130 	.word	0x20000130
 80020bc:	20000148 	.word	0x20000148
 80020c0:	20000166 	.word	0x20000166
 80020c4:	20000160 	.word	0x20000160
 80020c8:	08007108 	.word	0x08007108
 80020cc:	08007110 	.word	0x08007110
 80020d0:	08007114 	.word	0x08007114
 80020d4:	08007118 	.word	0x08007118
 80020d8:	20000008 	.word	0x20000008
 80020dc:	0800711c 	.word	0x0800711c
 80020e0:	08007120 	.word	0x08007120
 80020e4:	08007124 	.word	0x08007124
 80020e8:	08007128 	.word	0x08007128
 80020ec:	08007134 	.word	0x08007134
 80020f0:	08007138 	.word	0x08007138
 80020f4:	0800713c 	.word	0x0800713c
 80020f8:	08007144 	.word	0x08007144
		}

		else {
			sprintf(str, "OFF");
 80020fc:	4922      	ldr	r1, [pc, #136]	@ (8002188 <Alarm_display_operation+0x358>)
 80020fe:	4823      	ldr	r0, [pc, #140]	@ (800218c <Alarm_display_operation+0x35c>)
 8002100:	f004 fb42 	bl	8006788 <siprintf>
			CLCD_Puts(13, 0, str);
 8002104:	4a21      	ldr	r2, [pc, #132]	@ (800218c <Alarm_display_operation+0x35c>)
 8002106:	2100      	movs	r1, #0
 8002108:	200d      	movs	r0, #13
 800210a:	f7ff f8f5 	bl	80012f8 <CLCD_Puts>
		}
	}

	if (clock_time / 100 > 5) {
 800210e:	4b20      	ldr	r3, [pc, #128]	@ (8002190 <Alarm_display_operation+0x360>)
 8002110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002114:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002118:	f173 0300 	sbcs.w	r3, r3, #0
 800211c:	d311      	bcc.n	8002142 <Alarm_display_operation+0x312>
		_7SEG_SetNumber(DGT2, second % 10, ON);
 800211e:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <Alarm_display_operation+0x364>)
 8002120:	781a      	ldrb	r2, [r3, #0]
 8002122:	4b1d      	ldr	r3, [pc, #116]	@ (8002198 <Alarm_display_operation+0x368>)
 8002124:	fba3 1302 	umull	r1, r3, r3, r2
 8002128:	08d9      	lsrs	r1, r3, #3
 800212a:	460b      	mov	r3, r1
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	440b      	add	r3, r1
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2201      	movs	r2, #1
 8002138:	4619      	mov	r1, r3
 800213a:	2001      	movs	r0, #1
 800213c:	f7fe faf6 	bl	800072c <_7SEG_SetNumber>
 8002140:	e010      	b.n	8002164 <Alarm_display_operation+0x334>
	} else {
		_7SEG_SetNumber(DGT2, second % 10, OFF);
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <Alarm_display_operation+0x364>)
 8002144:	781a      	ldrb	r2, [r3, #0]
 8002146:	4b14      	ldr	r3, [pc, #80]	@ (8002198 <Alarm_display_operation+0x368>)
 8002148:	fba3 1302 	umull	r1, r3, r3, r2
 800214c:	08d9      	lsrs	r1, r3, #3
 800214e:	460b      	mov	r3, r1
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	440b      	add	r3, r1
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2200      	movs	r2, #0
 800215c:	4619      	mov	r1, r3
 800215e:	2001      	movs	r0, #1
 8002160:	f7fe fae4 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT1, second / 10, OFF);
 8002164:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <Alarm_display_operation+0x364>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4a0b      	ldr	r2, [pc, #44]	@ (8002198 <Alarm_display_operation+0x368>)
 800216a:	fba2 2303 	umull	r2, r3, r2, r3
 800216e:	08db      	lsrs	r3, r3, #3
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2200      	movs	r2, #0
 8002174:	4619      	mov	r1, r3
 8002176:	2000      	movs	r0, #0
 8002178:	f7fe fad8 	bl	800072c <_7SEG_SetNumber>

}
 800217c:	bf00      	nop
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	08007120 	.word	0x08007120
 800218c:	20000130 	.word	0x20000130
 8002190:	20000148 	.word	0x20000148
 8002194:	20000003 	.word	0x20000003
 8002198:	cccccccd 	.word	0xcccccccd

0800219c <Alarm_button_operation>:
Alarm_button_operation() {
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
	if (sw1_debounced) {
 80021a0:	4b53      	ldr	r3, [pc, #332]	@ (80022f0 <Alarm_button_operation+0x154>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d018      	beq.n	80021da <Alarm_button_operation+0x3e>
		if (Press_Mode >= 2) {
 80021a8:	4b52      	ldr	r3, [pc, #328]	@ (80022f4 <Alarm_button_operation+0x158>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d911      	bls.n	80021d4 <Alarm_button_operation+0x38>
			alarm_setmode = !alarm_setmode; // Toggle timer setting mode
 80021b0:	4b51      	ldr	r3, [pc, #324]	@ (80022f8 <Alarm_button_operation+0x15c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	bf14      	ite	ne
 80021b8:	2301      	movne	r3, #1
 80021ba:	2300      	moveq	r3, #0
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	f083 0301 	eor.w	r3, r3, #1
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	f003 0301 	and.w	r3, r3, #1
 80021c8:	b2da      	uxtb	r2, r3
 80021ca:	4b4b      	ldr	r3, [pc, #300]	@ (80022f8 <Alarm_button_operation+0x15c>)
 80021cc:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 80021ce:	4b49      	ldr	r3, [pc, #292]	@ (80022f4 <Alarm_button_operation+0x158>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 80021d4:	4b46      	ldr	r3, [pc, #280]	@ (80022f0 <Alarm_button_operation+0x154>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]
	}

	if (alarm_setmode) {
 80021da:	4b47      	ldr	r3, [pc, #284]	@ (80022f8 <Alarm_button_operation+0x15c>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d06e      	beq.n	80022c0 <Alarm_button_operation+0x124>
		if (sw2_debounced) {
 80021e2:	4b46      	ldr	r3, [pc, #280]	@ (80022fc <Alarm_button_operation+0x160>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d004      	beq.n	80021f4 <Alarm_button_operation+0x58>
			updateTime5();
 80021ea:	f000 f893 	bl	8002314 <updateTime5>
			sw2_debounced = false;
 80021ee:	4b43      	ldr	r3, [pc, #268]	@ (80022fc <Alarm_button_operation+0x160>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	701a      	strb	r2, [r3, #0]
		}
		if (sw2 == true) {
 80021f4:	4b42      	ldr	r3, [pc, #264]	@ (8002300 <Alarm_button_operation+0x164>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d029      	beq.n	8002250 <Alarm_button_operation+0xb4>
			if (Press_Mode == 2) {
 80021fc:	4b3d      	ldr	r3, [pc, #244]	@ (80022f4 <Alarm_button_operation+0x158>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b02      	cmp	r3, #2
 8002202:	d111      	bne.n	8002228 <Alarm_button_operation+0x8c>
				if (time >= 500) {
 8002204:	4b3f      	ldr	r3, [pc, #252]	@ (8002304 <Alarm_button_operation+0x168>)
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 800220e:	f173 0300 	sbcs.w	r3, r3, #0
 8002212:	d31d      	bcc.n	8002250 <Alarm_button_operation+0xb4>
					updateTime5();
 8002214:	f000 f87e 	bl	8002314 <updateTime5>
					time = 0;
 8002218:	493a      	ldr	r1, [pc, #232]	@ (8002304 <Alarm_button_operation+0x168>)
 800221a:	f04f 0200 	mov.w	r2, #0
 800221e:	f04f 0300 	mov.w	r3, #0
 8002222:	e9c1 2300 	strd	r2, r3, [r1]
 8002226:	e013      	b.n	8002250 <Alarm_button_operation+0xb4>
				}
			} else if (Press_Mode == 3) {
 8002228:	4b32      	ldr	r3, [pc, #200]	@ (80022f4 <Alarm_button_operation+0x158>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	2b03      	cmp	r3, #3
 800222e:	d10f      	bne.n	8002250 <Alarm_button_operation+0xb4>
				if (time >= 200) {
 8002230:	4b34      	ldr	r3, [pc, #208]	@ (8002304 <Alarm_button_operation+0x168>)
 8002232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002236:	2ac8      	cmp	r2, #200	@ 0xc8
 8002238:	f173 0300 	sbcs.w	r3, r3, #0
 800223c:	d308      	bcc.n	8002250 <Alarm_button_operation+0xb4>
					updateTime5();
 800223e:	f000 f869 	bl	8002314 <updateTime5>
					time = 0;
 8002242:	4930      	ldr	r1, [pc, #192]	@ (8002304 <Alarm_button_operation+0x168>)
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	f04f 0300 	mov.w	r3, #0
 800224c:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced) {
 8002250:	4b2d      	ldr	r3, [pc, #180]	@ (8002308 <Alarm_button_operation+0x16c>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d004      	beq.n	8002262 <Alarm_button_operation+0xc6>
			updateTime6();
 8002258:	f000 f8ee 	bl	8002438 <updateTime6>
			sw3_debounced = false;
 800225c:	4b2a      	ldr	r3, [pc, #168]	@ (8002308 <Alarm_button_operation+0x16c>)
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
		}
		if (sw3 == true) {
 8002262:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <Alarm_button_operation+0x170>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d03e      	beq.n	80022e8 <Alarm_button_operation+0x14c>
			if (Press_Mode == 2) {
 800226a:	4b22      	ldr	r3, [pc, #136]	@ (80022f4 <Alarm_button_operation+0x158>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b02      	cmp	r3, #2
 8002270:	d111      	bne.n	8002296 <Alarm_button_operation+0xfa>
				if (time >= 500) {
 8002272:	4b24      	ldr	r3, [pc, #144]	@ (8002304 <Alarm_button_operation+0x168>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 800227c:	f173 0300 	sbcs.w	r3, r3, #0
 8002280:	d332      	bcc.n	80022e8 <Alarm_button_operation+0x14c>
					updateTime6();
 8002282:	f000 f8d9 	bl	8002438 <updateTime6>
					time = 0;
 8002286:	491f      	ldr	r1, [pc, #124]	@ (8002304 <Alarm_button_operation+0x168>)
 8002288:	f04f 0200 	mov.w	r2, #0
 800228c:	f04f 0300 	mov.w	r3, #0
 8002290:	e9c1 2300 	strd	r2, r3, [r1]
 8002294:	e028      	b.n	80022e8 <Alarm_button_operation+0x14c>
				}
			} else if (Press_Mode == 3) {
 8002296:	4b17      	ldr	r3, [pc, #92]	@ (80022f4 <Alarm_button_operation+0x158>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d124      	bne.n	80022e8 <Alarm_button_operation+0x14c>
				if (time >= 200) {
 800229e:	4b19      	ldr	r3, [pc, #100]	@ (8002304 <Alarm_button_operation+0x168>)
 80022a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a4:	2ac8      	cmp	r2, #200	@ 0xc8
 80022a6:	f173 0300 	sbcs.w	r3, r3, #0
 80022aa:	d31d      	bcc.n	80022e8 <Alarm_button_operation+0x14c>
					updateTime6();
 80022ac:	f000 f8c4 	bl	8002438 <updateTime6>
					time = 0;
 80022b0:	4914      	ldr	r1, [pc, #80]	@ (8002304 <Alarm_button_operation+0x168>)
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	f04f 0300 	mov.w	r3, #0
 80022ba:	e9c1 2300 	strd	r2, r3, [r1]
 80022be:	e013      	b.n	80022e8 <Alarm_button_operation+0x14c>
			}
		}
	}

	else {
		if (sw2_debounced) {
 80022c0:	4b0e      	ldr	r3, [pc, #56]	@ (80022fc <Alarm_button_operation+0x160>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00f      	beq.n	80022e8 <Alarm_button_operation+0x14c>
			alarm_select++;
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <Alarm_button_operation+0x174>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	b2da      	uxtb	r2, r3
 80022d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002310 <Alarm_button_operation+0x174>)
 80022d2:	701a      	strb	r2, [r3, #0]
			if (alarm_select >= 6) {
 80022d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <Alarm_button_operation+0x174>)
 80022d6:	781b      	ldrb	r3, [r3, #0]
 80022d8:	2b05      	cmp	r3, #5
 80022da:	d902      	bls.n	80022e2 <Alarm_button_operation+0x146>
				alarm_select = 1;
 80022dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <Alarm_button_operation+0x174>)
 80022de:	2201      	movs	r2, #1
 80022e0:	701a      	strb	r2, [r3, #0]
			}
			sw2_debounced = false;
 80022e2:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <Alarm_button_operation+0x160>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80022e8:	bf00      	nop
 80022ea:	4618      	mov	r0, r3
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000120 	.word	0x20000120
 80022f4:	20000146 	.word	0x20000146
 80022f8:	20000154 	.word	0x20000154
 80022fc:	20000121 	.word	0x20000121
 8002300:	2000011d 	.word	0x2000011d
 8002304:	20000128 	.word	0x20000128
 8002308:	20000123 	.word	0x20000123
 800230c:	2000011e 	.word	0x2000011e
 8002310:	2000000e 	.word	0x2000000e

08002314 <updateTime5>:
void updateTime5() {
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
	switch (item_select3) {
 8002318:	4b40      	ldr	r3, [pc, #256]	@ (800241c <updateTime5+0x108>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b03      	cmp	r3, #3
 800231e:	d877      	bhi.n	8002410 <updateTime5+0xfc>
 8002320:	a201      	add	r2, pc, #4	@ (adr r2, 8002328 <updateTime5+0x14>)
 8002322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002326:	bf00      	nop
 8002328:	08002339 	.word	0x08002339
 800232c:	08002355 	.word	0x08002355
 8002330:	080023af 	.word	0x080023af
 8002334:	080023dd 	.word	0x080023dd
	case 0:
		alarm_select++;
 8002338:	4b39      	ldr	r3, [pc, #228]	@ (8002420 <updateTime5+0x10c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	3301      	adds	r3, #1
 800233e:	b2da      	uxtb	r2, r3
 8002340:	4b37      	ldr	r3, [pc, #220]	@ (8002420 <updateTime5+0x10c>)
 8002342:	701a      	strb	r2, [r3, #0]
		if (alarm_select >= 6) {
 8002344:	4b36      	ldr	r3, [pc, #216]	@ (8002420 <updateTime5+0x10c>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b05      	cmp	r3, #5
 800234a:	d95e      	bls.n	800240a <updateTime5+0xf6>
			alarm_select = 1;
 800234c:	4b34      	ldr	r3, [pc, #208]	@ (8002420 <updateTime5+0x10c>)
 800234e:	2201      	movs	r2, #1
 8002350:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002352:	e05a      	b.n	800240a <updateTime5+0xf6>
	case 1:
		alarm_changed[alarm_select] = !alarm_changed[alarm_select];
 8002354:	4b32      	ldr	r3, [pc, #200]	@ (8002420 <updateTime5+0x10c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	461a      	mov	r2, r3
 800235a:	4b32      	ldr	r3, [pc, #200]	@ (8002424 <updateTime5+0x110>)
 800235c:	5c9b      	ldrb	r3, [r3, r2]
 800235e:	2b00      	cmp	r3, #0
 8002360:	bf14      	ite	ne
 8002362:	2301      	movne	r3, #1
 8002364:	2300      	moveq	r3, #0
 8002366:	b2db      	uxtb	r3, r3
 8002368:	f083 0301 	eor.w	r3, r3, #1
 800236c:	b2db      	uxtb	r3, r3
 800236e:	4619      	mov	r1, r3
 8002370:	4b2b      	ldr	r3, [pc, #172]	@ (8002420 <updateTime5+0x10c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	461a      	mov	r2, r3
 8002376:	460b      	mov	r3, r1
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	b2d9      	uxtb	r1, r3
 800237e:	4b29      	ldr	r3, [pc, #164]	@ (8002424 <updateTime5+0x110>)
 8002380:	5499      	strb	r1, [r3, r2]
		if (alarm_changed[alarm_select]) {
 8002382:	4b27      	ldr	r3, [pc, #156]	@ (8002420 <updateTime5+0x10c>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	461a      	mov	r2, r3
 8002388:	4b26      	ldr	r3, [pc, #152]	@ (8002424 <updateTime5+0x110>)
 800238a:	5c9b      	ldrb	r3, [r3, r2]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d03e      	beq.n	800240e <updateTime5+0xfa>
			alarm_hour[alarm_select] = hour;
 8002390:	4b23      	ldr	r3, [pc, #140]	@ (8002420 <updateTime5+0x10c>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b24      	ldr	r3, [pc, #144]	@ (8002428 <updateTime5+0x114>)
 8002398:	7819      	ldrb	r1, [r3, #0]
 800239a:	4b24      	ldr	r3, [pc, #144]	@ (800242c <updateTime5+0x118>)
 800239c:	5499      	strb	r1, [r3, r2]
			alarm_minute[alarm_select] = minute;
 800239e:	4b20      	ldr	r3, [pc, #128]	@ (8002420 <updateTime5+0x10c>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <updateTime5+0x11c>)
 80023a6:	7819      	ldrb	r1, [r3, #0]
 80023a8:	4b22      	ldr	r3, [pc, #136]	@ (8002434 <updateTime5+0x120>)
 80023aa:	5499      	strb	r1, [r3, r2]
		}

		break;
 80023ac:	e02f      	b.n	800240e <updateTime5+0xfa>
	case 2:
		if (alarm_hour[alarm_select] >= 23) {
 80023ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002420 <updateTime5+0x10c>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	4b1d      	ldr	r3, [pc, #116]	@ (800242c <updateTime5+0x118>)
 80023b6:	5c9b      	ldrb	r3, [r3, r2]
 80023b8:	2b16      	cmp	r3, #22
 80023ba:	d906      	bls.n	80023ca <updateTime5+0xb6>
			alarm_hour[alarm_select] = 0;
 80023bc:	4b18      	ldr	r3, [pc, #96]	@ (8002420 <updateTime5+0x10c>)
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b1a      	ldr	r3, [pc, #104]	@ (800242c <updateTime5+0x118>)
 80023c4:	2100      	movs	r1, #0
 80023c6:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_hour[alarm_select]++;
		}
		break;
 80023c8:	e022      	b.n	8002410 <updateTime5+0xfc>
			alarm_hour[alarm_select]++;
 80023ca:	4b15      	ldr	r3, [pc, #84]	@ (8002420 <updateTime5+0x10c>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	4a17      	ldr	r2, [pc, #92]	@ (800242c <updateTime5+0x118>)
 80023d0:	5cd2      	ldrb	r2, [r2, r3]
 80023d2:	3201      	adds	r2, #1
 80023d4:	b2d1      	uxtb	r1, r2
 80023d6:	4a15      	ldr	r2, [pc, #84]	@ (800242c <updateTime5+0x118>)
 80023d8:	54d1      	strb	r1, [r2, r3]
		break;
 80023da:	e019      	b.n	8002410 <updateTime5+0xfc>
	case 3:
		if (alarm_minute[alarm_select] >= 59) {
 80023dc:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <updateTime5+0x10c>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <updateTime5+0x120>)
 80023e4:	5c9b      	ldrb	r3, [r3, r2]
 80023e6:	2b3a      	cmp	r3, #58	@ 0x3a
 80023e8:	d906      	bls.n	80023f8 <updateTime5+0xe4>
			alarm_minute[alarm_select] = 0;
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <updateTime5+0x10c>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	4b10      	ldr	r3, [pc, #64]	@ (8002434 <updateTime5+0x120>)
 80023f2:	2100      	movs	r1, #0
 80023f4:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_minute[alarm_select]++;
		}
		break;
 80023f6:	e00b      	b.n	8002410 <updateTime5+0xfc>
			alarm_minute[alarm_select]++;
 80023f8:	4b09      	ldr	r3, [pc, #36]	@ (8002420 <updateTime5+0x10c>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002434 <updateTime5+0x120>)
 80023fe:	5cd2      	ldrb	r2, [r2, r3]
 8002400:	3201      	adds	r2, #1
 8002402:	b2d1      	uxtb	r1, r2
 8002404:	4a0b      	ldr	r2, [pc, #44]	@ (8002434 <updateTime5+0x120>)
 8002406:	54d1      	strb	r1, [r2, r3]
		break;
 8002408:	e002      	b.n	8002410 <updateTime5+0xfc>
		break;
 800240a:	bf00      	nop
 800240c:	e000      	b.n	8002410 <updateTime5+0xfc>
		break;
 800240e:	bf00      	nop
	}
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
 800241a:	bf00      	nop
 800241c:	20000166 	.word	0x20000166
 8002420:	2000000e 	.word	0x2000000e
 8002424:	20000008 	.word	0x20000008
 8002428:	20000001 	.word	0x20000001
 800242c:	20000158 	.word	0x20000158
 8002430:	20000002 	.word	0x20000002
 8002434:	20000160 	.word	0x20000160

08002438 <updateTime6>:

void updateTime6() {
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
	switch (item_select3) {
 800243c:	4b40      	ldr	r3, [pc, #256]	@ (8002540 <updateTime6+0x108>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b03      	cmp	r3, #3
 8002442:	d877      	bhi.n	8002534 <updateTime6+0xfc>
 8002444:	a201      	add	r2, pc, #4	@ (adr r2, 800244c <updateTime6+0x14>)
 8002446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800244a:	bf00      	nop
 800244c:	0800245d 	.word	0x0800245d
 8002450:	08002479 	.word	0x08002479
 8002454:	080024d3 	.word	0x080024d3
 8002458:	08002501 	.word	0x08002501
	case 0:
		alarm_select--;
 800245c:	4b39      	ldr	r3, [pc, #228]	@ (8002544 <updateTime6+0x10c>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	b2da      	uxtb	r2, r3
 8002464:	4b37      	ldr	r3, [pc, #220]	@ (8002544 <updateTime6+0x10c>)
 8002466:	701a      	strb	r2, [r3, #0]
		if (alarm_select <= 0) {
 8002468:	4b36      	ldr	r3, [pc, #216]	@ (8002544 <updateTime6+0x10c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d15e      	bne.n	800252e <updateTime6+0xf6>
			alarm_select = 5;
 8002470:	4b34      	ldr	r3, [pc, #208]	@ (8002544 <updateTime6+0x10c>)
 8002472:	2205      	movs	r2, #5
 8002474:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002476:	e05a      	b.n	800252e <updateTime6+0xf6>
	case 1:
		alarm_changed[alarm_select] = !alarm_changed[alarm_select];
 8002478:	4b32      	ldr	r3, [pc, #200]	@ (8002544 <updateTime6+0x10c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	461a      	mov	r2, r3
 800247e:	4b32      	ldr	r3, [pc, #200]	@ (8002548 <updateTime6+0x110>)
 8002480:	5c9b      	ldrb	r3, [r3, r2]
 8002482:	2b00      	cmp	r3, #0
 8002484:	bf14      	ite	ne
 8002486:	2301      	movne	r3, #1
 8002488:	2300      	moveq	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	f083 0301 	eor.w	r3, r3, #1
 8002490:	b2db      	uxtb	r3, r3
 8002492:	4619      	mov	r1, r3
 8002494:	4b2b      	ldr	r3, [pc, #172]	@ (8002544 <updateTime6+0x10c>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	460b      	mov	r3, r1
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	b2d9      	uxtb	r1, r3
 80024a2:	4b29      	ldr	r3, [pc, #164]	@ (8002548 <updateTime6+0x110>)
 80024a4:	5499      	strb	r1, [r3, r2]
		if (alarm_changed[alarm_select]) {
 80024a6:	4b27      	ldr	r3, [pc, #156]	@ (8002544 <updateTime6+0x10c>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b26      	ldr	r3, [pc, #152]	@ (8002548 <updateTime6+0x110>)
 80024ae:	5c9b      	ldrb	r3, [r3, r2]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d03e      	beq.n	8002532 <updateTime6+0xfa>
			alarm_hour[alarm_select] = hour;
 80024b4:	4b23      	ldr	r3, [pc, #140]	@ (8002544 <updateTime6+0x10c>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	461a      	mov	r2, r3
 80024ba:	4b24      	ldr	r3, [pc, #144]	@ (800254c <updateTime6+0x114>)
 80024bc:	7819      	ldrb	r1, [r3, #0]
 80024be:	4b24      	ldr	r3, [pc, #144]	@ (8002550 <updateTime6+0x118>)
 80024c0:	5499      	strb	r1, [r3, r2]
			alarm_minute[alarm_select] = minute;
 80024c2:	4b20      	ldr	r3, [pc, #128]	@ (8002544 <updateTime6+0x10c>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	4b22      	ldr	r3, [pc, #136]	@ (8002554 <updateTime6+0x11c>)
 80024ca:	7819      	ldrb	r1, [r3, #0]
 80024cc:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <updateTime6+0x120>)
 80024ce:	5499      	strb	r1, [r3, r2]
		}
		break;
 80024d0:	e02f      	b.n	8002532 <updateTime6+0xfa>
	case 2:
		if (alarm_hour[alarm_select] <= 0) {
 80024d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002544 <updateTime6+0x10c>)
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002550 <updateTime6+0x118>)
 80024da:	5c9b      	ldrb	r3, [r3, r2]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d106      	bne.n	80024ee <updateTime6+0xb6>
			alarm_hour[alarm_select] = 23;
 80024e0:	4b18      	ldr	r3, [pc, #96]	@ (8002544 <updateTime6+0x10c>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	461a      	mov	r2, r3
 80024e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <updateTime6+0x118>)
 80024e8:	2117      	movs	r1, #23
 80024ea:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_hour[alarm_select]--;
		}
		break;
 80024ec:	e022      	b.n	8002534 <updateTime6+0xfc>
			alarm_hour[alarm_select]--;
 80024ee:	4b15      	ldr	r3, [pc, #84]	@ (8002544 <updateTime6+0x10c>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	4a17      	ldr	r2, [pc, #92]	@ (8002550 <updateTime6+0x118>)
 80024f4:	5cd2      	ldrb	r2, [r2, r3]
 80024f6:	3a01      	subs	r2, #1
 80024f8:	b2d1      	uxtb	r1, r2
 80024fa:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <updateTime6+0x118>)
 80024fc:	54d1      	strb	r1, [r2, r3]
		break;
 80024fe:	e019      	b.n	8002534 <updateTime6+0xfc>
	case 3:
		if (alarm_minute[alarm_select] <= 0) {
 8002500:	4b10      	ldr	r3, [pc, #64]	@ (8002544 <updateTime6+0x10c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b14      	ldr	r3, [pc, #80]	@ (8002558 <updateTime6+0x120>)
 8002508:	5c9b      	ldrb	r3, [r3, r2]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <updateTime6+0xe4>
			alarm_minute[alarm_select] = 59;
 800250e:	4b0d      	ldr	r3, [pc, #52]	@ (8002544 <updateTime6+0x10c>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <updateTime6+0x120>)
 8002516:	213b      	movs	r1, #59	@ 0x3b
 8002518:	5499      	strb	r1, [r3, r2]
		}

		else {
			alarm_minute[alarm_select]--;
		}
		break;
 800251a:	e00b      	b.n	8002534 <updateTime6+0xfc>
			alarm_minute[alarm_select]--;
 800251c:	4b09      	ldr	r3, [pc, #36]	@ (8002544 <updateTime6+0x10c>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	4a0d      	ldr	r2, [pc, #52]	@ (8002558 <updateTime6+0x120>)
 8002522:	5cd2      	ldrb	r2, [r2, r3]
 8002524:	3a01      	subs	r2, #1
 8002526:	b2d1      	uxtb	r1, r2
 8002528:	4a0b      	ldr	r2, [pc, #44]	@ (8002558 <updateTime6+0x120>)
 800252a:	54d1      	strb	r1, [r2, r3]
		break;
 800252c:	e002      	b.n	8002534 <updateTime6+0xfc>
		break;
 800252e:	bf00      	nop
 8002530:	e000      	b.n	8002534 <updateTime6+0xfc>
		break;
 8002532:	bf00      	nop
	}
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000166 	.word	0x20000166
 8002544:	2000000e 	.word	0x2000000e
 8002548:	20000008 	.word	0x20000008
 800254c:	20000001 	.word	0x20000001
 8002550:	20000158 	.word	0x20000158
 8002554:	20000002 	.word	0x20000002
 8002558:	20000160 	.word	0x20000160

0800255c <Clock_basic_operation>:
void Clock_basic_operation() {
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0

	if (month >= 13) {
 8002560:	4b54      	ldr	r3, [pc, #336]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	2b0c      	cmp	r3, #12
 8002566:	d908      	bls.n	800257a <Clock_basic_operation+0x1e>
		month = 1;
 8002568:	4b52      	ldr	r3, [pc, #328]	@ (80026b4 <Clock_basic_operation+0x158>)
 800256a:	2201      	movs	r2, #1
 800256c:	701a      	strb	r2, [r3, #0]
		year++;
 800256e:	4b52      	ldr	r3, [pc, #328]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	3301      	adds	r3, #1
 8002574:	b29a      	uxth	r2, r3
 8002576:	4b50      	ldr	r3, [pc, #320]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002578:	801a      	strh	r2, [r3, #0]
	}

	if ((month == 4 || month == 6 || month == 9 || month == 11) && day >= 31) {
 800257a:	4b4e      	ldr	r3, [pc, #312]	@ (80026b4 <Clock_basic_operation+0x158>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	2b04      	cmp	r3, #4
 8002580:	d00b      	beq.n	800259a <Clock_basic_operation+0x3e>
 8002582:	4b4c      	ldr	r3, [pc, #304]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	2b06      	cmp	r3, #6
 8002588:	d007      	beq.n	800259a <Clock_basic_operation+0x3e>
 800258a:	4b4a      	ldr	r3, [pc, #296]	@ (80026b4 <Clock_basic_operation+0x158>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b09      	cmp	r3, #9
 8002590:	d003      	beq.n	800259a <Clock_basic_operation+0x3e>
 8002592:	4b48      	ldr	r3, [pc, #288]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b0b      	cmp	r3, #11
 8002598:	d10d      	bne.n	80025b6 <Clock_basic_operation+0x5a>
 800259a:	4b48      	ldr	r3, [pc, #288]	@ (80026bc <Clock_basic_operation+0x160>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	2b1e      	cmp	r3, #30
 80025a0:	d909      	bls.n	80025b6 <Clock_basic_operation+0x5a>
		month++;
 80025a2:	4b44      	ldr	r3, [pc, #272]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	3301      	adds	r3, #1
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4b42      	ldr	r3, [pc, #264]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025ac:	701a      	strb	r2, [r3, #0]
		day = 1;
 80025ae:	4b43      	ldr	r3, [pc, #268]	@ (80026bc <Clock_basic_operation+0x160>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
 80025b4:	e079      	b.n	80026aa <Clock_basic_operation+0x14e>
	} else if ((month == 1 || month == 3 || month == 5 || month == 7
 80025b6:	4b3f      	ldr	r3, [pc, #252]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d017      	beq.n	80025ee <Clock_basic_operation+0x92>
 80025be:	4b3d      	ldr	r3, [pc, #244]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	2b03      	cmp	r3, #3
 80025c4:	d013      	beq.n	80025ee <Clock_basic_operation+0x92>
 80025c6:	4b3b      	ldr	r3, [pc, #236]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d00f      	beq.n	80025ee <Clock_basic_operation+0x92>
 80025ce:	4b39      	ldr	r3, [pc, #228]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	2b07      	cmp	r3, #7
 80025d4:	d00b      	beq.n	80025ee <Clock_basic_operation+0x92>
			|| month == 8 || month == 10 || month == 12) && day >= 32) {
 80025d6:	4b37      	ldr	r3, [pc, #220]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d007      	beq.n	80025ee <Clock_basic_operation+0x92>
 80025de:	4b35      	ldr	r3, [pc, #212]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b0a      	cmp	r3, #10
 80025e4:	d003      	beq.n	80025ee <Clock_basic_operation+0x92>
 80025e6:	4b33      	ldr	r3, [pc, #204]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	2b0c      	cmp	r3, #12
 80025ec:	d11b      	bne.n	8002626 <Clock_basic_operation+0xca>
 80025ee:	4b33      	ldr	r3, [pc, #204]	@ (80026bc <Clock_basic_operation+0x160>)
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	2b1f      	cmp	r3, #31
 80025f4:	d917      	bls.n	8002626 <Clock_basic_operation+0xca>
		if (month >= 12) {
 80025f6:	4b2f      	ldr	r3, [pc, #188]	@ (80026b4 <Clock_basic_operation+0x158>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2b0b      	cmp	r3, #11
 80025fc:	d909      	bls.n	8002612 <Clock_basic_operation+0xb6>
			year++;
 80025fe:	4b2e      	ldr	r3, [pc, #184]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	3301      	adds	r3, #1
 8002604:	b29a      	uxth	r2, r3
 8002606:	4b2c      	ldr	r3, [pc, #176]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002608:	801a      	strh	r2, [r3, #0]
			month = 1;
 800260a:	4b2a      	ldr	r3, [pc, #168]	@ (80026b4 <Clock_basic_operation+0x158>)
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
 8002610:	e005      	b.n	800261e <Clock_basic_operation+0xc2>
		} else {
			month++;
 8002612:	4b28      	ldr	r3, [pc, #160]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	3301      	adds	r3, #1
 8002618:	b2da      	uxtb	r2, r3
 800261a:	4b26      	ldr	r3, [pc, #152]	@ (80026b4 <Clock_basic_operation+0x158>)
 800261c:	701a      	strb	r2, [r3, #0]
		}
		day = 1;
 800261e:	4b27      	ldr	r3, [pc, #156]	@ (80026bc <Clock_basic_operation+0x160>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e041      	b.n	80026aa <Clock_basic_operation+0x14e>
	} else if (month == 2) {
 8002626:	4b23      	ldr	r3, [pc, #140]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d13d      	bne.n	80026aa <Clock_basic_operation+0x14e>
		if (year % 4 == 0 && (year % 100 != 0 || year % 400 == 0)) { // 
 800262e:	4b22      	ldr	r3, [pc, #136]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	b29b      	uxth	r3, r3
 8002638:	2b00      	cmp	r3, #0
 800263a:	d128      	bne.n	800268e <Clock_basic_operation+0x132>
 800263c:	4b1e      	ldr	r3, [pc, #120]	@ (80026b8 <Clock_basic_operation+0x15c>)
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	4a1f      	ldr	r2, [pc, #124]	@ (80026c0 <Clock_basic_operation+0x164>)
 8002642:	fba2 1203 	umull	r1, r2, r2, r3
 8002646:	0952      	lsrs	r2, r2, #5
 8002648:	2164      	movs	r1, #100	@ 0x64
 800264a:	fb01 f202 	mul.w	r2, r1, r2
 800264e:	1a9b      	subs	r3, r3, r2
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10d      	bne.n	8002672 <Clock_basic_operation+0x116>
 8002656:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <Clock_basic_operation+0x15c>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	4a19      	ldr	r2, [pc, #100]	@ (80026c0 <Clock_basic_operation+0x164>)
 800265c:	fba2 1203 	umull	r1, r2, r2, r3
 8002660:	09d2      	lsrs	r2, r2, #7
 8002662:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002666:	fb01 f202 	mul.w	r2, r1, r2
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	b29b      	uxth	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <Clock_basic_operation+0x132>
			if (day >= 30) {
 8002672:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <Clock_basic_operation+0x160>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b1d      	cmp	r3, #29
 8002678:	d917      	bls.n	80026aa <Clock_basic_operation+0x14e>
				month++;
 800267a:	4b0e      	ldr	r3, [pc, #56]	@ (80026b4 <Clock_basic_operation+0x158>)
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	3301      	adds	r3, #1
 8002680:	b2da      	uxtb	r2, r3
 8002682:	4b0c      	ldr	r3, [pc, #48]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002684:	701a      	strb	r2, [r3, #0]
				day = 1;
 8002686:	4b0d      	ldr	r3, [pc, #52]	@ (80026bc <Clock_basic_operation+0x160>)
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
			if (day >= 30) {
 800268c:	e00d      	b.n	80026aa <Clock_basic_operation+0x14e>
			}
		} else { // 
			if (day >= 29) {
 800268e:	4b0b      	ldr	r3, [pc, #44]	@ (80026bc <Clock_basic_operation+0x160>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b1c      	cmp	r3, #28
 8002694:	d909      	bls.n	80026aa <Clock_basic_operation+0x14e>
				month++;
 8002696:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <Clock_basic_operation+0x158>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	3301      	adds	r3, #1
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4b05      	ldr	r3, [pc, #20]	@ (80026b4 <Clock_basic_operation+0x158>)
 80026a0:	701a      	strb	r2, [r3, #0]
				day = 1;
 80026a2:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <Clock_basic_operation+0x160>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
}
 80026a8:	e7ff      	b.n	80026aa <Clock_basic_operation+0x14e>
 80026aa:	bf00      	nop
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	20000006 	.word	0x20000006
 80026b8:	20000004 	.word	0x20000004
 80026bc:	20000007 	.word	0x20000007
 80026c0:	51eb851f 	.word	0x51eb851f

080026c4 <Clock_display_operation>:

void Clock_display_operation() {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af02      	add	r7, sp, #8
	const char *period;
	uint8_t displayHour = (int) hour % 12;
 80026ca:	4baa      	ldr	r3, [pc, #680]	@ (8002974 <Clock_display_operation+0x2b0>)
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	4baa      	ldr	r3, [pc, #680]	@ (8002978 <Clock_display_operation+0x2b4>)
 80026d0:	fba3 1302 	umull	r1, r3, r3, r2
 80026d4:	08d9      	lsrs	r1, r3, #3
 80026d6:	460b      	mov	r3, r1
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	440b      	add	r3, r1
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	71fb      	strb	r3, [r7, #7]
	if (displayHour == 0) {
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <Clock_display_operation+0x28>
		displayHour = 12; // 0 12 
 80026e8:	230c      	movs	r3, #12
 80026ea:	71fb      	strb	r3, [r7, #7]
	}

	if (clock_setmode) {
 80026ec:	4ba3      	ldr	r3, [pc, #652]	@ (800297c <Clock_display_operation+0x2b8>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 8109 	beq.w	8002908 <Clock_display_operation+0x244>
		if (clock_time / 100 > 5) {
 80026f6:	4ba2      	ldr	r3, [pc, #648]	@ (8002980 <Clock_display_operation+0x2bc>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002700:	f173 0300 	sbcs.w	r3, r3, #0
 8002704:	f0c0 80ac 	bcc.w	8002860 <Clock_display_operation+0x19c>

			if (item_select == 0) {
 8002708:	4b9e      	ldr	r3, [pc, #632]	@ (8002984 <Clock_display_operation+0x2c0>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d115      	bne.n	800273c <Clock_display_operation+0x78>
				sprintf(str, "%02d", (int) second);
 8002710:	4b9d      	ldr	r3, [pc, #628]	@ (8002988 <Clock_display_operation+0x2c4>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	461a      	mov	r2, r3
 8002716:	499d      	ldr	r1, [pc, #628]	@ (800298c <Clock_display_operation+0x2c8>)
 8002718:	489d      	ldr	r0, [pc, #628]	@ (8002990 <Clock_display_operation+0x2cc>)
 800271a:	f004 f835 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 800271e:	4a9c      	ldr	r2, [pc, #624]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002720:	2101      	movs	r1, #1
 8002722:	200e      	movs	r0, #14
 8002724:	f7fe fde8 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "    ");
 8002728:	499a      	ldr	r1, [pc, #616]	@ (8002994 <Clock_display_operation+0x2d0>)
 800272a:	4899      	ldr	r0, [pc, #612]	@ (8002990 <Clock_display_operation+0x2cc>)
 800272c:	f004 f82c 	bl	8006788 <siprintf>
				CLCD_Puts(6, 0, str);
 8002730:	4a97      	ldr	r2, [pc, #604]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002732:	2100      	movs	r1, #0
 8002734:	2006      	movs	r0, #6
 8002736:	f7fe fddf 	bl	80012f8 <CLCD_Puts>
 800273a:	e07f      	b.n	800283c <Clock_display_operation+0x178>
			}

			else if (item_select == 1) {
 800273c:	4b91      	ldr	r3, [pc, #580]	@ (8002984 <Clock_display_operation+0x2c0>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d115      	bne.n	8002770 <Clock_display_operation+0xac>
				sprintf(str, "%04d", (int) year);
 8002744:	4b94      	ldr	r3, [pc, #592]	@ (8002998 <Clock_display_operation+0x2d4>)
 8002746:	881b      	ldrh	r3, [r3, #0]
 8002748:	461a      	mov	r2, r3
 800274a:	4994      	ldr	r1, [pc, #592]	@ (800299c <Clock_display_operation+0x2d8>)
 800274c:	4890      	ldr	r0, [pc, #576]	@ (8002990 <Clock_display_operation+0x2cc>)
 800274e:	f004 f81b 	bl	8006788 <siprintf>
				CLCD_Puts(6, 0, str);
 8002752:	4a8f      	ldr	r2, [pc, #572]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002754:	2100      	movs	r1, #0
 8002756:	2006      	movs	r0, #6
 8002758:	f7fe fdce 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 800275c:	4990      	ldr	r1, [pc, #576]	@ (80029a0 <Clock_display_operation+0x2dc>)
 800275e:	488c      	ldr	r0, [pc, #560]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002760:	f004 f812 	bl	8006788 <siprintf>
				CLCD_Puts(11, 0, str);
 8002764:	4a8a      	ldr	r2, [pc, #552]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002766:	2100      	movs	r1, #0
 8002768:	200b      	movs	r0, #11
 800276a:	f7fe fdc5 	bl	80012f8 <CLCD_Puts>
 800276e:	e065      	b.n	800283c <Clock_display_operation+0x178>
			}

			else if (item_select == 2) {
 8002770:	4b84      	ldr	r3, [pc, #528]	@ (8002984 <Clock_display_operation+0x2c0>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b02      	cmp	r3, #2
 8002776:	d115      	bne.n	80027a4 <Clock_display_operation+0xe0>
				sprintf(str, "%02d", (int) month);
 8002778:	4b8a      	ldr	r3, [pc, #552]	@ (80029a4 <Clock_display_operation+0x2e0>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	461a      	mov	r2, r3
 800277e:	4983      	ldr	r1, [pc, #524]	@ (800298c <Clock_display_operation+0x2c8>)
 8002780:	4883      	ldr	r0, [pc, #524]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002782:	f004 f801 	bl	8006788 <siprintf>
				CLCD_Puts(11, 0, str);
 8002786:	4a82      	ldr	r2, [pc, #520]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002788:	2100      	movs	r1, #0
 800278a:	200b      	movs	r0, #11
 800278c:	f7fe fdb4 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8002790:	4983      	ldr	r1, [pc, #524]	@ (80029a0 <Clock_display_operation+0x2dc>)
 8002792:	487f      	ldr	r0, [pc, #508]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002794:	f003 fff8 	bl	8006788 <siprintf>
				CLCD_Puts(14, 0, str);
 8002798:	4a7d      	ldr	r2, [pc, #500]	@ (8002990 <Clock_display_operation+0x2cc>)
 800279a:	2100      	movs	r1, #0
 800279c:	200e      	movs	r0, #14
 800279e:	f7fe fdab 	bl	80012f8 <CLCD_Puts>
 80027a2:	e04b      	b.n	800283c <Clock_display_operation+0x178>
			}

			else if (item_select == 3) {
 80027a4:	4b77      	ldr	r3, [pc, #476]	@ (8002984 <Clock_display_operation+0x2c0>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b03      	cmp	r3, #3
 80027aa:	d115      	bne.n	80027d8 <Clock_display_operation+0x114>
				sprintf(str, "%02d", (int) day);
 80027ac:	4b7e      	ldr	r3, [pc, #504]	@ (80029a8 <Clock_display_operation+0x2e4>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	461a      	mov	r2, r3
 80027b2:	4976      	ldr	r1, [pc, #472]	@ (800298c <Clock_display_operation+0x2c8>)
 80027b4:	4876      	ldr	r0, [pc, #472]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027b6:	f003 ffe7 	bl	8006788 <siprintf>
				CLCD_Puts(14, 0, str);
 80027ba:	4a75      	ldr	r2, [pc, #468]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027bc:	2100      	movs	r1, #0
 80027be:	200e      	movs	r0, #14
 80027c0:	f7fe fd9a 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 80027c4:	4976      	ldr	r1, [pc, #472]	@ (80029a0 <Clock_display_operation+0x2dc>)
 80027c6:	4872      	ldr	r0, [pc, #456]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027c8:	f003 ffde 	bl	8006788 <siprintf>
				CLCD_Puts(8, 1, str);
 80027cc:	4a70      	ldr	r2, [pc, #448]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027ce:	2101      	movs	r1, #1
 80027d0:	2008      	movs	r0, #8
 80027d2:	f7fe fd91 	bl	80012f8 <CLCD_Puts>
 80027d6:	e031      	b.n	800283c <Clock_display_operation+0x178>
			}

			else if (item_select == 4) {
 80027d8:	4b6a      	ldr	r3, [pc, #424]	@ (8002984 <Clock_display_operation+0x2c0>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b04      	cmp	r3, #4
 80027de:	d114      	bne.n	800280a <Clock_display_operation+0x146>
				sprintf(str, "%02d", displayHour);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	461a      	mov	r2, r3
 80027e4:	4969      	ldr	r1, [pc, #420]	@ (800298c <Clock_display_operation+0x2c8>)
 80027e6:	486a      	ldr	r0, [pc, #424]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027e8:	f003 ffce 	bl	8006788 <siprintf>
				CLCD_Puts(8, 1, str);
 80027ec:	4a68      	ldr	r2, [pc, #416]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027ee:	2101      	movs	r1, #1
 80027f0:	2008      	movs	r0, #8
 80027f2:	f7fe fd81 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 80027f6:	496a      	ldr	r1, [pc, #424]	@ (80029a0 <Clock_display_operation+0x2dc>)
 80027f8:	4865      	ldr	r0, [pc, #404]	@ (8002990 <Clock_display_operation+0x2cc>)
 80027fa:	f003 ffc5 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 80027fe:	4a64      	ldr	r2, [pc, #400]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002800:	2101      	movs	r1, #1
 8002802:	200b      	movs	r0, #11
 8002804:	f7fe fd78 	bl	80012f8 <CLCD_Puts>
 8002808:	e018      	b.n	800283c <Clock_display_operation+0x178>
			}

			else if (item_select == 5) {
 800280a:	4b5e      	ldr	r3, [pc, #376]	@ (8002984 <Clock_display_operation+0x2c0>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b05      	cmp	r3, #5
 8002810:	d114      	bne.n	800283c <Clock_display_operation+0x178>
				sprintf(str, "%02d", (int) minute);
 8002812:	4b66      	ldr	r3, [pc, #408]	@ (80029ac <Clock_display_operation+0x2e8>)
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	461a      	mov	r2, r3
 8002818:	495c      	ldr	r1, [pc, #368]	@ (800298c <Clock_display_operation+0x2c8>)
 800281a:	485d      	ldr	r0, [pc, #372]	@ (8002990 <Clock_display_operation+0x2cc>)
 800281c:	f003 ffb4 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 8002820:	4a5b      	ldr	r2, [pc, #364]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002822:	2101      	movs	r1, #1
 8002824:	200b      	movs	r0, #11
 8002826:	f7fe fd67 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 800282a:	495d      	ldr	r1, [pc, #372]	@ (80029a0 <Clock_display_operation+0x2dc>)
 800282c:	4858      	ldr	r0, [pc, #352]	@ (8002990 <Clock_display_operation+0x2cc>)
 800282e:	f003 ffab 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 8002832:	4a57      	ldr	r2, [pc, #348]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002834:	2101      	movs	r1, #1
 8002836:	200e      	movs	r0, #14
 8002838:	f7fe fd5e 	bl	80012f8 <CLCD_Puts>
			}
			_7SEG_SetNumber(DGT2, second % 10, ON);
 800283c:	4b52      	ldr	r3, [pc, #328]	@ (8002988 <Clock_display_operation+0x2c4>)
 800283e:	781a      	ldrb	r2, [r3, #0]
 8002840:	4b5b      	ldr	r3, [pc, #364]	@ (80029b0 <Clock_display_operation+0x2ec>)
 8002842:	fba3 1302 	umull	r1, r3, r3, r2
 8002846:	08d9      	lsrs	r1, r3, #3
 8002848:	460b      	mov	r3, r1
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	b2db      	uxtb	r3, r3
 8002854:	2201      	movs	r2, #1
 8002856:	4619      	mov	r1, r3
 8002858:	2001      	movs	r0, #1
 800285a:	f7fd ff67 	bl	800072c <_7SEG_SetNumber>
 800285e:	e046      	b.n	80028ee <Clock_display_operation+0x22a>
		}

		else {
			sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8002860:	4b4d      	ldr	r3, [pc, #308]	@ (8002998 <Clock_display_operation+0x2d4>)
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	461a      	mov	r2, r3
 8002866:	4b4f      	ldr	r3, [pc, #316]	@ (80029a4 <Clock_display_operation+0x2e0>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	4619      	mov	r1, r3
 800286c:	4b4e      	ldr	r3, [pc, #312]	@ (80029a8 <Clock_display_operation+0x2e4>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	9300      	str	r3, [sp, #0]
 8002872:	460b      	mov	r3, r1
 8002874:	494f      	ldr	r1, [pc, #316]	@ (80029b4 <Clock_display_operation+0x2f0>)
 8002876:	4846      	ldr	r0, [pc, #280]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002878:	f003 ff86 	bl	8006788 <siprintf>
			CLCD_Puts(6, 0, str);
 800287c:	4a44      	ldr	r2, [pc, #272]	@ (8002990 <Clock_display_operation+0x2cc>)
 800287e:	2100      	movs	r1, #0
 8002880:	2006      	movs	r0, #6
 8002882:	f7fe fd39 	bl	80012f8 <CLCD_Puts>
			period = (hour < 12) ? "AM" : "PM";
 8002886:	4b3b      	ldr	r3, [pc, #236]	@ (8002974 <Clock_display_operation+0x2b0>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b0b      	cmp	r3, #11
 800288c:	d801      	bhi.n	8002892 <Clock_display_operation+0x1ce>
 800288e:	4b4a      	ldr	r3, [pc, #296]	@ (80029b8 <Clock_display_operation+0x2f4>)
 8002890:	e000      	b.n	8002894 <Clock_display_operation+0x1d0>
 8002892:	4b4a      	ldr	r3, [pc, #296]	@ (80029bc <Clock_display_operation+0x2f8>)
 8002894:	603b      	str	r3, [r7, #0]
			sprintf(str, "SET  %s", period);
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	4949      	ldr	r1, [pc, #292]	@ (80029c0 <Clock_display_operation+0x2fc>)
 800289a:	483d      	ldr	r0, [pc, #244]	@ (8002990 <Clock_display_operation+0x2cc>)
 800289c:	f003 ff74 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 80028a0:	4a3b      	ldr	r2, [pc, #236]	@ (8002990 <Clock_display_operation+0x2cc>)
 80028a2:	2101      	movs	r1, #1
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7fe fd27 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%02d:%02d:%02d", displayHour, (int) minute,
 80028aa:	79fa      	ldrb	r2, [r7, #7]
 80028ac:	4b3f      	ldr	r3, [pc, #252]	@ (80029ac <Clock_display_operation+0x2e8>)
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	4619      	mov	r1, r3
 80028b2:	4b35      	ldr	r3, [pc, #212]	@ (8002988 <Clock_display_operation+0x2c4>)
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	460b      	mov	r3, r1
 80028ba:	4942      	ldr	r1, [pc, #264]	@ (80029c4 <Clock_display_operation+0x300>)
 80028bc:	4834      	ldr	r0, [pc, #208]	@ (8002990 <Clock_display_operation+0x2cc>)
 80028be:	f003 ff63 	bl	8006788 <siprintf>
					(int) second);
			CLCD_Puts(8, 1, str);
 80028c2:	4a33      	ldr	r2, [pc, #204]	@ (8002990 <Clock_display_operation+0x2cc>)
 80028c4:	2101      	movs	r1, #1
 80028c6:	2008      	movs	r0, #8
 80028c8:	f7fe fd16 	bl	80012f8 <CLCD_Puts>
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 80028cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002988 <Clock_display_operation+0x2c4>)
 80028ce:	781a      	ldrb	r2, [r3, #0]
 80028d0:	4b37      	ldr	r3, [pc, #220]	@ (80029b0 <Clock_display_operation+0x2ec>)
 80028d2:	fba3 1302 	umull	r1, r3, r3, r2
 80028d6:	08d9      	lsrs	r1, r3, #3
 80028d8:	460b      	mov	r3, r1
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	440b      	add	r3, r1
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2200      	movs	r2, #0
 80028e6:	4619      	mov	r1, r3
 80028e8:	2001      	movs	r0, #1
 80028ea:	f7fd ff1f 	bl	800072c <_7SEG_SetNumber>

		}
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 80028ee:	4b26      	ldr	r3, [pc, #152]	@ (8002988 <Clock_display_operation+0x2c4>)
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	4a2f      	ldr	r2, [pc, #188]	@ (80029b0 <Clock_display_operation+0x2ec>)
 80028f4:	fba2 2303 	umull	r2, r3, r2, r3
 80028f8:	08db      	lsrs	r3, r3, #3
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2200      	movs	r2, #0
 80028fe:	4619      	mov	r1, r3
 8002900:	2000      	movs	r0, #0
 8002902:	f7fd ff13 	bl	800072c <_7SEG_SetNumber>
			sprintf(str, "%s %02d %02d", period, displayHour, (int) minute);
			CLCD_Puts(8, 1, str);
		}
	}

}
 8002906:	e0dd      	b.n	8002ac4 <Clock_display_operation+0x400>
		if (clock_time / 100 > 5) {
 8002908:	4b1d      	ldr	r3, [pc, #116]	@ (8002980 <Clock_display_operation+0x2bc>)
 800290a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800290e:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002912:	f173 0300 	sbcs.w	r3, r3, #0
 8002916:	d309      	bcc.n	800292c <Clock_display_operation+0x268>
			sprintf(str, " ");
 8002918:	492b      	ldr	r1, [pc, #172]	@ (80029c8 <Clock_display_operation+0x304>)
 800291a:	481d      	ldr	r0, [pc, #116]	@ (8002990 <Clock_display_operation+0x2cc>)
 800291c:	f003 ff34 	bl	8006788 <siprintf>
			CLCD_Puts(13, 1, str);
 8002920:	4a1b      	ldr	r2, [pc, #108]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002922:	2101      	movs	r1, #1
 8002924:	200d      	movs	r0, #13
 8002926:	f7fe fce7 	bl	80012f8 <CLCD_Puts>
 800292a:	e008      	b.n	800293e <Clock_display_operation+0x27a>
			sprintf(str, ":");
 800292c:	4927      	ldr	r1, [pc, #156]	@ (80029cc <Clock_display_operation+0x308>)
 800292e:	4818      	ldr	r0, [pc, #96]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002930:	f003 ff2a 	bl	8006788 <siprintf>
			CLCD_Puts(13, 1, str);
 8002934:	4a16      	ldr	r2, [pc, #88]	@ (8002990 <Clock_display_operation+0x2cc>)
 8002936:	2101      	movs	r1, #1
 8002938:	200d      	movs	r0, #13
 800293a:	f7fe fcdd 	bl	80012f8 <CLCD_Puts>
		if (clock_time / 100 > 5) {
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <Clock_display_operation+0x2bc>)
 8002940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002944:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8002948:	f173 0300 	sbcs.w	r3, r3, #0
 800294c:	d340      	bcc.n	80029d0 <Clock_display_operation+0x30c>
			_7SEG_SetNumber(DGT2, second % 10, ON);
 800294e:	4b0e      	ldr	r3, [pc, #56]	@ (8002988 <Clock_display_operation+0x2c4>)
 8002950:	781a      	ldrb	r2, [r3, #0]
 8002952:	4b17      	ldr	r3, [pc, #92]	@ (80029b0 <Clock_display_operation+0x2ec>)
 8002954:	fba3 1302 	umull	r1, r3, r3, r2
 8002958:	08d9      	lsrs	r1, r3, #3
 800295a:	460b      	mov	r3, r1
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	440b      	add	r3, r1
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2201      	movs	r2, #1
 8002968:	4619      	mov	r1, r3
 800296a:	2001      	movs	r0, #1
 800296c:	f7fd fede 	bl	800072c <_7SEG_SetNumber>
 8002970:	e03f      	b.n	80029f2 <Clock_display_operation+0x32e>
 8002972:	bf00      	nop
 8002974:	20000001 	.word	0x20000001
 8002978:	aaaaaaab 	.word	0xaaaaaaab
 800297c:	20000152 	.word	0x20000152
 8002980:	20000148 	.word	0x20000148
 8002984:	20000153 	.word	0x20000153
 8002988:	20000003 	.word	0x20000003
 800298c:	08007108 	.word	0x08007108
 8002990:	20000130 	.word	0x20000130
 8002994:	08007150 	.word	0x08007150
 8002998:	20000004 	.word	0x20000004
 800299c:	08007158 	.word	0x08007158
 80029a0:	08007124 	.word	0x08007124
 80029a4:	20000006 	.word	0x20000006
 80029a8:	20000007 	.word	0x20000007
 80029ac:	20000002 	.word	0x20000002
 80029b0:	cccccccd 	.word	0xcccccccd
 80029b4:	08007160 	.word	0x08007160
 80029b8:	08007134 	.word	0x08007134
 80029bc:	08007138 	.word	0x08007138
 80029c0:	08007170 	.word	0x08007170
 80029c4:	08007178 	.word	0x08007178
 80029c8:	08007110 	.word	0x08007110
 80029cc:	08007188 	.word	0x08007188
			_7SEG_SetNumber(DGT2, second % 10, OFF);
 80029d0:	4b3e      	ldr	r3, [pc, #248]	@ (8002acc <Clock_display_operation+0x408>)
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad0 <Clock_display_operation+0x40c>)
 80029d6:	fba3 1302 	umull	r1, r3, r3, r2
 80029da:	08d9      	lsrs	r1, r3, #3
 80029dc:	460b      	mov	r3, r1
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2200      	movs	r2, #0
 80029ea:	4619      	mov	r1, r3
 80029ec:	2001      	movs	r0, #1
 80029ee:	f7fd fe9d 	bl	800072c <_7SEG_SetNumber>
		_7SEG_SetNumber(DGT1, second / 10, OFF);
 80029f2:	4b36      	ldr	r3, [pc, #216]	@ (8002acc <Clock_display_operation+0x408>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	4a36      	ldr	r2, [pc, #216]	@ (8002ad0 <Clock_display_operation+0x40c>)
 80029f8:	fba2 2303 	umull	r2, r3, r2, r3
 80029fc:	08db      	lsrs	r3, r3, #3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	4619      	mov	r1, r3
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7fd fe91 	bl	800072c <_7SEG_SetNumber>
		if (buzzer == false) {
 8002a0a:	4b32      	ldr	r3, [pc, #200]	@ (8002ad4 <Clock_display_operation+0x410>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	f083 0301 	eor.w	r3, r3, #1
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <Clock_display_operation+0x35e>
			sprintf(str, "BZ OFF ");
 8002a18:	492f      	ldr	r1, [pc, #188]	@ (8002ad8 <Clock_display_operation+0x414>)
 8002a1a:	4830      	ldr	r0, [pc, #192]	@ (8002adc <Clock_display_operation+0x418>)
 8002a1c:	f003 feb4 	bl	8006788 <siprintf>
 8002a20:	e003      	b.n	8002a2a <Clock_display_operation+0x366>
			sprintf(str, "BZ ON  ");
 8002a22:	492f      	ldr	r1, [pc, #188]	@ (8002ae0 <Clock_display_operation+0x41c>)
 8002a24:	482d      	ldr	r0, [pc, #180]	@ (8002adc <Clock_display_operation+0x418>)
 8002a26:	f003 feaf 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 8002a2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002adc <Clock_display_operation+0x418>)
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f7fe fc62 	bl	80012f8 <CLCD_Puts>
		sprintf(str, "%04d.%02d.%02d", (int) year, (int) month, (int) day);
 8002a34:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae4 <Clock_display_operation+0x420>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ae8 <Clock_display_operation+0x424>)
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	4b2a      	ldr	r3, [pc, #168]	@ (8002aec <Clock_display_operation+0x428>)
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	9300      	str	r3, [sp, #0]
 8002a46:	460b      	mov	r3, r1
 8002a48:	4929      	ldr	r1, [pc, #164]	@ (8002af0 <Clock_display_operation+0x42c>)
 8002a4a:	4824      	ldr	r0, [pc, #144]	@ (8002adc <Clock_display_operation+0x418>)
 8002a4c:	f003 fe9c 	bl	8006788 <siprintf>
		CLCD_Puts(6, 0, str);
 8002a50:	4a22      	ldr	r2, [pc, #136]	@ (8002adc <Clock_display_operation+0x418>)
 8002a52:	2100      	movs	r1, #0
 8002a54:	2006      	movs	r0, #6
 8002a56:	f7fe fc4f 	bl	80012f8 <CLCD_Puts>
		sprintf(str, "TIME");
 8002a5a:	4926      	ldr	r1, [pc, #152]	@ (8002af4 <Clock_display_operation+0x430>)
 8002a5c:	481f      	ldr	r0, [pc, #124]	@ (8002adc <Clock_display_operation+0x418>)
 8002a5e:	f003 fe93 	bl	8006788 <siprintf>
		CLCD_Puts(0, 0, str);
 8002a62:	4a1e      	ldr	r2, [pc, #120]	@ (8002adc <Clock_display_operation+0x418>)
 8002a64:	2100      	movs	r1, #0
 8002a66:	2000      	movs	r0, #0
 8002a68:	f7fe fc46 	bl	80012f8 <CLCD_Puts>
		if (changed == false) { // NOT AM/PM
 8002a6c:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <Clock_display_operation+0x434>)
 8002a6e:	781b      	ldrb	r3, [r3, #0]
 8002a70:	f083 0301 	eor.w	r3, r3, #1
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d00e      	beq.n	8002a98 <Clock_display_operation+0x3d4>
			sprintf(str, "   %02d %02d", (int) hour, (int) minute);
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <Clock_display_operation+0x438>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b1f      	ldr	r3, [pc, #124]	@ (8002b00 <Clock_display_operation+0x43c>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	491f      	ldr	r1, [pc, #124]	@ (8002b04 <Clock_display_operation+0x440>)
 8002a86:	4815      	ldr	r0, [pc, #84]	@ (8002adc <Clock_display_operation+0x418>)
 8002a88:	f003 fe7e 	bl	8006788 <siprintf>
			CLCD_Puts(8, 1, str);
 8002a8c:	4a13      	ldr	r2, [pc, #76]	@ (8002adc <Clock_display_operation+0x418>)
 8002a8e:	2101      	movs	r1, #1
 8002a90:	2008      	movs	r0, #8
 8002a92:	f7fe fc31 	bl	80012f8 <CLCD_Puts>
}
 8002a96:	e015      	b.n	8002ac4 <Clock_display_operation+0x400>
			period = (hour < 12) ? "AM" : "PM";
 8002a98:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <Clock_display_operation+0x438>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	2b0b      	cmp	r3, #11
 8002a9e:	d801      	bhi.n	8002aa4 <Clock_display_operation+0x3e0>
 8002aa0:	4b19      	ldr	r3, [pc, #100]	@ (8002b08 <Clock_display_operation+0x444>)
 8002aa2:	e000      	b.n	8002aa6 <Clock_display_operation+0x3e2>
 8002aa4:	4b19      	ldr	r3, [pc, #100]	@ (8002b0c <Clock_display_operation+0x448>)
 8002aa6:	603b      	str	r3, [r7, #0]
			sprintf(str, "%s %02d %02d", period, displayHour, (int) minute);
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	4a15      	ldr	r2, [pc, #84]	@ (8002b00 <Clock_display_operation+0x43c>)
 8002aac:	7812      	ldrb	r2, [r2, #0]
 8002aae:	9200      	str	r2, [sp, #0]
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	4917      	ldr	r1, [pc, #92]	@ (8002b10 <Clock_display_operation+0x44c>)
 8002ab4:	4809      	ldr	r0, [pc, #36]	@ (8002adc <Clock_display_operation+0x418>)
 8002ab6:	f003 fe67 	bl	8006788 <siprintf>
			CLCD_Puts(8, 1, str);
 8002aba:	4a08      	ldr	r2, [pc, #32]	@ (8002adc <Clock_display_operation+0x418>)
 8002abc:	2101      	movs	r1, #1
 8002abe:	2008      	movs	r0, #8
 8002ac0:	f7fe fc1a 	bl	80012f8 <CLCD_Puts>
}
 8002ac4:	bf00      	nop
 8002ac6:	3708      	adds	r7, #8
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	20000003 	.word	0x20000003
 8002ad0:	cccccccd 	.word	0xcccccccd
 8002ad4:	20000151 	.word	0x20000151
 8002ad8:	0800718c 	.word	0x0800718c
 8002adc:	20000130 	.word	0x20000130
 8002ae0:	08007194 	.word	0x08007194
 8002ae4:	20000004 	.word	0x20000004
 8002ae8:	20000006 	.word	0x20000006
 8002aec:	20000007 	.word	0x20000007
 8002af0:	08007160 	.word	0x08007160
 8002af4:	0800719c 	.word	0x0800719c
 8002af8:	20000150 	.word	0x20000150
 8002afc:	20000001 	.word	0x20000001
 8002b00:	20000002 	.word	0x20000002
 8002b04:	080071a4 	.word	0x080071a4
 8002b08:	08007134 	.word	0x08007134
 8002b0c:	08007138 	.word	0x08007138
 8002b10:	080071b4 	.word	0x080071b4

08002b14 <Clock_button_operation>:
void Clock_button_operation() {
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
	if (sw1_debounced) {
 8002b18:	4b67      	ldr	r3, [pc, #412]	@ (8002cb8 <Clock_button_operation+0x1a4>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d018      	beq.n	8002b52 <Clock_button_operation+0x3e>
		if (Press_Mode >= 2) {
 8002b20:	4b66      	ldr	r3, [pc, #408]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d911      	bls.n	8002b4c <Clock_button_operation+0x38>
			clock_setmode = !clock_setmode; // Toggle timer setting mode
 8002b28:	4b65      	ldr	r3, [pc, #404]	@ (8002cc0 <Clock_button_operation+0x1ac>)
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	bf14      	ite	ne
 8002b30:	2301      	movne	r3, #1
 8002b32:	2300      	moveq	r3, #0
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	f083 0301 	eor.w	r3, r3, #1
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	4b5f      	ldr	r3, [pc, #380]	@ (8002cc0 <Clock_button_operation+0x1ac>)
 8002b44:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 8002b46:	4b5d      	ldr	r3, [pc, #372]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 8002b4c:	4b5a      	ldr	r3, [pc, #360]	@ (8002cb8 <Clock_button_operation+0x1a4>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
	}

	if (clock_setmode) {
 8002b52:	4b5b      	ldr	r3, [pc, #364]	@ (8002cc0 <Clock_button_operation+0x1ac>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d071      	beq.n	8002c3e <Clock_button_operation+0x12a>
		if (sw2_debounced == true) {
 8002b5a:	4b5a      	ldr	r3, [pc, #360]	@ (8002cc4 <Clock_button_operation+0x1b0>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d004      	beq.n	8002b6c <Clock_button_operation+0x58>
			updateTime();
 8002b62:	f000 f8f3 	bl	8002d4c <updateTime>
			sw2_debounced = false;
 8002b66:	4b57      	ldr	r3, [pc, #348]	@ (8002cc4 <Clock_button_operation+0x1b0>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	701a      	strb	r2, [r3, #0]
		}

		if (sw2 == true) {
 8002b6c:	4b56      	ldr	r3, [pc, #344]	@ (8002cc8 <Clock_button_operation+0x1b4>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d029      	beq.n	8002bc8 <Clock_button_operation+0xb4>
			if (Press_Mode == 2) {
 8002b74:	4b51      	ldr	r3, [pc, #324]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d111      	bne.n	8002ba0 <Clock_button_operation+0x8c>
				if (time >= 500) {
 8002b7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b82:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002b86:	f173 0300 	sbcs.w	r3, r3, #0
 8002b8a:	d31d      	bcc.n	8002bc8 <Clock_button_operation+0xb4>
					updateTime();
 8002b8c:	f000 f8de 	bl	8002d4c <updateTime>
					time = 0;
 8002b90:	494e      	ldr	r1, [pc, #312]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	e9c1 2300 	strd	r2, r3, [r1]
 8002b9e:	e013      	b.n	8002bc8 <Clock_button_operation+0xb4>
				}
			} else if (Press_Mode == 3) {
 8002ba0:	4b46      	ldr	r3, [pc, #280]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d10f      	bne.n	8002bc8 <Clock_button_operation+0xb4>
				if (time >= 200) {
 8002ba8:	4b48      	ldr	r3, [pc, #288]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bae:	2ac8      	cmp	r2, #200	@ 0xc8
 8002bb0:	f173 0300 	sbcs.w	r3, r3, #0
 8002bb4:	d308      	bcc.n	8002bc8 <Clock_button_operation+0xb4>
					updateTime();
 8002bb6:	f000 f8c9 	bl	8002d4c <updateTime>
					time = 0;
 8002bba:	4944      	ldr	r1, [pc, #272]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced == true) {
 8002bc8:	4b41      	ldr	r3, [pc, #260]	@ (8002cd0 <Clock_button_operation+0x1bc>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d007      	beq.n	8002be0 <Clock_button_operation+0xcc>
			updateTime2(item_select);
 8002bd0:	4b40      	ldr	r3, [pc, #256]	@ (8002cd4 <Clock_button_operation+0x1c0>)
 8002bd2:	781b      	ldrb	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f000 f99b 	bl	8002f10 <updateTime2>
			sw3_debounced = false;
 8002bda:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd0 <Clock_button_operation+0x1bc>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	701a      	strb	r2, [r3, #0]
		}

		if (sw3 == true) {
 8002be0:	4b3d      	ldr	r3, [pc, #244]	@ (8002cd8 <Clock_button_operation+0x1c4>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d064      	beq.n	8002cb2 <Clock_button_operation+0x19e>
			if (Press_Mode == 2) {
 8002be8:	4b34      	ldr	r3, [pc, #208]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002bea:	781b      	ldrb	r3, [r3, #0]
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d111      	bne.n	8002c14 <Clock_button_operation+0x100>
				if (time >= 500) {
 8002bf0:	4b36      	ldr	r3, [pc, #216]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8002bfa:	f173 0300 	sbcs.w	r3, r3, #0
 8002bfe:	d358      	bcc.n	8002cb2 <Clock_button_operation+0x19e>
					updateTime2();
 8002c00:	f000 f986 	bl	8002f10 <updateTime2>
					time = 0;
 8002c04:	4931      	ldr	r1, [pc, #196]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002c06:	f04f 0200 	mov.w	r2, #0
 8002c0a:	f04f 0300 	mov.w	r3, #0
 8002c0e:	e9c1 2300 	strd	r2, r3, [r1]
			sw3_debounced = false;
		}

	}

}
 8002c12:	e04e      	b.n	8002cb2 <Clock_button_operation+0x19e>
			} else if (Press_Mode == 3) {
 8002c14:	4b29      	ldr	r3, [pc, #164]	@ (8002cbc <Clock_button_operation+0x1a8>)
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	d14a      	bne.n	8002cb2 <Clock_button_operation+0x19e>
				if (time >= 200) {
 8002c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c22:	2ac8      	cmp	r2, #200	@ 0xc8
 8002c24:	f173 0300 	sbcs.w	r3, r3, #0
 8002c28:	d343      	bcc.n	8002cb2 <Clock_button_operation+0x19e>
					updateTime2();
 8002c2a:	f000 f971 	bl	8002f10 <updateTime2>
					time = 0;
 8002c2e:	4927      	ldr	r1, [pc, #156]	@ (8002ccc <Clock_button_operation+0x1b8>)
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	f04f 0300 	mov.w	r3, #0
 8002c38:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002c3c:	e039      	b.n	8002cb2 <Clock_button_operation+0x19e>
		if (sw4_debounced == true) {
 8002c3e:	4b27      	ldr	r3, [pc, #156]	@ (8002cdc <Clock_button_operation+0x1c8>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d011      	beq.n	8002c6a <Clock_button_operation+0x156>
			changed = !changed;
 8002c46:	4b26      	ldr	r3, [pc, #152]	@ (8002ce0 <Clock_button_operation+0x1cc>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	bf14      	ite	ne
 8002c4e:	2301      	movne	r3, #1
 8002c50:	2300      	moveq	r3, #0
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	f083 0301 	eor.w	r3, r3, #1
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	4b1f      	ldr	r3, [pc, #124]	@ (8002ce0 <Clock_button_operation+0x1cc>)
 8002c62:	701a      	strb	r2, [r3, #0]
			sw4_debounced = false;
 8002c64:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <Clock_button_operation+0x1c8>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
		if (sw2_debounced == true && !clock_setmode) {
 8002c6a:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <Clock_button_operation+0x1b0>)
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d018      	beq.n	8002ca4 <Clock_button_operation+0x190>
 8002c72:	4b13      	ldr	r3, [pc, #76]	@ (8002cc0 <Clock_button_operation+0x1ac>)
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	f083 0301 	eor.w	r3, r3, #1
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d011      	beq.n	8002ca4 <Clock_button_operation+0x190>
			buzzer = !buzzer;
 8002c80:	4b18      	ldr	r3, [pc, #96]	@ (8002ce4 <Clock_button_operation+0x1d0>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf14      	ite	ne
 8002c88:	2301      	movne	r3, #1
 8002c8a:	2300      	moveq	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	f083 0301 	eor.w	r3, r3, #1
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	f003 0301 	and.w	r3, r3, #1
 8002c98:	b2da      	uxtb	r2, r3
 8002c9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ce4 <Clock_button_operation+0x1d0>)
 8002c9c:	701a      	strb	r2, [r3, #0]
			sw2_debounced = false;
 8002c9e:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <Clock_button_operation+0x1b0>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
		if (sw3_debounced) {
 8002ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd0 <Clock_button_operation+0x1bc>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d002      	beq.n	8002cb2 <Clock_button_operation+0x19e>
			sw3_debounced = false;
 8002cac:	4b08      	ldr	r3, [pc, #32]	@ (8002cd0 <Clock_button_operation+0x1bc>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	701a      	strb	r2, [r3, #0]
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	20000120 	.word	0x20000120
 8002cbc:	20000146 	.word	0x20000146
 8002cc0:	20000152 	.word	0x20000152
 8002cc4:	20000121 	.word	0x20000121
 8002cc8:	2000011d 	.word	0x2000011d
 8002ccc:	20000128 	.word	0x20000128
 8002cd0:	20000123 	.word	0x20000123
 8002cd4:	20000153 	.word	0x20000153
 8002cd8:	2000011e 	.word	0x2000011e
 8002cdc:	20000124 	.word	0x20000124
 8002ce0:	20000150 	.word	0x20000150
 8002ce4:	20000151 	.word	0x20000151

08002ce8 <isLeapYear>:

bool isLeapYear(uint16_t year) {
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	80fb      	strh	r3, [r7, #6]
	return (year % 4 == 0 && year % 100 != 0) || (year % 400 == 0);
 8002cf2:	88fb      	ldrh	r3, [r7, #6]
 8002cf4:	f003 0303 	and.w	r3, r3, #3
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10b      	bne.n	8002d16 <isLeapYear+0x2e>
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
 8002d00:	4a11      	ldr	r2, [pc, #68]	@ (8002d48 <isLeapYear+0x60>)
 8002d02:	fba2 1203 	umull	r1, r2, r2, r3
 8002d06:	0952      	lsrs	r2, r2, #5
 8002d08:	2164      	movs	r1, #100	@ 0x64
 8002d0a:	fb01 f202 	mul.w	r2, r1, r2
 8002d0e:	1a9b      	subs	r3, r3, r2
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10c      	bne.n	8002d30 <isLeapYear+0x48>
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	4a0b      	ldr	r2, [pc, #44]	@ (8002d48 <isLeapYear+0x60>)
 8002d1a:	fba2 1203 	umull	r1, r2, r2, r3
 8002d1e:	09d2      	lsrs	r2, r2, #7
 8002d20:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002d24:	fb01 f202 	mul.w	r2, r1, r2
 8002d28:	1a9b      	subs	r3, r3, r2
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d101      	bne.n	8002d34 <isLeapYear+0x4c>
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <isLeapYear+0x4e>
 8002d34:	2300      	movs	r3, #0
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	b2db      	uxtb	r3, r3
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	51eb851f 	.word	0x51eb851f

08002d4c <updateTime>:

void updateTime() {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	switch (item_select) {
 8002d50:	4b68      	ldr	r3, [pc, #416]	@ (8002ef4 <updateTime+0x1a8>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	2b05      	cmp	r3, #5
 8002d56:	f200 80cb 	bhi.w	8002ef0 <updateTime+0x1a4>
 8002d5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d60 <updateTime+0x14>)
 8002d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d60:	08002d79 	.word	0x08002d79
 8002d64:	08002d9b 	.word	0x08002d9b
 8002d68:	08002db9 	.word	0x08002db9
 8002d6c:	08002e97 	.word	0x08002e97
 8002d70:	08002eb5 	.word	0x08002eb5
 8002d74:	08002ed3 	.word	0x08002ed3
	case 0:
		if (year == 9999) {
 8002d78:	4b5f      	ldr	r3, [pc, #380]	@ (8002ef8 <updateTime+0x1ac>)
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d103      	bne.n	8002d8c <updateTime+0x40>
			year = 0;
 8002d84:	4b5c      	ldr	r3, [pc, #368]	@ (8002ef8 <updateTime+0x1ac>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	801a      	strh	r2, [r3, #0]
		} else {
			year++;
		}
		break;
 8002d8a:	e0b1      	b.n	8002ef0 <updateTime+0x1a4>
			year++;
 8002d8c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ef8 <updateTime+0x1ac>)
 8002d8e:	881b      	ldrh	r3, [r3, #0]
 8002d90:	3301      	adds	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	4b58      	ldr	r3, [pc, #352]	@ (8002ef8 <updateTime+0x1ac>)
 8002d96:	801a      	strh	r2, [r3, #0]
		break;
 8002d98:	e0aa      	b.n	8002ef0 <updateTime+0x1a4>
	case 1:
		if (month == 12) {
 8002d9a:	4b58      	ldr	r3, [pc, #352]	@ (8002efc <updateTime+0x1b0>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b0c      	cmp	r3, #12
 8002da0:	d103      	bne.n	8002daa <updateTime+0x5e>
			month = 1;
 8002da2:	4b56      	ldr	r3, [pc, #344]	@ (8002efc <updateTime+0x1b0>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	701a      	strb	r2, [r3, #0]
		} else {
			month++;
		}
		break;
 8002da8:	e0a2      	b.n	8002ef0 <updateTime+0x1a4>
			month++;
 8002daa:	4b54      	ldr	r3, [pc, #336]	@ (8002efc <updateTime+0x1b0>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	3301      	adds	r3, #1
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	4b52      	ldr	r3, [pc, #328]	@ (8002efc <updateTime+0x1b0>)
 8002db4:	701a      	strb	r2, [r3, #0]
		break;
 8002db6:	e09b      	b.n	8002ef0 <updateTime+0x1a4>
	case 2:
		if (isLeapYear(year) && day == 29 && month == 2) {
 8002db8:	4b4f      	ldr	r3, [pc, #316]	@ (8002ef8 <updateTime+0x1ac>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff93 	bl	8002ce8 <isLeapYear>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00b      	beq.n	8002de0 <updateTime+0x94>
 8002dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8002f00 <updateTime+0x1b4>)
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	2b1d      	cmp	r3, #29
 8002dce:	d107      	bne.n	8002de0 <updateTime+0x94>
 8002dd0:	4b4a      	ldr	r3, [pc, #296]	@ (8002efc <updateTime+0x1b0>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d103      	bne.n	8002de0 <updateTime+0x94>
			day = 1;
 8002dd8:	4b49      	ldr	r3, [pc, #292]	@ (8002f00 <updateTime+0x1b4>)
 8002dda:	2201      	movs	r2, #1
 8002ddc:	701a      	strb	r2, [r3, #0]
 8002dde:	e059      	b.n	8002e94 <updateTime+0x148>
		}

		else if (!isLeapYear(year) && day == 28 && month == 2) {
 8002de0:	4b45      	ldr	r3, [pc, #276]	@ (8002ef8 <updateTime+0x1ac>)
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7ff ff7f 	bl	8002ce8 <isLeapYear>
 8002dea:	4603      	mov	r3, r0
 8002dec:	f083 0301 	eor.w	r3, r3, #1
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00b      	beq.n	8002e0e <updateTime+0xc2>
 8002df6:	4b42      	ldr	r3, [pc, #264]	@ (8002f00 <updateTime+0x1b4>)
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b1c      	cmp	r3, #28
 8002dfc:	d107      	bne.n	8002e0e <updateTime+0xc2>
 8002dfe:	4b3f      	ldr	r3, [pc, #252]	@ (8002efc <updateTime+0x1b0>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d103      	bne.n	8002e0e <updateTime+0xc2>
			day = 1;
 8002e06:	4b3e      	ldr	r3, [pc, #248]	@ (8002f00 <updateTime+0x1b4>)
 8002e08:	2201      	movs	r2, #1
 8002e0a:	701a      	strb	r2, [r3, #0]
 8002e0c:	e042      	b.n	8002e94 <updateTime+0x148>
		}

		else if (day == 31
 8002e0e:	4b3c      	ldr	r3, [pc, #240]	@ (8002f00 <updateTime+0x1b4>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b1f      	cmp	r3, #31
 8002e14:	d11f      	bne.n	8002e56 <updateTime+0x10a>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002e16:	4b39      	ldr	r3, [pc, #228]	@ (8002efc <updateTime+0x1b0>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d017      	beq.n	8002e4e <updateTime+0x102>
 8002e1e:	4b37      	ldr	r3, [pc, #220]	@ (8002efc <updateTime+0x1b0>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b03      	cmp	r3, #3
 8002e24:	d013      	beq.n	8002e4e <updateTime+0x102>
 8002e26:	4b35      	ldr	r3, [pc, #212]	@ (8002efc <updateTime+0x1b0>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b05      	cmp	r3, #5
 8002e2c:	d00f      	beq.n	8002e4e <updateTime+0x102>
 8002e2e:	4b33      	ldr	r3, [pc, #204]	@ (8002efc <updateTime+0x1b0>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b07      	cmp	r3, #7
 8002e34:	d00b      	beq.n	8002e4e <updateTime+0x102>
						|| month == 8 || month == 10 || month == 12)) {
 8002e36:	4b31      	ldr	r3, [pc, #196]	@ (8002efc <updateTime+0x1b0>)
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b08      	cmp	r3, #8
 8002e3c:	d007      	beq.n	8002e4e <updateTime+0x102>
 8002e3e:	4b2f      	ldr	r3, [pc, #188]	@ (8002efc <updateTime+0x1b0>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	2b0a      	cmp	r3, #10
 8002e44:	d003      	beq.n	8002e4e <updateTime+0x102>
 8002e46:	4b2d      	ldr	r3, [pc, #180]	@ (8002efc <updateTime+0x1b0>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b0c      	cmp	r3, #12
 8002e4c:	d103      	bne.n	8002e56 <updateTime+0x10a>
			day = 1;
 8002e4e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f00 <updateTime+0x1b4>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e01e      	b.n	8002e94 <updateTime+0x148>
		}

		else if (day == 30
 8002e56:	4b2a      	ldr	r3, [pc, #168]	@ (8002f00 <updateTime+0x1b4>)
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b1e      	cmp	r3, #30
 8002e5c:	d113      	bne.n	8002e86 <updateTime+0x13a>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 8002e5e:	4b27      	ldr	r3, [pc, #156]	@ (8002efc <updateTime+0x1b0>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d00b      	beq.n	8002e7e <updateTime+0x132>
 8002e66:	4b25      	ldr	r3, [pc, #148]	@ (8002efc <updateTime+0x1b0>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	2b06      	cmp	r3, #6
 8002e6c:	d007      	beq.n	8002e7e <updateTime+0x132>
 8002e6e:	4b23      	ldr	r3, [pc, #140]	@ (8002efc <updateTime+0x1b0>)
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	2b09      	cmp	r3, #9
 8002e74:	d003      	beq.n	8002e7e <updateTime+0x132>
 8002e76:	4b21      	ldr	r3, [pc, #132]	@ (8002efc <updateTime+0x1b0>)
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b0b      	cmp	r3, #11
 8002e7c:	d103      	bne.n	8002e86 <updateTime+0x13a>
			day = 1;
 8002e7e:	4b20      	ldr	r3, [pc, #128]	@ (8002f00 <updateTime+0x1b4>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
 8002e84:	e006      	b.n	8002e94 <updateTime+0x148>
		}

		else {
			day++;
 8002e86:	4b1e      	ldr	r3, [pc, #120]	@ (8002f00 <updateTime+0x1b4>)
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	3301      	adds	r3, #1
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f00 <updateTime+0x1b4>)
 8002e90:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002e92:	e02d      	b.n	8002ef0 <updateTime+0x1a4>
 8002e94:	e02c      	b.n	8002ef0 <updateTime+0x1a4>
	case 3:
		if (hour == 23) {
 8002e96:	4b1b      	ldr	r3, [pc, #108]	@ (8002f04 <updateTime+0x1b8>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b17      	cmp	r3, #23
 8002e9c:	d103      	bne.n	8002ea6 <updateTime+0x15a>
			hour = 0;
 8002e9e:	4b19      	ldr	r3, [pc, #100]	@ (8002f04 <updateTime+0x1b8>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	701a      	strb	r2, [r3, #0]
		} else {
			hour++;
		}
		break;
 8002ea4:	e024      	b.n	8002ef0 <updateTime+0x1a4>
			hour++;
 8002ea6:	4b17      	ldr	r3, [pc, #92]	@ (8002f04 <updateTime+0x1b8>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	4b15      	ldr	r3, [pc, #84]	@ (8002f04 <updateTime+0x1b8>)
 8002eb0:	701a      	strb	r2, [r3, #0]
		break;
 8002eb2:	e01d      	b.n	8002ef0 <updateTime+0x1a4>
	case 4:
		if (minute == 59) {
 8002eb4:	4b14      	ldr	r3, [pc, #80]	@ (8002f08 <updateTime+0x1bc>)
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b3b      	cmp	r3, #59	@ 0x3b
 8002eba:	d103      	bne.n	8002ec4 <updateTime+0x178>
			minute = 0;
 8002ebc:	4b12      	ldr	r3, [pc, #72]	@ (8002f08 <updateTime+0x1bc>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	701a      	strb	r2, [r3, #0]
		} else {
			minute++;
		}
		break;
 8002ec2:	e015      	b.n	8002ef0 <updateTime+0x1a4>
			minute++;
 8002ec4:	4b10      	ldr	r3, [pc, #64]	@ (8002f08 <updateTime+0x1bc>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f08 <updateTime+0x1bc>)
 8002ece:	701a      	strb	r2, [r3, #0]
		break;
 8002ed0:	e00e      	b.n	8002ef0 <updateTime+0x1a4>
	case 5:
		if (second == 59) {
 8002ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8002f0c <updateTime+0x1c0>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b3b      	cmp	r3, #59	@ 0x3b
 8002ed8:	d103      	bne.n	8002ee2 <updateTime+0x196>
			second = 0;
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <updateTime+0x1c0>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]
		} else {
			second++;
		}
		break;
 8002ee0:	e005      	b.n	8002eee <updateTime+0x1a2>
			second++;
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <updateTime+0x1c0>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	4b08      	ldr	r3, [pc, #32]	@ (8002f0c <updateTime+0x1c0>)
 8002eec:	701a      	strb	r2, [r3, #0]
		break;
 8002eee:	bf00      	nop
	}

}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	20000153 	.word	0x20000153
 8002ef8:	20000004 	.word	0x20000004
 8002efc:	20000006 	.word	0x20000006
 8002f00:	20000007 	.word	0x20000007
 8002f04:	20000001 	.word	0x20000001
 8002f08:	20000002 	.word	0x20000002
 8002f0c:	20000003 	.word	0x20000003

08002f10 <updateTime2>:

void updateTime2() {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0

	switch (item_select) {
 8002f14:	4b67      	ldr	r3, [pc, #412]	@ (80030b4 <updateTime2+0x1a4>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b05      	cmp	r3, #5
 8002f1a:	f200 80c9 	bhi.w	80030b0 <updateTime2+0x1a0>
 8002f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f24 <updateTime2+0x14>)
 8002f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f24:	08002f3d 	.word	0x08002f3d
 8002f28:	08002f5b 	.word	0x08002f5b
 8002f2c:	08002f79 	.word	0x08002f79
 8002f30:	08003057 	.word	0x08003057
 8002f34:	08003075 	.word	0x08003075
 8002f38:	08003093 	.word	0x08003093
	case 0:
		if (year == 0) {
 8002f3c:	4b5e      	ldr	r3, [pc, #376]	@ (80030b8 <updateTime2+0x1a8>)
 8002f3e:	881b      	ldrh	r3, [r3, #0]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d103      	bne.n	8002f4c <updateTime2+0x3c>
			year = 0;
 8002f44:	4b5c      	ldr	r3, [pc, #368]	@ (80030b8 <updateTime2+0x1a8>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	801a      	strh	r2, [r3, #0]
		} else {
			year--;
		}
		break;
 8002f4a:	e0b1      	b.n	80030b0 <updateTime2+0x1a0>
			year--;
 8002f4c:	4b5a      	ldr	r3, [pc, #360]	@ (80030b8 <updateTime2+0x1a8>)
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	4b58      	ldr	r3, [pc, #352]	@ (80030b8 <updateTime2+0x1a8>)
 8002f56:	801a      	strh	r2, [r3, #0]
		break;
 8002f58:	e0aa      	b.n	80030b0 <updateTime2+0x1a0>
	case 1:
		if (month == 1) {
 8002f5a:	4b58      	ldr	r3, [pc, #352]	@ (80030bc <updateTime2+0x1ac>)
 8002f5c:	781b      	ldrb	r3, [r3, #0]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d103      	bne.n	8002f6a <updateTime2+0x5a>
			month = 12;
 8002f62:	4b56      	ldr	r3, [pc, #344]	@ (80030bc <updateTime2+0x1ac>)
 8002f64:	220c      	movs	r2, #12
 8002f66:	701a      	strb	r2, [r3, #0]
		} else {
			month--;
		}
		break;
 8002f68:	e0a2      	b.n	80030b0 <updateTime2+0x1a0>
			month--;
 8002f6a:	4b54      	ldr	r3, [pc, #336]	@ (80030bc <updateTime2+0x1ac>)
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	4b52      	ldr	r3, [pc, #328]	@ (80030bc <updateTime2+0x1ac>)
 8002f74:	701a      	strb	r2, [r3, #0]
		break;
 8002f76:	e09b      	b.n	80030b0 <updateTime2+0x1a0>
	case 2:
		if (isLeapYear(year) && day == 1 && month == 2) {
 8002f78:	4b4f      	ldr	r3, [pc, #316]	@ (80030b8 <updateTime2+0x1a8>)
 8002f7a:	881b      	ldrh	r3, [r3, #0]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7ff feb3 	bl	8002ce8 <isLeapYear>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00b      	beq.n	8002fa0 <updateTime2+0x90>
 8002f88:	4b4d      	ldr	r3, [pc, #308]	@ (80030c0 <updateTime2+0x1b0>)
 8002f8a:	781b      	ldrb	r3, [r3, #0]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d107      	bne.n	8002fa0 <updateTime2+0x90>
 8002f90:	4b4a      	ldr	r3, [pc, #296]	@ (80030bc <updateTime2+0x1ac>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d103      	bne.n	8002fa0 <updateTime2+0x90>
			day = 29;
 8002f98:	4b49      	ldr	r3, [pc, #292]	@ (80030c0 <updateTime2+0x1b0>)
 8002f9a:	221d      	movs	r2, #29
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e059      	b.n	8003054 <updateTime2+0x144>
		}

		else if (!isLeapYear(year) && day == 1 && month == 2) {
 8002fa0:	4b45      	ldr	r3, [pc, #276]	@ (80030b8 <updateTime2+0x1a8>)
 8002fa2:	881b      	ldrh	r3, [r3, #0]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7ff fe9f 	bl	8002ce8 <isLeapYear>
 8002faa:	4603      	mov	r3, r0
 8002fac:	f083 0301 	eor.w	r3, r3, #1
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00b      	beq.n	8002fce <updateTime2+0xbe>
 8002fb6:	4b42      	ldr	r3, [pc, #264]	@ (80030c0 <updateTime2+0x1b0>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d107      	bne.n	8002fce <updateTime2+0xbe>
 8002fbe:	4b3f      	ldr	r3, [pc, #252]	@ (80030bc <updateTime2+0x1ac>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d103      	bne.n	8002fce <updateTime2+0xbe>
			day = 28;
 8002fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80030c0 <updateTime2+0x1b0>)
 8002fc8:	221c      	movs	r2, #28
 8002fca:	701a      	strb	r2, [r3, #0]
 8002fcc:	e042      	b.n	8003054 <updateTime2+0x144>
		}

		else if (day == 1
 8002fce:	4b3c      	ldr	r3, [pc, #240]	@ (80030c0 <updateTime2+0x1b0>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d11f      	bne.n	8003016 <updateTime2+0x106>
				&& (month == 1 || month == 3 || month == 5 || month == 7
 8002fd6:	4b39      	ldr	r3, [pc, #228]	@ (80030bc <updateTime2+0x1ac>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d017      	beq.n	800300e <updateTime2+0xfe>
 8002fde:	4b37      	ldr	r3, [pc, #220]	@ (80030bc <updateTime2+0x1ac>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	d013      	beq.n	800300e <updateTime2+0xfe>
 8002fe6:	4b35      	ldr	r3, [pc, #212]	@ (80030bc <updateTime2+0x1ac>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b05      	cmp	r3, #5
 8002fec:	d00f      	beq.n	800300e <updateTime2+0xfe>
 8002fee:	4b33      	ldr	r3, [pc, #204]	@ (80030bc <updateTime2+0x1ac>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b07      	cmp	r3, #7
 8002ff4:	d00b      	beq.n	800300e <updateTime2+0xfe>
						|| month == 8 || month == 10 || month == 12)) {
 8002ff6:	4b31      	ldr	r3, [pc, #196]	@ (80030bc <updateTime2+0x1ac>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b08      	cmp	r3, #8
 8002ffc:	d007      	beq.n	800300e <updateTime2+0xfe>
 8002ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80030bc <updateTime2+0x1ac>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b0a      	cmp	r3, #10
 8003004:	d003      	beq.n	800300e <updateTime2+0xfe>
 8003006:	4b2d      	ldr	r3, [pc, #180]	@ (80030bc <updateTime2+0x1ac>)
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	2b0c      	cmp	r3, #12
 800300c:	d103      	bne.n	8003016 <updateTime2+0x106>
			day = 31;
 800300e:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <updateTime2+0x1b0>)
 8003010:	221f      	movs	r2, #31
 8003012:	701a      	strb	r2, [r3, #0]
 8003014:	e01e      	b.n	8003054 <updateTime2+0x144>
		}

		else if (day == 1
 8003016:	4b2a      	ldr	r3, [pc, #168]	@ (80030c0 <updateTime2+0x1b0>)
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b01      	cmp	r3, #1
 800301c:	d113      	bne.n	8003046 <updateTime2+0x136>
				&& (month == 4 || month == 6 || month == 9 || month == 11)) {
 800301e:	4b27      	ldr	r3, [pc, #156]	@ (80030bc <updateTime2+0x1ac>)
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	2b04      	cmp	r3, #4
 8003024:	d00b      	beq.n	800303e <updateTime2+0x12e>
 8003026:	4b25      	ldr	r3, [pc, #148]	@ (80030bc <updateTime2+0x1ac>)
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	2b06      	cmp	r3, #6
 800302c:	d007      	beq.n	800303e <updateTime2+0x12e>
 800302e:	4b23      	ldr	r3, [pc, #140]	@ (80030bc <updateTime2+0x1ac>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b09      	cmp	r3, #9
 8003034:	d003      	beq.n	800303e <updateTime2+0x12e>
 8003036:	4b21      	ldr	r3, [pc, #132]	@ (80030bc <updateTime2+0x1ac>)
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	2b0b      	cmp	r3, #11
 800303c:	d103      	bne.n	8003046 <updateTime2+0x136>
			day = 30;
 800303e:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <updateTime2+0x1b0>)
 8003040:	221e      	movs	r2, #30
 8003042:	701a      	strb	r2, [r3, #0]
 8003044:	e006      	b.n	8003054 <updateTime2+0x144>
		}

		else {
			day--;
 8003046:	4b1e      	ldr	r3, [pc, #120]	@ (80030c0 <updateTime2+0x1b0>)
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	3b01      	subs	r3, #1
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <updateTime2+0x1b0>)
 8003050:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003052:	e02d      	b.n	80030b0 <updateTime2+0x1a0>
 8003054:	e02c      	b.n	80030b0 <updateTime2+0x1a0>
	case 3:
		if (hour == 0) {
 8003056:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <updateTime2+0x1b4>)
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d103      	bne.n	8003066 <updateTime2+0x156>
			hour = 23;
 800305e:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <updateTime2+0x1b4>)
 8003060:	2217      	movs	r2, #23
 8003062:	701a      	strb	r2, [r3, #0]
		} else {
			hour--;
		}
		break;
 8003064:	e024      	b.n	80030b0 <updateTime2+0x1a0>
			hour--;
 8003066:	4b17      	ldr	r3, [pc, #92]	@ (80030c4 <updateTime2+0x1b4>)
 8003068:	781b      	ldrb	r3, [r3, #0]
 800306a:	3b01      	subs	r3, #1
 800306c:	b2da      	uxtb	r2, r3
 800306e:	4b15      	ldr	r3, [pc, #84]	@ (80030c4 <updateTime2+0x1b4>)
 8003070:	701a      	strb	r2, [r3, #0]
		break;
 8003072:	e01d      	b.n	80030b0 <updateTime2+0x1a0>
	case 4:
		if (minute == 0) {
 8003074:	4b14      	ldr	r3, [pc, #80]	@ (80030c8 <updateTime2+0x1b8>)
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d103      	bne.n	8003084 <updateTime2+0x174>
			minute = 59;
 800307c:	4b12      	ldr	r3, [pc, #72]	@ (80030c8 <updateTime2+0x1b8>)
 800307e:	223b      	movs	r2, #59	@ 0x3b
 8003080:	701a      	strb	r2, [r3, #0]
		} else {
			minute--;
		}
		break;
 8003082:	e015      	b.n	80030b0 <updateTime2+0x1a0>
			minute--;
 8003084:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <updateTime2+0x1b8>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	3b01      	subs	r3, #1
 800308a:	b2da      	uxtb	r2, r3
 800308c:	4b0e      	ldr	r3, [pc, #56]	@ (80030c8 <updateTime2+0x1b8>)
 800308e:	701a      	strb	r2, [r3, #0]
		break;
 8003090:	e00e      	b.n	80030b0 <updateTime2+0x1a0>
	case 5:
		if (second == 0) {
 8003092:	4b0e      	ldr	r3, [pc, #56]	@ (80030cc <updateTime2+0x1bc>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <updateTime2+0x192>
			second = 59;
 800309a:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <updateTime2+0x1bc>)
 800309c:	223b      	movs	r2, #59	@ 0x3b
 800309e:	701a      	strb	r2, [r3, #0]
		} else {
			second--;
		}
		break;
 80030a0:	e005      	b.n	80030ae <updateTime2+0x19e>
			second--;
 80030a2:	4b0a      	ldr	r3, [pc, #40]	@ (80030cc <updateTime2+0x1bc>)
 80030a4:	781b      	ldrb	r3, [r3, #0]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	4b08      	ldr	r3, [pc, #32]	@ (80030cc <updateTime2+0x1bc>)
 80030ac:	701a      	strb	r2, [r3, #0]
		break;
 80030ae:	bf00      	nop
	}

}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000153 	.word	0x20000153
 80030b8:	20000004 	.word	0x20000004
 80030bc:	20000006 	.word	0x20000006
 80030c0:	20000007 	.word	0x20000007
 80030c4:	20000001 	.word	0x20000001
 80030c8:	20000002 	.word	0x20000002
 80030cc:	20000003 	.word	0x20000003

080030d0 <Stopwatch_basic_operation>:

void Stopwatch_basic_operation() {
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0

}
 80030d4:	bf00      	nop
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr
	...

080030e0 <Stopwatch_display_operation>:
void Stopwatch_display_operation() {
 80030e0:	b5b0      	push	{r4, r5, r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af04      	add	r7, sp, #16
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
			(int) (stopwatch_time / 1000) / 3600,
 80030e6:	4b5e      	ldr	r3, [pc, #376]	@ (8003260 <Stopwatch_display_operation+0x180>)
 80030e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	f7fd f8bc 	bl	8000270 <__aeabi_uldivmod>
 80030f8:	4602      	mov	r2, r0
 80030fa:	460b      	mov	r3, r1
 80030fc:	4613      	mov	r3, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 80030fe:	4a59      	ldr	r2, [pc, #356]	@ (8003264 <Stopwatch_display_operation+0x184>)
 8003100:	fb82 1203 	smull	r1, r2, r2, r3
 8003104:	441a      	add	r2, r3
 8003106:	12d2      	asrs	r2, r2, #11
 8003108:	17db      	asrs	r3, r3, #31
 800310a:	1ad5      	subs	r5, r2, r3
			(int) ((stopwatch_time / 1000) / 60) % 60,
 800310c:	4b54      	ldr	r3, [pc, #336]	@ (8003260 <Stopwatch_display_operation+0x180>)
 800310e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003112:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	f7fd f8a9 	bl	8000270 <__aeabi_uldivmod>
 800311e:	4602      	mov	r2, r0
 8003120:	460b      	mov	r3, r1
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8003122:	4b51      	ldr	r3, [pc, #324]	@ (8003268 <Stopwatch_display_operation+0x188>)
 8003124:	fb83 1302 	smull	r1, r3, r3, r2
 8003128:	4413      	add	r3, r2
 800312a:	1159      	asrs	r1, r3, #5
 800312c:	17d3      	asrs	r3, r2, #31
 800312e:	1acc      	subs	r4, r1, r3
 8003130:	4623      	mov	r3, r4
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	1b1b      	subs	r3, r3, r4
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	1ad4      	subs	r4, r2, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 800313a:	4b49      	ldr	r3, [pc, #292]	@ (8003260 <Stopwatch_display_operation+0x180>)
 800313c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003140:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003144:	f04f 0300 	mov.w	r3, #0
 8003148:	f7fd f892 	bl	8000270 <__aeabi_uldivmod>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4611      	mov	r1, r2
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8003152:	4b45      	ldr	r3, [pc, #276]	@ (8003268 <Stopwatch_display_operation+0x188>)
 8003154:	fb83 2301 	smull	r2, r3, r3, r1
 8003158:	440b      	add	r3, r1
 800315a:	115a      	asrs	r2, r3, #5
 800315c:	17cb      	asrs	r3, r1, #31
 800315e:	1ad2      	subs	r2, r2, r3
 8003160:	4613      	mov	r3, r2
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	1aca      	subs	r2, r1, r3
			(int) (stopwatch_time / 1000) % 60, (int) stopwatch_time % 1000);
 800316a:	4b3d      	ldr	r3, [pc, #244]	@ (8003260 <Stopwatch_display_operation+0x180>)
 800316c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003170:	4601      	mov	r1, r0
	sprintf(str, "%4s%02d:%02d:%02d.%03d", "STW ",
 8003172:	4b3e      	ldr	r3, [pc, #248]	@ (800326c <Stopwatch_display_operation+0x18c>)
 8003174:	fb83 0301 	smull	r0, r3, r3, r1
 8003178:	1198      	asrs	r0, r3, #6
 800317a:	17cb      	asrs	r3, r1, #31
 800317c:	1ac3      	subs	r3, r0, r3
 800317e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003182:	fb00 f303 	mul.w	r3, r0, r3
 8003186:	1acb      	subs	r3, r1, r3
 8003188:	9302      	str	r3, [sp, #8]
 800318a:	9201      	str	r2, [sp, #4]
 800318c:	9400      	str	r4, [sp, #0]
 800318e:	462b      	mov	r3, r5
 8003190:	4a37      	ldr	r2, [pc, #220]	@ (8003270 <Stopwatch_display_operation+0x190>)
 8003192:	4938      	ldr	r1, [pc, #224]	@ (8003274 <Stopwatch_display_operation+0x194>)
 8003194:	4838      	ldr	r0, [pc, #224]	@ (8003278 <Stopwatch_display_operation+0x198>)
 8003196:	f003 faf7 	bl	8006788 <siprintf>
	CLCD_Puts(0, 0, str);
 800319a:	4a37      	ldr	r2, [pc, #220]	@ (8003278 <Stopwatch_display_operation+0x198>)
 800319c:	2100      	movs	r1, #0
 800319e:	2000      	movs	r0, #0
 80031a0:	f7fe f8aa 	bl	80012f8 <CLCD_Puts>

//0.1, 0.01  7SEG 
	if (stopwatch_time % 1000 / 100 > 4) { // 0.5 7SEG 
 80031a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003260 <Stopwatch_display_operation+0x180>)
 80031a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031ae:	f04f 0300 	mov.w	r3, #0
 80031b2:	f7fd f85d 	bl	8000270 <__aeabi_uldivmod>
 80031b6:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 80031ba:	f173 0300 	sbcs.w	r3, r3, #0
 80031be:	d319      	bcc.n	80031f4 <Stopwatch_display_operation+0x114>
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, OFF);
 80031c0:	4b27      	ldr	r3, [pc, #156]	@ (8003260 <Stopwatch_display_operation+0x180>)
 80031c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	f7fd f84f 	bl	8000270 <__aeabi_uldivmod>
 80031d2:	4602      	mov	r2, r0
 80031d4:	460b      	mov	r3, r1
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	f04f 020a 	mov.w	r2, #10
 80031de:	f04f 0300 	mov.w	r3, #0
 80031e2:	f7fd f845 	bl	8000270 <__aeabi_uldivmod>
 80031e6:	4613      	mov	r3, r2
 80031e8:	2200      	movs	r2, #0
 80031ea:	4619      	mov	r1, r3
 80031ec:	2000      	movs	r0, #0
 80031ee:	f7fd fa9d 	bl	800072c <_7SEG_SetNumber>
 80031f2:	e018      	b.n	8003226 <Stopwatch_display_operation+0x146>
	} else {
		_7SEG_SetNumber(DGT1, stopwatch_time / 1000 % 10, ON);
 80031f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003260 <Stopwatch_display_operation+0x180>)
 80031f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031fe:	f04f 0300 	mov.w	r3, #0
 8003202:	f7fd f835 	bl	8000270 <__aeabi_uldivmod>
 8003206:	4602      	mov	r2, r0
 8003208:	460b      	mov	r3, r1
 800320a:	4610      	mov	r0, r2
 800320c:	4619      	mov	r1, r3
 800320e:	f04f 020a 	mov.w	r2, #10
 8003212:	f04f 0300 	mov.w	r3, #0
 8003216:	f7fd f82b 	bl	8000270 <__aeabi_uldivmod>
 800321a:	4613      	mov	r3, r2
 800321c:	2201      	movs	r2, #1
 800321e:	4619      	mov	r1, r3
 8003220:	2000      	movs	r0, #0
 8003222:	f7fd fa83 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, stopwatch_time % 1000 / 100, OFF);
 8003226:	4b0e      	ldr	r3, [pc, #56]	@ (8003260 <Stopwatch_display_operation+0x180>)
 8003228:	e9d3 0100 	ldrd	r0, r1, [r3]
 800322c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	f7fd f81c 	bl	8000270 <__aeabi_uldivmod>
 8003238:	4610      	mov	r0, r2
 800323a:	4619      	mov	r1, r3
 800323c:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003240:	f04f 0300 	mov.w	r3, #0
 8003244:	f7fd f814 	bl	8000270 <__aeabi_uldivmod>
 8003248:	4602      	mov	r2, r0
 800324a:	460b      	mov	r3, r1
 800324c:	4613      	mov	r3, r2
 800324e:	2200      	movs	r2, #0
 8003250:	4619      	mov	r1, r3
 8003252:	2001      	movs	r0, #1
 8003254:	f7fd fa6a 	bl	800072c <_7SEG_SetNumber>
}
 8003258:	bf00      	nop
 800325a:	46bd      	mov	sp, r7
 800325c:	bdb0      	pop	{r4, r5, r7, pc}
 800325e:	bf00      	nop
 8003260:	20000168 	.word	0x20000168
 8003264:	91a2b3c5 	.word	0x91a2b3c5
 8003268:	88888889 	.word	0x88888889
 800326c:	10624dd3 	.word	0x10624dd3
 8003270:	080071c4 	.word	0x080071c4
 8003274:	080071cc 	.word	0x080071cc
 8003278:	20000130 	.word	0x20000130

0800327c <Stopwatch_button_operation>:
void Stopwatch_button_operation() {
 800327c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003280:	b084      	sub	sp, #16
 8003282:	af04      	add	r7, sp, #16
	if (sw2_debounced == true) {
 8003284:	4bb8      	ldr	r3, [pc, #736]	@ (8003568 <Stopwatch_button_operation+0x2ec>)
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d01f      	beq.n	80032cc <Stopwatch_button_operation+0x50>
		if (lap_time_index == 0) {
 800328c:	4bb7      	ldr	r3, [pc, #732]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d109      	bne.n	80032a8 <Stopwatch_button_operation+0x2c>
			sprintf(str, "%16s", ""); //   1ms  LCD 
 8003294:	4ab6      	ldr	r2, [pc, #728]	@ (8003570 <Stopwatch_button_operation+0x2f4>)
 8003296:	49b7      	ldr	r1, [pc, #732]	@ (8003574 <Stopwatch_button_operation+0x2f8>)
 8003298:	48b7      	ldr	r0, [pc, #732]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 800329a:	f003 fa75 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 800329e:	4ab6      	ldr	r2, [pc, #728]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 80032a0:	2101      	movs	r1, #1
 80032a2:	2000      	movs	r0, #0
 80032a4:	f7fe f828 	bl	80012f8 <CLCD_Puts>
		}
		stopwatch_running = !stopwatch_running;
 80032a8:	4bb4      	ldr	r3, [pc, #720]	@ (800357c <Stopwatch_button_operation+0x300>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bf14      	ite	ne
 80032b0:	2301      	movne	r3, #1
 80032b2:	2300      	moveq	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	f083 0301 	eor.w	r3, r3, #1
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4bae      	ldr	r3, [pc, #696]	@ (800357c <Stopwatch_button_operation+0x300>)
 80032c4:	701a      	strb	r2, [r3, #0]
		sw2_debounced = false;
 80032c6:	4ba8      	ldr	r3, [pc, #672]	@ (8003568 <Stopwatch_button_operation+0x2ec>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	701a      	strb	r2, [r3, #0]
	}

	if (stopwatch_running == false && sw3_debounced2 == true) {
 80032cc:	4bab      	ldr	r3, [pc, #684]	@ (800357c <Stopwatch_button_operation+0x300>)
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	f083 0301 	eor.w	r3, r3, #1
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d01b      	beq.n	8003312 <Stopwatch_button_operation+0x96>
 80032da:	4ba9      	ldr	r3, [pc, #676]	@ (8003580 <Stopwatch_button_operation+0x304>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d017      	beq.n	8003312 <Stopwatch_button_operation+0x96>
		stopwatch_time = 0;
 80032e2:	49a8      	ldr	r1, [pc, #672]	@ (8003584 <Stopwatch_button_operation+0x308>)
 80032e4:	f04f 0200 	mov.w	r2, #0
 80032e8:	f04f 0300 	mov.w	r3, #0
 80032ec:	e9c1 2300 	strd	r2, r3, [r1]
		lap_time_index = 0;
 80032f0:	4b9e      	ldr	r3, [pc, #632]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", ""); //   1ms  LCD 
 80032f6:	4a9e      	ldr	r2, [pc, #632]	@ (8003570 <Stopwatch_button_operation+0x2f4>)
 80032f8:	499e      	ldr	r1, [pc, #632]	@ (8003574 <Stopwatch_button_operation+0x2f8>)
 80032fa:	489f      	ldr	r0, [pc, #636]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 80032fc:	f003 fa44 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 8003300:	4a9d      	ldr	r2, [pc, #628]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003302:	2101      	movs	r1, #1
 8003304:	2000      	movs	r0, #0
 8003306:	f7fd fff7 	bl	80012f8 <CLCD_Puts>
		sw3_debounced2 = false;
 800330a:	4b9d      	ldr	r3, [pc, #628]	@ (8003580 <Stopwatch_button_operation+0x304>)
 800330c:	2200      	movs	r2, #0
 800330e:	701a      	strb	r2, [r3, #0]
 8003310:	e091      	b.n	8003436 <Stopwatch_button_operation+0x1ba>
	}

	else if (stopwatch_running == true && sw3_debounced2 == true) {
 8003312:	4b9a      	ldr	r3, [pc, #616]	@ (800357c <Stopwatch_button_operation+0x300>)
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 808d 	beq.w	8003436 <Stopwatch_button_operation+0x1ba>
 800331c:	4b98      	ldr	r3, [pc, #608]	@ (8003580 <Stopwatch_button_operation+0x304>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	f000 8088 	beq.w	8003436 <Stopwatch_button_operation+0x1ba>
		lap_time_click = 0;
 8003326:	4b98      	ldr	r3, [pc, #608]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]

		if (lap_time_index < 9) {
 800332c:	4b8f      	ldr	r3, [pc, #572]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b08      	cmp	r3, #8
 8003332:	d873      	bhi.n	800341c <Stopwatch_button_operation+0x1a0>
			lap_time_index++;
 8003334:	4b8d      	ldr	r3, [pc, #564]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	3301      	adds	r3, #1
 800333a:	b2da      	uxtb	r2, r3
 800333c:	4b8b      	ldr	r3, [pc, #556]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 800333e:	701a      	strb	r2, [r3, #0]
			lap_time[lap_time_index] = stopwatch_time;
 8003340:	4b8a      	ldr	r3, [pc, #552]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	4619      	mov	r1, r3
 8003346:	4b8f      	ldr	r3, [pc, #572]	@ (8003584 <Stopwatch_button_operation+0x308>)
 8003348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334c:	488f      	ldr	r0, [pc, #572]	@ (800358c <Stopwatch_button_operation+0x310>)
 800334e:	00c9      	lsls	r1, r1, #3
 8003350:	4401      	add	r1, r0
 8003352:	e9c1 2300 	strd	r2, r3, [r1]
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003356:	4b85      	ldr	r3, [pc, #532]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	461e      	mov	r6, r3
					(int) (stopwatch_time / 1000) / 3600,
 800335c:	4b89      	ldr	r3, [pc, #548]	@ (8003584 <Stopwatch_button_operation+0x308>)
 800335e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003362:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003366:	f04f 0300 	mov.w	r3, #0
 800336a:	f7fc ff81 	bl	8000270 <__aeabi_uldivmod>
 800336e:	4602      	mov	r2, r0
 8003370:	460b      	mov	r3, r1
 8003372:	4613      	mov	r3, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003374:	4a86      	ldr	r2, [pc, #536]	@ (8003590 <Stopwatch_button_operation+0x314>)
 8003376:	fb82 1203 	smull	r1, r2, r2, r3
 800337a:	441a      	add	r2, r3
 800337c:	12d2      	asrs	r2, r2, #11
 800337e:	17db      	asrs	r3, r3, #31
 8003380:	1ad5      	subs	r5, r2, r3
					(int) ((stopwatch_time / 1000) / 60) % 60,
 8003382:	4b80      	ldr	r3, [pc, #512]	@ (8003584 <Stopwatch_button_operation+0x308>)
 8003384:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003388:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800338c:	f04f 0300 	mov.w	r3, #0
 8003390:	f7fc ff6e 	bl	8000270 <__aeabi_uldivmod>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 8003398:	4b7e      	ldr	r3, [pc, #504]	@ (8003594 <Stopwatch_button_operation+0x318>)
 800339a:	fb83 1302 	smull	r1, r3, r3, r2
 800339e:	4413      	add	r3, r2
 80033a0:	1159      	asrs	r1, r3, #5
 80033a2:	17d3      	asrs	r3, r2, #31
 80033a4:	1acc      	subs	r4, r1, r3
 80033a6:	4623      	mov	r3, r4
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	1b1b      	subs	r3, r3, r4
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	1ad4      	subs	r4, r2, r3
					(int) (stopwatch_time / 1000) % 60,
 80033b0:	4b74      	ldr	r3, [pc, #464]	@ (8003584 <Stopwatch_button_operation+0x308>)
 80033b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80033ba:	f04f 0300 	mov.w	r3, #0
 80033be:	f7fc ff57 	bl	8000270 <__aeabi_uldivmod>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4611      	mov	r1, r2
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80033c8:	4b72      	ldr	r3, [pc, #456]	@ (8003594 <Stopwatch_button_operation+0x318>)
 80033ca:	fb83 2301 	smull	r2, r3, r3, r1
 80033ce:	440b      	add	r3, r1
 80033d0:	115a      	asrs	r2, r3, #5
 80033d2:	17cb      	asrs	r3, r1, #31
 80033d4:	1ad2      	subs	r2, r2, r3
 80033d6:	4613      	mov	r3, r2
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	1a9b      	subs	r3, r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	1aca      	subs	r2, r1, r3
					(int) stopwatch_time % 1000);
 80033e0:	4b68      	ldr	r3, [pc, #416]	@ (8003584 <Stopwatch_button_operation+0x308>)
 80033e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80033e6:	4601      	mov	r1, r0
			sprintf(str, "LP%d %02d:%02d:%02d.%03d", lap_time_index,
 80033e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003598 <Stopwatch_button_operation+0x31c>)
 80033ea:	fb83 0301 	smull	r0, r3, r3, r1
 80033ee:	1198      	asrs	r0, r3, #6
 80033f0:	17cb      	asrs	r3, r1, #31
 80033f2:	1ac3      	subs	r3, r0, r3
 80033f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80033f8:	fb00 f303 	mul.w	r3, r0, r3
 80033fc:	1acb      	subs	r3, r1, r3
 80033fe:	9302      	str	r3, [sp, #8]
 8003400:	9201      	str	r2, [sp, #4]
 8003402:	9400      	str	r4, [sp, #0]
 8003404:	462b      	mov	r3, r5
 8003406:	4632      	mov	r2, r6
 8003408:	4964      	ldr	r1, [pc, #400]	@ (800359c <Stopwatch_button_operation+0x320>)
 800340a:	485b      	ldr	r0, [pc, #364]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 800340c:	f003 f9bc 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 8003410:	4a59      	ldr	r2, [pc, #356]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003412:	2101      	movs	r1, #1
 8003414:	2000      	movs	r0, #0
 8003416:	f7fd ff6f 	bl	80012f8 <CLCD_Puts>
 800341a:	e009      	b.n	8003430 <Stopwatch_button_operation+0x1b4>

		}

		else {
			sprintf(str, "%16s", "LAP FULL(9/9)   "); //   1ms  LCD 
 800341c:	4a60      	ldr	r2, [pc, #384]	@ (80035a0 <Stopwatch_button_operation+0x324>)
 800341e:	4955      	ldr	r1, [pc, #340]	@ (8003574 <Stopwatch_button_operation+0x2f8>)
 8003420:	4855      	ldr	r0, [pc, #340]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003422:	f003 f9b1 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 8003426:	4a54      	ldr	r2, [pc, #336]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003428:	2101      	movs	r1, #1
 800342a:	2000      	movs	r0, #0
 800342c:	f7fd ff64 	bl	80012f8 <CLCD_Puts>
		}
		sw3_debounced2 = false;
 8003430:	4b53      	ldr	r3, [pc, #332]	@ (8003580 <Stopwatch_button_operation+0x304>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
	}

	if (lap_time_index != 0 && sw4_debounced == true) {
 8003436:	4b4d      	ldr	r3, [pc, #308]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 8003438:	781b      	ldrb	r3, [r3, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	f000 80b6 	beq.w	80035ac <Stopwatch_button_operation+0x330>
 8003440:	4b58      	ldr	r3, [pc, #352]	@ (80035a4 <Stopwatch_button_operation+0x328>)
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	f000 80b1 	beq.w	80035ac <Stopwatch_button_operation+0x330>
		lap_time_click++;
 800344a:	4b4f      	ldr	r3, [pc, #316]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 800344c:	781b      	ldrb	r3, [r3, #0]
 800344e:	3301      	adds	r3, #1
 8003450:	b2da      	uxtb	r2, r3
 8003452:	4b4d      	ldr	r3, [pc, #308]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003454:	701a      	strb	r2, [r3, #0]
		if (lap_time_click <= lap_time_index) {
 8003456:	4b4c      	ldr	r3, [pc, #304]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003458:	781a      	ldrb	r2, [r3, #0]
 800345a:	4b44      	ldr	r3, [pc, #272]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	429a      	cmp	r2, r3
 8003460:	d87e      	bhi.n	8003560 <Stopwatch_button_operation+0x2e4>
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 8003462:	4b49      	ldr	r3, [pc, #292]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	461e      	mov	r6, r3
 8003468:	4b40      	ldr	r3, [pc, #256]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4698      	mov	r8, r3
					lap_time_index,
					(int) (lap_time[lap_time_click] / 1000) / 3600,
 800346e:	4b46      	ldr	r3, [pc, #280]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	4a46      	ldr	r2, [pc, #280]	@ (800358c <Stopwatch_button_operation+0x310>)
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	4413      	add	r3, r2
 8003478:	e9d3 0100 	ldrd	r0, r1, [r3]
 800347c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003480:	f04f 0300 	mov.w	r3, #0
 8003484:	f7fc fef4 	bl	8000270 <__aeabi_uldivmod>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4613      	mov	r3, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 800348e:	4a40      	ldr	r2, [pc, #256]	@ (8003590 <Stopwatch_button_operation+0x314>)
 8003490:	fb82 1203 	smull	r1, r2, r2, r3
 8003494:	441a      	add	r2, r3
 8003496:	12d2      	asrs	r2, r2, #11
 8003498:	17db      	asrs	r3, r3, #31
 800349a:	1ad5      	subs	r5, r2, r3
					(int) ((lap_time[lap_time_click] / 1000) / 60) % 60,
 800349c:	4b3a      	ldr	r3, [pc, #232]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	4a3a      	ldr	r2, [pc, #232]	@ (800358c <Stopwatch_button_operation+0x310>)
 80034a2:	00db      	lsls	r3, r3, #3
 80034a4:	4413      	add	r3, r2
 80034a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034aa:	f64e 2260 	movw	r2, #60000	@ 0xea60
 80034ae:	f04f 0300 	mov.w	r3, #0
 80034b2:	f7fc fedd 	bl	8000270 <__aeabi_uldivmod>
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80034ba:	4b36      	ldr	r3, [pc, #216]	@ (8003594 <Stopwatch_button_operation+0x318>)
 80034bc:	fb83 1302 	smull	r1, r3, r3, r2
 80034c0:	4413      	add	r3, r2
 80034c2:	1159      	asrs	r1, r3, #5
 80034c4:	17d3      	asrs	r3, r2, #31
 80034c6:	1acc      	subs	r4, r1, r3
 80034c8:	4623      	mov	r3, r4
 80034ca:	011b      	lsls	r3, r3, #4
 80034cc:	1b1b      	subs	r3, r3, r4
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	1ad4      	subs	r4, r2, r3
					(int) (lap_time[lap_time_click] / 1000) % 60,
 80034d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	4a2d      	ldr	r2, [pc, #180]	@ (800358c <Stopwatch_button_operation+0x310>)
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	4413      	add	r3, r2
 80034dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	f7fc fec2 	bl	8000270 <__aeabi_uldivmod>
 80034ec:	4602      	mov	r2, r0
 80034ee:	460b      	mov	r3, r1
 80034f0:	4611      	mov	r1, r2
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 80034f2:	4b28      	ldr	r3, [pc, #160]	@ (8003594 <Stopwatch_button_operation+0x318>)
 80034f4:	fb83 2301 	smull	r2, r3, r3, r1
 80034f8:	440b      	add	r3, r1
 80034fa:	115a      	asrs	r2, r3, #5
 80034fc:	17cb      	asrs	r3, r1, #31
 80034fe:	1ad2      	subs	r2, r2, r3
 8003500:	4613      	mov	r3, r2
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	1a9b      	subs	r3, r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	1aca      	subs	r2, r1, r3
					(int) lap_time[lap_time_click] % 1000);
 800350a:	4b1f      	ldr	r3, [pc, #124]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	491f      	ldr	r1, [pc, #124]	@ (800358c <Stopwatch_button_operation+0x310>)
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	440b      	add	r3, r1
 8003514:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003518:	4601      	mov	r1, r0
			sprintf(str, "%1d/%1d %02d:%02d:%02d.%03d", lap_time_click,
 800351a:	4b1f      	ldr	r3, [pc, #124]	@ (8003598 <Stopwatch_button_operation+0x31c>)
 800351c:	fb83 0301 	smull	r0, r3, r3, r1
 8003520:	1198      	asrs	r0, r3, #6
 8003522:	17cb      	asrs	r3, r1, #31
 8003524:	1ac3      	subs	r3, r0, r3
 8003526:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800352a:	fb00 f303 	mul.w	r3, r0, r3
 800352e:	1acb      	subs	r3, r1, r3
 8003530:	9303      	str	r3, [sp, #12]
 8003532:	9202      	str	r2, [sp, #8]
 8003534:	9401      	str	r4, [sp, #4]
 8003536:	9500      	str	r5, [sp, #0]
 8003538:	4643      	mov	r3, r8
 800353a:	4632      	mov	r2, r6
 800353c:	491a      	ldr	r1, [pc, #104]	@ (80035a8 <Stopwatch_button_operation+0x32c>)
 800353e:	480e      	ldr	r0, [pc, #56]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003540:	f003 f922 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 8003544:	4a0c      	ldr	r2, [pc, #48]	@ (8003578 <Stopwatch_button_operation+0x2fc>)
 8003546:	2101      	movs	r1, #1
 8003548:	2000      	movs	r0, #0
 800354a:	f7fd fed5 	bl	80012f8 <CLCD_Puts>
			if (lap_time_click == lap_time_index) {
 800354e:	4b0e      	ldr	r3, [pc, #56]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 8003550:	781a      	ldrb	r2, [r3, #0]
 8003552:	4b06      	ldr	r3, [pc, #24]	@ (800356c <Stopwatch_button_operation+0x2f0>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d102      	bne.n	8003560 <Stopwatch_button_operation+0x2e4>
				lap_time_click = 0;
 800355a:	4b0b      	ldr	r3, [pc, #44]	@ (8003588 <Stopwatch_button_operation+0x30c>)
 800355c:	2200      	movs	r2, #0
 800355e:	701a      	strb	r2, [r3, #0]
			}
		}

		sw4_debounced = false;
 8003560:	4b10      	ldr	r3, [pc, #64]	@ (80035a4 <Stopwatch_button_operation+0x328>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
		CLCD_Puts(0, 1, str);
		sw4_debounced = false;
	}

}
 8003566:	e036      	b.n	80035d6 <Stopwatch_button_operation+0x35a>
 8003568:	20000121 	.word	0x20000121
 800356c:	200001c0 	.word	0x200001c0
 8003570:	080071e4 	.word	0x080071e4
 8003574:	080071e8 	.word	0x080071e8
 8003578:	20000130 	.word	0x20000130
 800357c:	200001c2 	.word	0x200001c2
 8003580:	20000122 	.word	0x20000122
 8003584:	20000168 	.word	0x20000168
 8003588:	200001c1 	.word	0x200001c1
 800358c:	20000170 	.word	0x20000170
 8003590:	91a2b3c5 	.word	0x91a2b3c5
 8003594:	88888889 	.word	0x88888889
 8003598:	10624dd3 	.word	0x10624dd3
 800359c:	080071f0 	.word	0x080071f0
 80035a0:	0800720c 	.word	0x0800720c
 80035a4:	20000124 	.word	0x20000124
 80035a8:	08007220 	.word	0x08007220
	else if (lap_time_index == 0 && sw4_debounced == true) {
 80035ac:	4b0c      	ldr	r3, [pc, #48]	@ (80035e0 <Stopwatch_button_operation+0x364>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d110      	bne.n	80035d6 <Stopwatch_button_operation+0x35a>
 80035b4:	4b0b      	ldr	r3, [pc, #44]	@ (80035e4 <Stopwatch_button_operation+0x368>)
 80035b6:	781b      	ldrb	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00c      	beq.n	80035d6 <Stopwatch_button_operation+0x35a>
		sprintf(str, "%16s", "NO LAP          "); //   1ms  LCD 
 80035bc:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <Stopwatch_button_operation+0x36c>)
 80035be:	490b      	ldr	r1, [pc, #44]	@ (80035ec <Stopwatch_button_operation+0x370>)
 80035c0:	480b      	ldr	r0, [pc, #44]	@ (80035f0 <Stopwatch_button_operation+0x374>)
 80035c2:	f003 f8e1 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 80035c6:	4a0a      	ldr	r2, [pc, #40]	@ (80035f0 <Stopwatch_button_operation+0x374>)
 80035c8:	2101      	movs	r1, #1
 80035ca:	2000      	movs	r0, #0
 80035cc:	f7fd fe94 	bl	80012f8 <CLCD_Puts>
		sw4_debounced = false;
 80035d0:	4b04      	ldr	r3, [pc, #16]	@ (80035e4 <Stopwatch_button_operation+0x368>)
 80035d2:	2200      	movs	r2, #0
 80035d4:	701a      	strb	r2, [r3, #0]
}
 80035d6:	bf00      	nop
 80035d8:	46bd      	mov	sp, r7
 80035da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035de:	bf00      	nop
 80035e0:	200001c0 	.word	0x200001c0
 80035e4:	20000124 	.word	0x20000124
 80035e8:	0800723c 	.word	0x0800723c
 80035ec:	080071e8 	.word	0x080071e8
 80035f0:	20000130 	.word	0x20000130

080035f4 <Timer_button_operation>:

bool timer_start = false;

void Timer_button_operation() {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
// Enter timer setting mode on long press of button 1 (sw1)
	if (sw1_debounced) {
 80035f8:	4b75      	ldr	r3, [pc, #468]	@ (80037d0 <Timer_button_operation+0x1dc>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01a      	beq.n	8003636 <Timer_button_operation+0x42>
		if (Press_Mode >= 2) {
 8003600:	4b74      	ldr	r3, [pc, #464]	@ (80037d4 <Timer_button_operation+0x1e0>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d913      	bls.n	8003630 <Timer_button_operation+0x3c>
			CLCD_Clear();
 8003608:	f7fd febd 	bl	8001386 <CLCD_Clear>
			timer_setmode = !timer_setmode; // Toggle timer setting mode
 800360c:	4b72      	ldr	r3, [pc, #456]	@ (80037d8 <Timer_button_operation+0x1e4>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	bf14      	ite	ne
 8003614:	2301      	movne	r3, #1
 8003616:	2300      	moveq	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	f083 0301 	eor.w	r3, r3, #1
 800361e:	b2db      	uxtb	r3, r3
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	b2da      	uxtb	r2, r3
 8003626:	4b6c      	ldr	r3, [pc, #432]	@ (80037d8 <Timer_button_operation+0x1e4>)
 8003628:	701a      	strb	r2, [r3, #0]
			Press_Mode = 0;
 800362a:	4b6a      	ldr	r3, [pc, #424]	@ (80037d4 <Timer_button_operation+0x1e0>)
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
		}
		sw1_debounced = false;
 8003630:	4b67      	ldr	r3, [pc, #412]	@ (80037d0 <Timer_button_operation+0x1dc>)
 8003632:	2200      	movs	r2, #0
 8003634:	701a      	strb	r2, [r3, #0]
	}

// Setting mode adjustments
	if (timer_setmode) {
 8003636:	4b68      	ldr	r3, [pc, #416]	@ (80037d8 <Timer_button_operation+0x1e4>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 8087 	beq.w	800374e <Timer_button_operation+0x15a>
		// Adjusting the timer settings using buttons (assuming sw2 to increase hours, sw3 to increase minutes, sw4 to increase seconds)
		if (sw2_debounced) {
 8003640:	4b66      	ldr	r3, [pc, #408]	@ (80037dc <Timer_button_operation+0x1e8>)
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <Timer_button_operation+0x64>
			updateTime3(item_select2);
 8003648:	4b65      	ldr	r3, [pc, #404]	@ (80037e0 <Timer_button_operation+0x1ec>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f000 f8d9 	bl	8003804 <updateTime3>
			sw2_debounced = false;
 8003652:	4b62      	ldr	r3, [pc, #392]	@ (80037dc <Timer_button_operation+0x1e8>)
 8003654:	2200      	movs	r2, #0
 8003656:	701a      	strb	r2, [r3, #0]
		}

		if (sw2 == true) {
 8003658:	4b62      	ldr	r3, [pc, #392]	@ (80037e4 <Timer_button_operation+0x1f0>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d02f      	beq.n	80036c0 <Timer_button_operation+0xcc>
			if (Press_Mode == 2) {
 8003660:	4b5c      	ldr	r3, [pc, #368]	@ (80037d4 <Timer_button_operation+0x1e0>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b02      	cmp	r3, #2
 8003666:	d114      	bne.n	8003692 <Timer_button_operation+0x9e>
				if (time >= 500) {
 8003668:	4b5f      	ldr	r3, [pc, #380]	@ (80037e8 <Timer_button_operation+0x1f4>)
 800366a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366e:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 8003672:	f173 0300 	sbcs.w	r3, r3, #0
 8003676:	d323      	bcc.n	80036c0 <Timer_button_operation+0xcc>
					updateTime3(item_select2);
 8003678:	4b59      	ldr	r3, [pc, #356]	@ (80037e0 <Timer_button_operation+0x1ec>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	4618      	mov	r0, r3
 800367e:	f000 f8c1 	bl	8003804 <updateTime3>
					time = 0;
 8003682:	4959      	ldr	r1, [pc, #356]	@ (80037e8 <Timer_button_operation+0x1f4>)
 8003684:	f04f 0200 	mov.w	r2, #0
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	e9c1 2300 	strd	r2, r3, [r1]
 8003690:	e016      	b.n	80036c0 <Timer_button_operation+0xcc>
				}
			} else if (Press_Mode == 3) {
 8003692:	4b50      	ldr	r3, [pc, #320]	@ (80037d4 <Timer_button_operation+0x1e0>)
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b03      	cmp	r3, #3
 8003698:	d112      	bne.n	80036c0 <Timer_button_operation+0xcc>
				if (time >= 200) {
 800369a:	4b53      	ldr	r3, [pc, #332]	@ (80037e8 <Timer_button_operation+0x1f4>)
 800369c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a0:	2ac8      	cmp	r2, #200	@ 0xc8
 80036a2:	f173 0300 	sbcs.w	r3, r3, #0
 80036a6:	d30b      	bcc.n	80036c0 <Timer_button_operation+0xcc>
					updateTime3(item_select2);
 80036a8:	4b4d      	ldr	r3, [pc, #308]	@ (80037e0 <Timer_button_operation+0x1ec>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f000 f8a9 	bl	8003804 <updateTime3>
					time = 0;
 80036b2:	494d      	ldr	r1, [pc, #308]	@ (80037e8 <Timer_button_operation+0x1f4>)
 80036b4:	f04f 0200 	mov.w	r2, #0
 80036b8:	f04f 0300 	mov.w	r3, #0
 80036bc:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}

		if (sw3_debounced) {
 80036c0:	4b4a      	ldr	r3, [pc, #296]	@ (80037ec <Timer_button_operation+0x1f8>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d007      	beq.n	80036d8 <Timer_button_operation+0xe4>
			updateTime4(item_select2);
 80036c8:	4b45      	ldr	r3, [pc, #276]	@ (80037e0 <Timer_button_operation+0x1ec>)
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 f8d5 	bl	800387c <updateTime4>
			sw3_debounced = false;
 80036d2:	4b46      	ldr	r3, [pc, #280]	@ (80037ec <Timer_button_operation+0x1f8>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
		}

		if (sw3 == true) {
 80036d8:	4b45      	ldr	r3, [pc, #276]	@ (80037f0 <Timer_button_operation+0x1fc>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d02f      	beq.n	8003740 <Timer_button_operation+0x14c>
			if (Press_Mode == 2) {
 80036e0:	4b3c      	ldr	r3, [pc, #240]	@ (80037d4 <Timer_button_operation+0x1e0>)
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d114      	bne.n	8003712 <Timer_button_operation+0x11e>
				if (time >= 500) {
 80036e8:	4b3f      	ldr	r3, [pc, #252]	@ (80037e8 <Timer_button_operation+0x1f4>)
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f5b2 7ffa 	cmp.w	r2, #500	@ 0x1f4
 80036f2:	f173 0300 	sbcs.w	r3, r3, #0
 80036f6:	d323      	bcc.n	8003740 <Timer_button_operation+0x14c>
					updateTime4(item_select2);
 80036f8:	4b39      	ldr	r3, [pc, #228]	@ (80037e0 <Timer_button_operation+0x1ec>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 f8bd 	bl	800387c <updateTime4>
					time = 0;
 8003702:	4939      	ldr	r1, [pc, #228]	@ (80037e8 <Timer_button_operation+0x1f4>)
 8003704:	f04f 0200 	mov.w	r2, #0
 8003708:	f04f 0300 	mov.w	r3, #0
 800370c:	e9c1 2300 	strd	r2, r3, [r1]
 8003710:	e016      	b.n	8003740 <Timer_button_operation+0x14c>
				}
			} else if (Press_Mode == 3) {
 8003712:	4b30      	ldr	r3, [pc, #192]	@ (80037d4 <Timer_button_operation+0x1e0>)
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b03      	cmp	r3, #3
 8003718:	d112      	bne.n	8003740 <Timer_button_operation+0x14c>
				if (time >= 200) {
 800371a:	4b33      	ldr	r3, [pc, #204]	@ (80037e8 <Timer_button_operation+0x1f4>)
 800371c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003720:	2ac8      	cmp	r2, #200	@ 0xc8
 8003722:	f173 0300 	sbcs.w	r3, r3, #0
 8003726:	d30b      	bcc.n	8003740 <Timer_button_operation+0x14c>
					updateTime4(item_select2);
 8003728:	4b2d      	ldr	r3, [pc, #180]	@ (80037e0 <Timer_button_operation+0x1ec>)
 800372a:	781b      	ldrb	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f000 f8a5 	bl	800387c <updateTime4>
					time = 0;
 8003732:	492d      	ldr	r1, [pc, #180]	@ (80037e8 <Timer_button_operation+0x1f4>)
 8003734:	f04f 0200 	mov.w	r2, #0
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
		}
		timer_time = timer_time_tmp;
 8003740:	4b2c      	ldr	r3, [pc, #176]	@ (80037f4 <Timer_button_operation+0x200>)
 8003742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003746:	492c      	ldr	r1, [pc, #176]	@ (80037f8 <Timer_button_operation+0x204>)
 8003748:	e9c1 2300 	strd	r2, r3, [r1]
		if (sw4_debounced) {
			sw4_debounced = false;
		}
	}

}
 800374c:	e03d      	b.n	80037ca <Timer_button_operation+0x1d6>
		if (sw2_debounced) {
 800374e:	4b23      	ldr	r3, [pc, #140]	@ (80037dc <Timer_button_operation+0x1e8>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d016      	beq.n	8003784 <Timer_button_operation+0x190>
			if (timer_time != 0) {
 8003756:	4b28      	ldr	r3, [pc, #160]	@ (80037f8 <Timer_button_operation+0x204>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	4313      	orrs	r3, r2
 800375e:	d00e      	beq.n	800377e <Timer_button_operation+0x18a>
				timer_start = !timer_start;
 8003760:	4b26      	ldr	r3, [pc, #152]	@ (80037fc <Timer_button_operation+0x208>)
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	2b00      	cmp	r3, #0
 8003766:	bf14      	ite	ne
 8003768:	2301      	movne	r3, #1
 800376a:	2300      	moveq	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f083 0301 	eor.w	r3, r3, #1
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	b2da      	uxtb	r2, r3
 800377a:	4b20      	ldr	r3, [pc, #128]	@ (80037fc <Timer_button_operation+0x208>)
 800377c:	701a      	strb	r2, [r3, #0]
			sw2_debounced = false;
 800377e:	4b17      	ldr	r3, [pc, #92]	@ (80037dc <Timer_button_operation+0x1e8>)
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]
		if (sw3_debounced) {
 8003784:	4b19      	ldr	r3, [pc, #100]	@ (80037ec <Timer_button_operation+0x1f8>)
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d017      	beq.n	80037bc <Timer_button_operation+0x1c8>
			if (!timer_start) {
 800378c:	4b1b      	ldr	r3, [pc, #108]	@ (80037fc <Timer_button_operation+0x208>)
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	f083 0301 	eor.w	r3, r3, #1
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00d      	beq.n	80037b6 <Timer_button_operation+0x1c2>
				timer_time = 0;
 800379a:	4917      	ldr	r1, [pc, #92]	@ (80037f8 <Timer_button_operation+0x204>)
 800379c:	f04f 0200 	mov.w	r2, #0
 80037a0:	f04f 0300 	mov.w	r3, #0
 80037a4:	e9c1 2300 	strd	r2, r3, [r1]
				timer_time_tmp = 0;
 80037a8:	4912      	ldr	r1, [pc, #72]	@ (80037f4 <Timer_button_operation+0x200>)
 80037aa:	f04f 0200 	mov.w	r2, #0
 80037ae:	f04f 0300 	mov.w	r3, #0
 80037b2:	e9c1 2300 	strd	r2, r3, [r1]
			sw3_debounced = false;
 80037b6:	4b0d      	ldr	r3, [pc, #52]	@ (80037ec <Timer_button_operation+0x1f8>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
		if (sw4_debounced) {
 80037bc:	4b10      	ldr	r3, [pc, #64]	@ (8003800 <Timer_button_operation+0x20c>)
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <Timer_button_operation+0x1d6>
			sw4_debounced = false;
 80037c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003800 <Timer_button_operation+0x20c>)
 80037c6:	2200      	movs	r2, #0
 80037c8:	701a      	strb	r2, [r3, #0]
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000120 	.word	0x20000120
 80037d4:	20000146 	.word	0x20000146
 80037d8:	200001d8 	.word	0x200001d8
 80037dc:	20000121 	.word	0x20000121
 80037e0:	200001d9 	.word	0x200001d9
 80037e4:	2000011d 	.word	0x2000011d
 80037e8:	20000128 	.word	0x20000128
 80037ec:	20000123 	.word	0x20000123
 80037f0:	2000011e 	.word	0x2000011e
 80037f4:	200001d0 	.word	0x200001d0
 80037f8:	200001c8 	.word	0x200001c8
 80037fc:	200001da 	.word	0x200001da
 8003800:	20000124 	.word	0x20000124

08003804 <updateTime3>:

void updateTime3() {
 8003804:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8003808:	af00      	add	r7, sp, #0
	switch (item_select2) {
 800380a:	4b19      	ldr	r3, [pc, #100]	@ (8003870 <updateTime3+0x6c>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	2b02      	cmp	r3, #2
 8003810:	d01e      	beq.n	8003850 <updateTime3+0x4c>
 8003812:	2b02      	cmp	r3, #2
 8003814:	dc27      	bgt.n	8003866 <updateTime3+0x62>
 8003816:	2b00      	cmp	r3, #0
 8003818:	d002      	beq.n	8003820 <updateTime3+0x1c>
 800381a:	2b01      	cmp	r3, #1
 800381c:	d00c      	beq.n	8003838 <updateTime3+0x34>
		break;
	case 2:
		timer_time_tmp += 1000;
		break;
	}
}
 800381e:	e022      	b.n	8003866 <updateTime3+0x62>
		timer_time_tmp += 3600000; // Increase hours
 8003820:	4b14      	ldr	r3, [pc, #80]	@ (8003874 <updateTime3+0x70>)
 8003822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003826:	4914      	ldr	r1, [pc, #80]	@ (8003878 <updateTime3+0x74>)
 8003828:	eb12 0801 	adds.w	r8, r2, r1
 800382c:	f143 0900 	adc.w	r9, r3, #0
 8003830:	4b10      	ldr	r3, [pc, #64]	@ (8003874 <updateTime3+0x70>)
 8003832:	e9c3 8900 	strd	r8, r9, [r3]
		break;
 8003836:	e016      	b.n	8003866 <updateTime3+0x62>
		timer_time_tmp += 60000;
 8003838:	4b0e      	ldr	r3, [pc, #56]	@ (8003874 <updateTime3+0x70>)
 800383a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800383e:	f64e 2160 	movw	r1, #60000	@ 0xea60
 8003842:	1854      	adds	r4, r2, r1
 8003844:	f143 0500 	adc.w	r5, r3, #0
 8003848:	4b0a      	ldr	r3, [pc, #40]	@ (8003874 <updateTime3+0x70>)
 800384a:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 800384e:	e00a      	b.n	8003866 <updateTime3+0x62>
		timer_time_tmp += 1000;
 8003850:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <updateTime3+0x70>)
 8003852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003856:	f512 707a 	adds.w	r0, r2, #1000	@ 0x3e8
 800385a:	f143 0100 	adc.w	r1, r3, #0
 800385e:	4b05      	ldr	r3, [pc, #20]	@ (8003874 <updateTime3+0x70>)
 8003860:	e9c3 0100 	strd	r0, r1, [r3]
		break;
 8003864:	bf00      	nop
}
 8003866:	bf00      	nop
 8003868:	46bd      	mov	sp, r7
 800386a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800386e:	4770      	bx	lr
 8003870:	200001d9 	.word	0x200001d9
 8003874:	200001d0 	.word	0x200001d0
 8003878:	0036ee80 	.word	0x0036ee80

0800387c <updateTime4>:
void updateTime4() {
 800387c:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8003880:	af00      	add	r7, sp, #0
	switch (item_select2) {
 8003882:	4b28      	ldr	r3, [pc, #160]	@ (8003924 <updateTime4+0xa8>)
 8003884:	781b      	ldrb	r3, [r3, #0]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d02e      	beq.n	80038e8 <updateTime4+0x6c>
 800388a:	2b02      	cmp	r3, #2
 800388c:	dc44      	bgt.n	8003918 <updateTime4+0x9c>
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <updateTime4+0x1c>
 8003892:	2b01      	cmp	r3, #1
 8003894:	d014      	beq.n	80038c0 <updateTime4+0x44>
		if (timer_time_tmp >= 1000) {
			timer_time_tmp -= 1000; // Increase hours
		}
		break;
	}
}
 8003896:	e03f      	b.n	8003918 <updateTime4+0x9c>
		if (timer_time_tmp >= 3600000) {
 8003898:	4b23      	ldr	r3, [pc, #140]	@ (8003928 <updateTime4+0xac>)
 800389a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389e:	4923      	ldr	r1, [pc, #140]	@ (800392c <updateTime4+0xb0>)
 80038a0:	428a      	cmp	r2, r1
 80038a2:	f173 0300 	sbcs.w	r3, r3, #0
 80038a6:	d332      	bcc.n	800390e <updateTime4+0x92>
			timer_time_tmp -= 3600000; // Increase hours
 80038a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003928 <updateTime4+0xac>)
 80038aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ae:	4920      	ldr	r1, [pc, #128]	@ (8003930 <updateTime4+0xb4>)
 80038b0:	eb12 0801 	adds.w	r8, r2, r1
 80038b4:	f143 39ff 	adc.w	r9, r3, #4294967295
 80038b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003928 <updateTime4+0xac>)
 80038ba:	e9c3 8900 	strd	r8, r9, [r3]
		break;
 80038be:	e026      	b.n	800390e <updateTime4+0x92>
		if (timer_time_tmp >= 60000) {
 80038c0:	4b19      	ldr	r3, [pc, #100]	@ (8003928 <updateTime4+0xac>)
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f64e 2160 	movw	r1, #60000	@ 0xea60
 80038ca:	428a      	cmp	r2, r1
 80038cc:	f173 0300 	sbcs.w	r3, r3, #0
 80038d0:	d31f      	bcc.n	8003912 <updateTime4+0x96>
			timer_time_tmp -= 60000; // Increase hours
 80038d2:	4b15      	ldr	r3, [pc, #84]	@ (8003928 <updateTime4+0xac>)
 80038d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d8:	4916      	ldr	r1, [pc, #88]	@ (8003934 <updateTime4+0xb8>)
 80038da:	1854      	adds	r4, r2, r1
 80038dc:	f143 35ff 	adc.w	r5, r3, #4294967295
 80038e0:	4b11      	ldr	r3, [pc, #68]	@ (8003928 <updateTime4+0xac>)
 80038e2:	e9c3 4500 	strd	r4, r5, [r3]
		break;
 80038e6:	e014      	b.n	8003912 <updateTime4+0x96>
		if (timer_time_tmp >= 1000) {
 80038e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003928 <updateTime4+0xac>)
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 80038f2:	f173 0300 	sbcs.w	r3, r3, #0
 80038f6:	d30e      	bcc.n	8003916 <updateTime4+0x9a>
			timer_time_tmp -= 1000; // Increase hours
 80038f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <updateTime4+0xac>)
 80038fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038fe:	f5b2 707a 	subs.w	r0, r2, #1000	@ 0x3e8
 8003902:	f143 31ff 	adc.w	r1, r3, #4294967295
 8003906:	4b08      	ldr	r3, [pc, #32]	@ (8003928 <updateTime4+0xac>)
 8003908:	e9c3 0100 	strd	r0, r1, [r3]
		break;
 800390c:	e003      	b.n	8003916 <updateTime4+0x9a>
		break;
 800390e:	bf00      	nop
 8003910:	e002      	b.n	8003918 <updateTime4+0x9c>
		break;
 8003912:	bf00      	nop
 8003914:	e000      	b.n	8003918 <updateTime4+0x9c>
		break;
 8003916:	bf00      	nop
}
 8003918:	bf00      	nop
 800391a:	46bd      	mov	sp, r7
 800391c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	200001d9 	.word	0x200001d9
 8003928:	200001d0 	.word	0x200001d0
 800392c:	0036ee80 	.word	0x0036ee80
 8003930:	ffc91180 	.word	0xffc91180
 8003934:	ffff15a0 	.word	0xffff15a0

08003938 <Timer_basic_operation>:
void Timer_basic_operation() {
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
// If the timer is running, decrement the timer

	if (!timer_start) {
 800393c:	4b34      	ldr	r3, [pc, #208]	@ (8003a10 <Timer_basic_operation+0xd8>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	f083 0301 	eor.w	r3, r3, #1
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d033      	beq.n	80039b2 <Timer_basic_operation+0x7a>
		if (timer_setmode) {
 800394a:	4b32      	ldr	r3, [pc, #200]	@ (8003a14 <Timer_basic_operation+0xdc>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d013      	beq.n	800397a <Timer_basic_operation+0x42>
			sprintf(str, "SET");
 8003952:	4931      	ldr	r1, [pc, #196]	@ (8003a18 <Timer_basic_operation+0xe0>)
 8003954:	4831      	ldr	r0, [pc, #196]	@ (8003a1c <Timer_basic_operation+0xe4>)
 8003956:	f002 ff17 	bl	8006788 <siprintf>
			CLCD_Puts(0, 1, str);
 800395a:	4a30      	ldr	r2, [pc, #192]	@ (8003a1c <Timer_basic_operation+0xe4>)
 800395c:	2101      	movs	r1, #1
 800395e:	2000      	movs	r0, #0
 8003960:	f7fd fcca 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%16s", "TIMER           ");
 8003964:	4a2e      	ldr	r2, [pc, #184]	@ (8003a20 <Timer_basic_operation+0xe8>)
 8003966:	492f      	ldr	r1, [pc, #188]	@ (8003a24 <Timer_basic_operation+0xec>)
 8003968:	482c      	ldr	r0, [pc, #176]	@ (8003a1c <Timer_basic_operation+0xe4>)
 800396a:	f002 ff0d 	bl	8006788 <siprintf>
			CLCD_Puts(0, 0, str);
 800396e:	4a2b      	ldr	r2, [pc, #172]	@ (8003a1c <Timer_basic_operation+0xe4>)
 8003970:	2100      	movs	r1, #0
 8003972:	2000      	movs	r0, #0
 8003974:	f7fd fcc0 	bl	80012f8 <CLCD_Puts>
			sprintf(str, "%16s", "TIMER    RUNNING");
			CLCD_Puts(0, 0, str);
		}
	}

}
 8003978:	e047      	b.n	8003a0a <Timer_basic_operation+0xd2>
			sprintf(str, "%16s", "TIMER      START");
 800397a:	4a2b      	ldr	r2, [pc, #172]	@ (8003a28 <Timer_basic_operation+0xf0>)
 800397c:	4929      	ldr	r1, [pc, #164]	@ (8003a24 <Timer_basic_operation+0xec>)
 800397e:	4827      	ldr	r0, [pc, #156]	@ (8003a1c <Timer_basic_operation+0xe4>)
 8003980:	f002 ff02 	bl	8006788 <siprintf>
			CLCD_Puts(0, 0, str);
 8003984:	4a25      	ldr	r2, [pc, #148]	@ (8003a1c <Timer_basic_operation+0xe4>)
 8003986:	2100      	movs	r1, #0
 8003988:	2000      	movs	r0, #0
 800398a:	f7fd fcb5 	bl	80012f8 <CLCD_Puts>
			if (timer_time_tmp == 0) {
 800398e:	4b27      	ldr	r3, [pc, #156]	@ (8003a2c <Timer_basic_operation+0xf4>)
 8003990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003994:	4313      	orrs	r3, r2
 8003996:	d105      	bne.n	80039a4 <Timer_basic_operation+0x6c>
				timer_time_tmp = timer_time;
 8003998:	4b25      	ldr	r3, [pc, #148]	@ (8003a30 <Timer_basic_operation+0xf8>)
 800399a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800399e:	4923      	ldr	r1, [pc, #140]	@ (8003a2c <Timer_basic_operation+0xf4>)
 80039a0:	e9c1 2300 	strd	r2, r3, [r1]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80039a4:	2201      	movs	r2, #1
 80039a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80039aa:	4822      	ldr	r0, [pc, #136]	@ (8003a34 <Timer_basic_operation+0xfc>)
 80039ac:	f001 f99c 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 80039b0:	e02b      	b.n	8003a0a <Timer_basic_operation+0xd2>
		if (timer_time_tmp == 0 && timer_start) {
 80039b2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a2c <Timer_basic_operation+0xf4>)
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	d113      	bne.n	80039e4 <Timer_basic_operation+0xac>
 80039bc:	4b14      	ldr	r3, [pc, #80]	@ (8003a10 <Timer_basic_operation+0xd8>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d00f      	beq.n	80039e4 <Timer_basic_operation+0xac>
			sprintf(str, "%16s", "TIMER   FINISHED");
 80039c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a38 <Timer_basic_operation+0x100>)
 80039c6:	4917      	ldr	r1, [pc, #92]	@ (8003a24 <Timer_basic_operation+0xec>)
 80039c8:	4814      	ldr	r0, [pc, #80]	@ (8003a1c <Timer_basic_operation+0xe4>)
 80039ca:	f002 fedd 	bl	8006788 <siprintf>
			CLCD_Puts(0, 0, str);
 80039ce:	4a13      	ldr	r2, [pc, #76]	@ (8003a1c <Timer_basic_operation+0xe4>)
 80039d0:	2100      	movs	r1, #0
 80039d2:	2000      	movs	r0, #0
 80039d4:	f7fd fc90 	bl	80012f8 <CLCD_Puts>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80039d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80039dc:	4815      	ldr	r0, [pc, #84]	@ (8003a34 <Timer_basic_operation+0xfc>)
 80039de:	f001 f99c 	bl	8004d1a <HAL_GPIO_TogglePin>
}
 80039e2:	e012      	b.n	8003a0a <Timer_basic_operation+0xd2>
		else if (timer_time_tmp != 0 && timer_start) {
 80039e4:	4b11      	ldr	r3, [pc, #68]	@ (8003a2c <Timer_basic_operation+0xf4>)
 80039e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	d00d      	beq.n	8003a0a <Timer_basic_operation+0xd2>
 80039ee:	4b08      	ldr	r3, [pc, #32]	@ (8003a10 <Timer_basic_operation+0xd8>)
 80039f0:	781b      	ldrb	r3, [r3, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d009      	beq.n	8003a0a <Timer_basic_operation+0xd2>
			sprintf(str, "%16s", "TIMER    RUNNING");
 80039f6:	4a11      	ldr	r2, [pc, #68]	@ (8003a3c <Timer_basic_operation+0x104>)
 80039f8:	490a      	ldr	r1, [pc, #40]	@ (8003a24 <Timer_basic_operation+0xec>)
 80039fa:	4808      	ldr	r0, [pc, #32]	@ (8003a1c <Timer_basic_operation+0xe4>)
 80039fc:	f002 fec4 	bl	8006788 <siprintf>
			CLCD_Puts(0, 0, str);
 8003a00:	4a06      	ldr	r2, [pc, #24]	@ (8003a1c <Timer_basic_operation+0xe4>)
 8003a02:	2100      	movs	r1, #0
 8003a04:	2000      	movs	r0, #0
 8003a06:	f7fd fc77 	bl	80012f8 <CLCD_Puts>
}
 8003a0a:	bf00      	nop
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	200001da 	.word	0x200001da
 8003a14:	200001d8 	.word	0x200001d8
 8003a18:	08007104 	.word	0x08007104
 8003a1c:	20000130 	.word	0x20000130
 8003a20:	08007250 	.word	0x08007250
 8003a24:	080071e8 	.word	0x080071e8
 8003a28:	08007264 	.word	0x08007264
 8003a2c:	200001d0 	.word	0x200001d0
 8003a30:	200001c8 	.word	0x200001c8
 8003a34:	40020c00 	.word	0x40020c00
 8003a38:	08007278 	.word	0x08007278
 8003a3c:	0800728c 	.word	0x0800728c

08003a40 <Timer_display_operation>:

void Timer_display_operation() {
 8003a40:	b5b0      	push	{r4, r5, r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af02      	add	r7, sp, #8
// Display the timer settings or countdown based on mode
	if (timer_setmode) {
 8003a46:	4bbe      	ldr	r3, [pc, #760]	@ (8003d40 <Timer_display_operation+0x300>)
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f000 80f2 	beq.w	8003c34 <Timer_display_operation+0x1f4>

		if (clock_time / 100 > 5) {
 8003a50:	4bbc      	ldr	r3, [pc, #752]	@ (8003d44 <Timer_display_operation+0x304>)
 8003a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a56:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8003a5a:	f173 0300 	sbcs.w	r3, r3, #0
 8003a5e:	f0c0 808a 	bcc.w	8003b76 <Timer_display_operation+0x136>
			if (item_select2 == 0) {
 8003a62:	4bb9      	ldr	r3, [pc, #740]	@ (8003d48 <Timer_display_operation+0x308>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d12a      	bne.n	8003ac0 <Timer_display_operation+0x80>
				sprintf(str, "%02d", (int) (timer_time_tmp / 1000) % 60);
 8003a6a:	4bb8      	ldr	r3, [pc, #736]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003a6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a70:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	f7fc fbfa 	bl	8000270 <__aeabi_uldivmod>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	460b      	mov	r3, r1
 8003a80:	4bb3      	ldr	r3, [pc, #716]	@ (8003d50 <Timer_display_operation+0x310>)
 8003a82:	fb83 1302 	smull	r1, r3, r3, r2
 8003a86:	4413      	add	r3, r2
 8003a88:	1159      	asrs	r1, r3, #5
 8003a8a:	17d3      	asrs	r3, r2, #31
 8003a8c:	1ac9      	subs	r1, r1, r3
 8003a8e:	460b      	mov	r3, r1
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	1a5b      	subs	r3, r3, r1
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	1ad1      	subs	r1, r2, r3
 8003a98:	460a      	mov	r2, r1
 8003a9a:	49ae      	ldr	r1, [pc, #696]	@ (8003d54 <Timer_display_operation+0x314>)
 8003a9c:	48ae      	ldr	r0, [pc, #696]	@ (8003d58 <Timer_display_operation+0x318>)
 8003a9e:	f002 fe73 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 8003aa2:	4aad      	ldr	r2, [pc, #692]	@ (8003d58 <Timer_display_operation+0x318>)
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	200e      	movs	r0, #14
 8003aa8:	f7fd fc26 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8003aac:	49ab      	ldr	r1, [pc, #684]	@ (8003d5c <Timer_display_operation+0x31c>)
 8003aae:	48aa      	ldr	r0, [pc, #680]	@ (8003d58 <Timer_display_operation+0x318>)
 8003ab0:	f002 fe6a 	bl	8006788 <siprintf>
				CLCD_Puts(8, 1, str);
 8003ab4:	4aa8      	ldr	r2, [pc, #672]	@ (8003d58 <Timer_display_operation+0x318>)
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	2008      	movs	r0, #8
 8003aba:	f7fd fc1d 	bl	80012f8 <CLCD_Puts>
 8003abe:	e117      	b.n	8003cf0 <Timer_display_operation+0x2b0>
			}

			else if (item_select2 == 1) {
 8003ac0:	4ba1      	ldr	r3, [pc, #644]	@ (8003d48 <Timer_display_operation+0x308>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d126      	bne.n	8003b16 <Timer_display_operation+0xd6>
				sprintf(str, "%02d", (int) (timer_time_tmp / 1000) / 3600);
 8003ac8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003aca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ace:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ad2:	f04f 0300 	mov.w	r3, #0
 8003ad6:	f7fc fbcb 	bl	8000270 <__aeabi_uldivmod>
 8003ada:	4602      	mov	r2, r0
 8003adc:	460b      	mov	r3, r1
 8003ade:	4613      	mov	r3, r2
 8003ae0:	4a9f      	ldr	r2, [pc, #636]	@ (8003d60 <Timer_display_operation+0x320>)
 8003ae2:	fb82 1203 	smull	r1, r2, r2, r3
 8003ae6:	441a      	add	r2, r3
 8003ae8:	12d2      	asrs	r2, r2, #11
 8003aea:	17db      	asrs	r3, r3, #31
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	461a      	mov	r2, r3
 8003af0:	4998      	ldr	r1, [pc, #608]	@ (8003d54 <Timer_display_operation+0x314>)
 8003af2:	4899      	ldr	r0, [pc, #612]	@ (8003d58 <Timer_display_operation+0x318>)
 8003af4:	f002 fe48 	bl	8006788 <siprintf>
				CLCD_Puts(8, 1, str);
 8003af8:	4a97      	ldr	r2, [pc, #604]	@ (8003d58 <Timer_display_operation+0x318>)
 8003afa:	2101      	movs	r1, #1
 8003afc:	2008      	movs	r0, #8
 8003afe:	f7fd fbfb 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8003b02:	4996      	ldr	r1, [pc, #600]	@ (8003d5c <Timer_display_operation+0x31c>)
 8003b04:	4894      	ldr	r0, [pc, #592]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b06:	f002 fe3f 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 8003b0a:	4a93      	ldr	r2, [pc, #588]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	200b      	movs	r0, #11
 8003b10:	f7fd fbf2 	bl	80012f8 <CLCD_Puts>
 8003b14:	e0ec      	b.n	8003cf0 <Timer_display_operation+0x2b0>
			}

			else if (item_select2 == 2) {
 8003b16:	4b8c      	ldr	r3, [pc, #560]	@ (8003d48 <Timer_display_operation+0x308>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	f040 80e8 	bne.w	8003cf0 <Timer_display_operation+0x2b0>
				sprintf(str, "%02d", (int) ((timer_time_tmp / 1000) / 60) % 60);
 8003b20:	4b8a      	ldr	r3, [pc, #552]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003b22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b26:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003b2a:	f04f 0300 	mov.w	r3, #0
 8003b2e:	f7fc fb9f 	bl	8000270 <__aeabi_uldivmod>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	4b86      	ldr	r3, [pc, #536]	@ (8003d50 <Timer_display_operation+0x310>)
 8003b38:	fb83 1302 	smull	r1, r3, r3, r2
 8003b3c:	4413      	add	r3, r2
 8003b3e:	1159      	asrs	r1, r3, #5
 8003b40:	17d3      	asrs	r3, r2, #31
 8003b42:	1ac9      	subs	r1, r1, r3
 8003b44:	460b      	mov	r3, r1
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	1a5b      	subs	r3, r3, r1
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	1ad1      	subs	r1, r2, r3
 8003b4e:	460a      	mov	r2, r1
 8003b50:	4980      	ldr	r1, [pc, #512]	@ (8003d54 <Timer_display_operation+0x314>)
 8003b52:	4881      	ldr	r0, [pc, #516]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b54:	f002 fe18 	bl	8006788 <siprintf>
				CLCD_Puts(11, 1, str);
 8003b58:	4a7f      	ldr	r2, [pc, #508]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	200b      	movs	r0, #11
 8003b5e:	f7fd fbcb 	bl	80012f8 <CLCD_Puts>
				sprintf(str, "  ");
 8003b62:	497e      	ldr	r1, [pc, #504]	@ (8003d5c <Timer_display_operation+0x31c>)
 8003b64:	487c      	ldr	r0, [pc, #496]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b66:	f002 fe0f 	bl	8006788 <siprintf>
				CLCD_Puts(14, 1, str);
 8003b6a:	4a7b      	ldr	r2, [pc, #492]	@ (8003d58 <Timer_display_operation+0x318>)
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	200e      	movs	r0, #14
 8003b70:	f7fd fbc2 	bl	80012f8 <CLCD_Puts>
 8003b74:	e0bc      	b.n	8003cf0 <Timer_display_operation+0x2b0>
			}
		}

		else {
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 8003b76:	4b75      	ldr	r3, [pc, #468]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003b78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b7c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b80:	f04f 0300 	mov.w	r3, #0
 8003b84:	f7fc fb74 	bl	8000270 <__aeabi_uldivmod>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	4a74      	ldr	r2, [pc, #464]	@ (8003d60 <Timer_display_operation+0x320>)
 8003b90:	fb82 1203 	smull	r1, r2, r2, r3
 8003b94:	441a      	add	r2, r3
 8003b96:	12d2      	asrs	r2, r2, #11
 8003b98:	17db      	asrs	r3, r3, #31
 8003b9a:	1ad5      	subs	r5, r2, r3
					(int) ((timer_time_tmp / 1000) / 60) % 60,
 8003b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003b9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ba2:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003ba6:	f04f 0300 	mov.w	r3, #0
 8003baa:	f7fc fb61 	bl	8000270 <__aeabi_uldivmod>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	460b      	mov	r3, r1
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 8003bb2:	4b67      	ldr	r3, [pc, #412]	@ (8003d50 <Timer_display_operation+0x310>)
 8003bb4:	fb83 1302 	smull	r1, r3, r3, r2
 8003bb8:	4413      	add	r3, r2
 8003bba:	1159      	asrs	r1, r3, #5
 8003bbc:	17d3      	asrs	r3, r2, #31
 8003bbe:	1acc      	subs	r4, r1, r3
 8003bc0:	4623      	mov	r3, r4
 8003bc2:	011b      	lsls	r3, r3, #4
 8003bc4:	1b1b      	subs	r3, r3, r4
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	1ad4      	subs	r4, r2, r3
					(int) (timer_time_tmp / 1000) % 60,
 8003bca:	4b60      	ldr	r3, [pc, #384]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003bcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003bd0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003bd4:	f04f 0300 	mov.w	r3, #0
 8003bd8:	f7fc fb4a 	bl	8000270 <__aeabi_uldivmod>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4611      	mov	r1, r2
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 8003be2:	4b5b      	ldr	r3, [pc, #364]	@ (8003d50 <Timer_display_operation+0x310>)
 8003be4:	fb83 2301 	smull	r2, r3, r3, r1
 8003be8:	440b      	add	r3, r1
 8003bea:	115a      	asrs	r2, r3, #5
 8003bec:	17cb      	asrs	r3, r1, #31
 8003bee:	1ad2      	subs	r2, r2, r3
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	1a9b      	subs	r3, r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	1aca      	subs	r2, r1, r3
					(int) timer_time_tmp % 1000);
 8003bfa:	4b54      	ldr	r3, [pc, #336]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003bfc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c00:	4601      	mov	r1, r0
			sprintf(str, "%02d:%02d:%02d", (int) (timer_time_tmp / 1000) / 3600,
 8003c02:	4b58      	ldr	r3, [pc, #352]	@ (8003d64 <Timer_display_operation+0x324>)
 8003c04:	fb83 0301 	smull	r0, r3, r3, r1
 8003c08:	1198      	asrs	r0, r3, #6
 8003c0a:	17cb      	asrs	r3, r1, #31
 8003c0c:	1ac3      	subs	r3, r0, r3
 8003c0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003c12:	fb00 f303 	mul.w	r3, r0, r3
 8003c16:	1acb      	subs	r3, r1, r3
 8003c18:	9301      	str	r3, [sp, #4]
 8003c1a:	9200      	str	r2, [sp, #0]
 8003c1c:	4623      	mov	r3, r4
 8003c1e:	462a      	mov	r2, r5
 8003c20:	4951      	ldr	r1, [pc, #324]	@ (8003d68 <Timer_display_operation+0x328>)
 8003c22:	484d      	ldr	r0, [pc, #308]	@ (8003d58 <Timer_display_operation+0x318>)
 8003c24:	f002 fdb0 	bl	8006788 <siprintf>
			CLCD_Puts(8, 1, str);
 8003c28:	4a4b      	ldr	r2, [pc, #300]	@ (8003d58 <Timer_display_operation+0x318>)
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	2008      	movs	r0, #8
 8003c2e:	f7fd fb63 	bl	80012f8 <CLCD_Puts>
 8003c32:	e05d      	b.n	8003cf0 <Timer_display_operation+0x2b0>
		}
	}

	else {
		sprintf(str, "    %02d:%02d:%02d.%03d",
				(int) (timer_time_tmp / 1000) / 3600,
 8003c34:	4b45      	ldr	r3, [pc, #276]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003c36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c3a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c3e:	f04f 0300 	mov.w	r3, #0
 8003c42:	f7fc fb15 	bl	8000270 <__aeabi_uldivmod>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4613      	mov	r3, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003c4c:	4a44      	ldr	r2, [pc, #272]	@ (8003d60 <Timer_display_operation+0x320>)
 8003c4e:	fb82 1203 	smull	r1, r2, r2, r3
 8003c52:	441a      	add	r2, r3
 8003c54:	12d2      	asrs	r2, r2, #11
 8003c56:	17db      	asrs	r3, r3, #31
 8003c58:	1ad5      	subs	r5, r2, r3
				(int) ((timer_time_tmp / 1000) / 60) % 60,
 8003c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003c5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c60:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8003c64:	f04f 0300 	mov.w	r3, #0
 8003c68:	f7fc fb02 	bl	8000270 <__aeabi_uldivmod>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003c70:	4b37      	ldr	r3, [pc, #220]	@ (8003d50 <Timer_display_operation+0x310>)
 8003c72:	fb83 1302 	smull	r1, r3, r3, r2
 8003c76:	4413      	add	r3, r2
 8003c78:	1159      	asrs	r1, r3, #5
 8003c7a:	17d3      	asrs	r3, r2, #31
 8003c7c:	1acc      	subs	r4, r1, r3
 8003c7e:	4623      	mov	r3, r4
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	1b1b      	subs	r3, r3, r4
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	1ad4      	subs	r4, r2, r3
				(int) (timer_time_tmp / 1000) % 60,
 8003c88:	4b30      	ldr	r3, [pc, #192]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003c8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	f7fc faeb 	bl	8000270 <__aeabi_uldivmod>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	4611      	mov	r1, r2
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003ca0:	4b2b      	ldr	r3, [pc, #172]	@ (8003d50 <Timer_display_operation+0x310>)
 8003ca2:	fb83 2301 	smull	r2, r3, r3, r1
 8003ca6:	440b      	add	r3, r1
 8003ca8:	115a      	asrs	r2, r3, #5
 8003caa:	17cb      	asrs	r3, r1, #31
 8003cac:	1ad2      	subs	r2, r2, r3
 8003cae:	4613      	mov	r3, r2
 8003cb0:	011b      	lsls	r3, r3, #4
 8003cb2:	1a9b      	subs	r3, r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	1aca      	subs	r2, r1, r3
				(int) timer_time_tmp % 1000);
 8003cb8:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003cba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cbe:	4601      	mov	r1, r0
		sprintf(str, "    %02d:%02d:%02d.%03d",
 8003cc0:	4b28      	ldr	r3, [pc, #160]	@ (8003d64 <Timer_display_operation+0x324>)
 8003cc2:	fb83 0301 	smull	r0, r3, r3, r1
 8003cc6:	1198      	asrs	r0, r3, #6
 8003cc8:	17cb      	asrs	r3, r1, #31
 8003cca:	1ac3      	subs	r3, r0, r3
 8003ccc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003cd0:	fb00 f303 	mul.w	r3, r0, r3
 8003cd4:	1acb      	subs	r3, r1, r3
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	9200      	str	r2, [sp, #0]
 8003cda:	4623      	mov	r3, r4
 8003cdc:	462a      	mov	r2, r5
 8003cde:	4923      	ldr	r1, [pc, #140]	@ (8003d6c <Timer_display_operation+0x32c>)
 8003ce0:	481d      	ldr	r0, [pc, #116]	@ (8003d58 <Timer_display_operation+0x318>)
 8003ce2:	f002 fd51 	bl	8006788 <siprintf>
		CLCD_Puts(0, 1, str);
 8003ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8003d58 <Timer_display_operation+0x318>)
 8003ce8:	2101      	movs	r1, #1
 8003cea:	2000      	movs	r0, #0
 8003cec:	f7fd fb04 	bl	80012f8 <CLCD_Puts>
	}

//0.1, 0.01  7SEG 

	if (timer_time_tmp % 1000 / 100 > 5) { // 0.5 7SEG 
 8003cf0:	4b16      	ldr	r3, [pc, #88]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003cf2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cf6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003cfa:	f04f 0300 	mov.w	r3, #0
 8003cfe:	f7fc fab7 	bl	8000270 <__aeabi_uldivmod>
 8003d02:	f5b2 7f16 	cmp.w	r2, #600	@ 0x258
 8003d06:	f173 0300 	sbcs.w	r3, r3, #0
 8003d0a:	d331      	bcc.n	8003d70 <Timer_display_operation+0x330>
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, OFF);
 8003d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8003d4c <Timer_display_operation+0x30c>)
 8003d0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	f7fc faa9 	bl	8000270 <__aeabi_uldivmod>
 8003d1e:	4610      	mov	r0, r2
 8003d20:	4619      	mov	r1, r3
 8003d22:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003d26:	f04f 0300 	mov.w	r3, #0
 8003d2a:	f7fc faa1 	bl	8000270 <__aeabi_uldivmod>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	4613      	mov	r3, r2
 8003d34:	2200      	movs	r2, #0
 8003d36:	4619      	mov	r1, r3
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f7fc fcf7 	bl	800072c <_7SEG_SetNumber>
 8003d3e:	e030      	b.n	8003da2 <Timer_display_operation+0x362>
 8003d40:	200001d8 	.word	0x200001d8
 8003d44:	20000148 	.word	0x20000148
 8003d48:	200001d9 	.word	0x200001d9
 8003d4c:	200001d0 	.word	0x200001d0
 8003d50:	88888889 	.word	0x88888889
 8003d54:	08007108 	.word	0x08007108
 8003d58:	20000130 	.word	0x20000130
 8003d5c:	08007124 	.word	0x08007124
 8003d60:	91a2b3c5 	.word	0x91a2b3c5
 8003d64:	10624dd3 	.word	0x10624dd3
 8003d68:	08007178 	.word	0x08007178
 8003d6c:	080072a0 	.word	0x080072a0
	} else {
		_7SEG_SetNumber(DGT1, timer_time_tmp % 1000 / 100, ON);
 8003d70:	4b1a      	ldr	r3, [pc, #104]	@ (8003ddc <Timer_display_operation+0x39c>)
 8003d72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d76:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d7a:	f04f 0300 	mov.w	r3, #0
 8003d7e:	f7fc fa77 	bl	8000270 <__aeabi_uldivmod>
 8003d82:	4610      	mov	r0, r2
 8003d84:	4619      	mov	r1, r3
 8003d86:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003d8a:	f04f 0300 	mov.w	r3, #0
 8003d8e:	f7fc fa6f 	bl	8000270 <__aeabi_uldivmod>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4613      	mov	r3, r2
 8003d98:	2201      	movs	r2, #1
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f7fc fcc5 	bl	800072c <_7SEG_SetNumber>
	}
	_7SEG_SetNumber(DGT2, timer_time_tmp % 100 / 10, OFF);
 8003da2:	4b0e      	ldr	r3, [pc, #56]	@ (8003ddc <Timer_display_operation+0x39c>)
 8003da4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003da8:	f04f 0264 	mov.w	r2, #100	@ 0x64
 8003dac:	f04f 0300 	mov.w	r3, #0
 8003db0:	f7fc fa5e 	bl	8000270 <__aeabi_uldivmod>
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	f04f 020a 	mov.w	r2, #10
 8003dbc:	f04f 0300 	mov.w	r3, #0
 8003dc0:	f7fc fa56 	bl	8000270 <__aeabi_uldivmod>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	4613      	mov	r3, r2
 8003dca:	2200      	movs	r2, #0
 8003dcc:	4619      	mov	r1, r3
 8003dce:	2001      	movs	r0, #1
 8003dd0:	f7fc fcac 	bl	800072c <_7SEG_SetNumber>
}
 8003dd4:	bf00      	nop
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bdb0      	pop	{r4, r5, r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	200001d0 	.word	0x200001d0

08003de0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { //  
 8003de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
	if (htim->Instance == TIM7) { //1ms   
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a8a      	ldr	r2, [pc, #552]	@ (8004018 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	f040 810b 	bne.w	800400c <HAL_TIM_PeriodElapsedCallback+0x22c>
		time++; //  
 8003df6:	4b89      	ldr	r3, [pc, #548]	@ (800401c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8003df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfc:	1c51      	adds	r1, r2, #1
 8003dfe:	6039      	str	r1, [r7, #0]
 8003e00:	f143 0300 	adc.w	r3, r3, #0
 8003e04:	607b      	str	r3, [r7, #4]
 8003e06:	4b85      	ldr	r3, [pc, #532]	@ (800401c <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8003e08:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e0c:	e9c3 1200 	strd	r1, r2, [r3]
		clock_time++; //   
 8003e10:	4b83      	ldr	r3, [pc, #524]	@ (8004020 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e16:	f112 0a01 	adds.w	sl, r2, #1
 8003e1a:	f143 0b00 	adc.w	fp, r3, #0
 8003e1e:	4b80      	ldr	r3, [pc, #512]	@ (8004020 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003e20:	e9c3 ab00 	strd	sl, fp, [r3]

		if (clock_time == 1000) {
 8003e24:	4b7e      	ldr	r3, [pc, #504]	@ (8004020 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2a:	f5a2 717a 	sub.w	r1, r2, #1000	@ 0x3e8
 8003e2e:	430b      	orrs	r3, r1
 8003e30:	d119      	bne.n	8003e66 <HAL_TIM_PeriodElapsedCallback+0x86>
			second++;
 8003e32:	4b7c      	ldr	r3, [pc, #496]	@ (8004024 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	3301      	adds	r3, #1
 8003e38:	b2da      	uxtb	r2, r3
 8003e3a:	4b7a      	ldr	r3, [pc, #488]	@ (8004024 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003e3c:	701a      	strb	r2, [r3, #0]
			if (second == 60) {
 8003e3e:	4b79      	ldr	r3, [pc, #484]	@ (8004024 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	2b3c      	cmp	r3, #60	@ 0x3c
 8003e44:	d108      	bne.n	8003e58 <HAL_TIM_PeriodElapsedCallback+0x78>
				second = 0;
 8003e46:	4b77      	ldr	r3, [pc, #476]	@ (8004024 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	701a      	strb	r2, [r3, #0]
				minute++;
 8003e4c:	4b76      	ldr	r3, [pc, #472]	@ (8004028 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	3301      	adds	r3, #1
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	4b74      	ldr	r3, [pc, #464]	@ (8004028 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003e56:	701a      	strb	r2, [r3, #0]
			}
			clock_time = 0;
 8003e58:	4971      	ldr	r1, [pc, #452]	@ (8004020 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003e5a:	f04f 0200 	mov.w	r2, #0
 8003e5e:	f04f 0300 	mov.w	r3, #0
 8003e62:	e9c1 2300 	strd	r2, r3, [r1]
		}

		if (sw1 == true && Press_Time <= 2610) { //  press  
 8003e66:	4b71      	ldr	r3, [pc, #452]	@ (800402c <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00b      	beq.n	8003e86 <HAL_TIM_PeriodElapsedCallback+0xa6>
 8003e6e:	4b70      	ldr	r3, [pc, #448]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003e70:	881b      	ldrh	r3, [r3, #0]
 8003e72:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d805      	bhi.n	8003e86 <HAL_TIM_PeriodElapsedCallback+0xa6>
			Press_Time++;
 8003e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	4b6b      	ldr	r3, [pc, #428]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003e84:	801a      	strh	r2, [r3, #0]
		}
		if (sw2 == true && Press_Time <= 2610) { //  press  
 8003e86:	4b6b      	ldr	r3, [pc, #428]	@ (8004034 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_TIM_PeriodElapsedCallback+0xc6>
 8003e8e:	4b68      	ldr	r3, [pc, #416]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d805      	bhi.n	8003ea6 <HAL_TIM_PeriodElapsedCallback+0xc6>
			Press_Time++;
 8003e9a:	4b65      	ldr	r3, [pc, #404]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	4b63      	ldr	r3, [pc, #396]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003ea4:	801a      	strh	r2, [r3, #0]
		}
		if (sw3 == true && Press_Time <= 2610) { //  press  
 8003ea6:	4b64      	ldr	r3, [pc, #400]	@ (8004038 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00b      	beq.n	8003ec6 <HAL_TIM_PeriodElapsedCallback+0xe6>
 8003eae:	4b60      	ldr	r3, [pc, #384]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003eb0:	881b      	ldrh	r3, [r3, #0]
 8003eb2:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d805      	bhi.n	8003ec6 <HAL_TIM_PeriodElapsedCallback+0xe6>
			Press_Time++;
 8003eba:	4b5d      	ldr	r3, [pc, #372]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003ebc:	881b      	ldrh	r3, [r3, #0]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	b29a      	uxth	r2, r3
 8003ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003ec4:	801a      	strh	r2, [r3, #0]
		}
		if (sw4 == true && Press_Time <= 2610) { //  press  
 8003ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800403c <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00b      	beq.n	8003ee6 <HAL_TIM_PeriodElapsedCallback+0x106>
 8003ece:	4b58      	ldr	r3, [pc, #352]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003ed0:	881b      	ldrh	r3, [r3, #0]
 8003ed2:	f640 2232 	movw	r2, #2610	@ 0xa32
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d805      	bhi.n	8003ee6 <HAL_TIM_PeriodElapsedCallback+0x106>
			Press_Time++;
 8003eda:	4b55      	ldr	r3, [pc, #340]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	b29a      	uxth	r2, r3
 8003ee2:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003ee4:	801a      	strh	r2, [r3, #0]
		}

		if (stopwatch_running == true) {
 8003ee6:	4b56      	ldr	r3, [pc, #344]	@ (8004040 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d009      	beq.n	8003f02 <HAL_TIM_PeriodElapsedCallback+0x122>
			stopwatch_time++;
 8003eee:	4b55      	ldr	r3, [pc, #340]	@ (8004044 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef4:	f112 0801 	adds.w	r8, r2, #1
 8003ef8:	f143 0900 	adc.w	r9, r3, #0
 8003efc:	4b51      	ldr	r3, [pc, #324]	@ (8004044 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003efe:	e9c3 8900 	strd	r8, r9, [r3]
		}
		if (timer_start && timer_time_tmp > 0) {
 8003f02:	4b51      	ldr	r3, [pc, #324]	@ (8004048 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d00d      	beq.n	8003f26 <HAL_TIM_PeriodElapsedCallback+0x146>
 8003f0a:	4b50      	ldr	r3, [pc, #320]	@ (800404c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f10:	4313      	orrs	r3, r2
 8003f12:	d008      	beq.n	8003f26 <HAL_TIM_PeriodElapsedCallback+0x146>
			timer_time_tmp--;
 8003f14:	4b4d      	ldr	r3, [pc, #308]	@ (800404c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1a:	1e54      	subs	r4, r2, #1
 8003f1c:	f143 35ff 	adc.w	r5, r3, #4294967295
 8003f20:	4b4a      	ldr	r3, [pc, #296]	@ (800404c <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003f22:	e9c3 4500 	strd	r4, r5, [r3]
		}

		if (minute >= 60) {
 8003f26:	4b40      	ldr	r3, [pc, #256]	@ (8004028 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b3b      	cmp	r3, #59	@ 0x3b
 8003f2c:	d908      	bls.n	8003f40 <HAL_TIM_PeriodElapsedCallback+0x160>
			minute = 0;
 8003f2e:	4b3e      	ldr	r3, [pc, #248]	@ (8004028 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]
			hour++;
 8003f34:	4b46      	ldr	r3, [pc, #280]	@ (8004050 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	b2da      	uxtb	r2, r3
 8003f3c:	4b44      	ldr	r3, [pc, #272]	@ (8004050 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003f3e:	701a      	strb	r2, [r3, #0]
		}

		if (hour >= 24) {
 8003f40:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b17      	cmp	r3, #23
 8003f46:	d908      	bls.n	8003f5a <HAL_TIM_PeriodElapsedCallback+0x17a>
			hour = 0;
 8003f48:	4b41      	ldr	r3, [pc, #260]	@ (8004050 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	701a      	strb	r2, [r3, #0]
			day++;
 8003f4e:	4b41      	ldr	r3, [pc, #260]	@ (8004054 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	3301      	adds	r3, #1
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	4b3f      	ldr	r3, [pc, #252]	@ (8004054 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003f58:	701a      	strb	r2, [r3, #0]
		}
		if (Press_Time > 0 && Press_Time <= 100) {
 8003f5a:	4b35      	ldr	r3, [pc, #212]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003f5c:	881b      	ldrh	r3, [r3, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d012      	beq.n	8003f88 <HAL_TIM_PeriodElapsedCallback+0x1a8>
 8003f62:	4b33      	ldr	r3, [pc, #204]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	2b64      	cmp	r3, #100	@ 0x64
 8003f68:	d80e      	bhi.n	8003f88 <HAL_TIM_PeriodElapsedCallback+0x1a8>
		    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	483a      	ldr	r0, [pc, #232]	@ (8004058 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003f6e:	f001 fc85 	bl	800587c <HAL_TIM_PWM_Start>
		    TIM2->ARR = 1000 - 1; //   
 8003f72:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f76:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
		    TIM2->CCR1 = 500; //    
 8003f7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003f80:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003f84:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f86:	e041      	b.n	800400c <HAL_TIM_PeriodElapsedCallback+0x22c>
		} else if (Press_Time >= 700 && Press_Time <= 800) {
 8003f88:	4b29      	ldr	r3, [pc, #164]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8003f90:	d313      	bcc.n	8003fba <HAL_TIM_PeriodElapsedCallback+0x1da>
 8003f92:	4b27      	ldr	r3, [pc, #156]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8003f9a:	d80e      	bhi.n	8003fba <HAL_TIM_PeriodElapsedCallback+0x1da>
		    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	482e      	ldr	r0, [pc, #184]	@ (8004058 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003fa0:	f001 fc6c 	bl	800587c <HAL_TIM_PWM_Start>
		    TIM2->ARR = 800 - 1; //  
 8003fa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003fa8:	f240 321f 	movw	r2, #799	@ 0x31f
 8003fac:	62da      	str	r2, [r3, #44]	@ 0x2c
		    TIM2->CCR1 = 400; //    (50% duty cycle)
 8003fae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003fb2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003fb6:	635a      	str	r2, [r3, #52]	@ 0x34
 8003fb8:	e028      	b.n	800400c <HAL_TIM_PeriodElapsedCallback+0x22c>
		} else if (Press_Time >= 2500 && Press_Time <= 2600) {
 8003fba:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d914      	bls.n	8003ff0 <HAL_TIM_PeriodElapsedCallback+0x210>
 8003fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004030 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003fc8:	881b      	ldrh	r3, [r3, #0]
 8003fca:	f640 2228 	movw	r2, #2600	@ 0xa28
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d80e      	bhi.n	8003ff0 <HAL_TIM_PeriodElapsedCallback+0x210>
		    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM  
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4820      	ldr	r0, [pc, #128]	@ (8004058 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003fd6:	f001 fc51 	bl	800587c <HAL_TIM_PWM_Start>
		    TIM2->ARR = 600 - 1; //   
 8003fda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003fde:	f240 2257 	movw	r2, #599	@ 0x257
 8003fe2:	62da      	str	r2, [r3, #44]	@ 0x2c
		    TIM2->CCR1 = 300; //    
 8003fe4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003fe8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003fec:	635a      	str	r2, [r3, #52]	@ 0x34
 8003fee:	e00d      	b.n	800400c <HAL_TIM_PeriodElapsedCallback+0x22c>
		} else {
		    HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1); // PWM  
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	4819      	ldr	r0, [pc, #100]	@ (8004058 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003ff4:	f001 fd0a 	bl	8005a0c <HAL_TIM_PWM_Stop>
		    TIM2->ARR = 1000 - 1; //   
 8003ff8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003ffc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004000:	62da      	str	r2, [r3, #44]	@ 0x2c
		    TIM2->CCR1 = 0; //   0 
 8004002:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004006:	2200      	movs	r2, #0
 8004008:	635a      	str	r2, [r3, #52]	@ 0x34
		}

	}
}
 800400a:	e7ff      	b.n	800400c <HAL_TIM_PeriodElapsedCallback+0x22c>
 800400c:	bf00      	nop
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004016:	bf00      	nop
 8004018:	40001400 	.word	0x40001400
 800401c:	20000128 	.word	0x20000128
 8004020:	20000148 	.word	0x20000148
 8004024:	20000003 	.word	0x20000003
 8004028:	20000002 	.word	0x20000002
 800402c:	2000011c 	.word	0x2000011c
 8004030:	20000144 	.word	0x20000144
 8004034:	2000011d 	.word	0x2000011d
 8004038:	2000011e 	.word	0x2000011e
 800403c:	2000011f 	.word	0x2000011f
 8004040:	200001c2 	.word	0x200001c2
 8004044:	20000168 	.word	0x20000168
 8004048:	200001da 	.word	0x200001da
 800404c:	200001d0 	.word	0x200001d0
 8004050:	20000001 	.word	0x20000001
 8004054:	20000007 	.word	0x20000007
 8004058:	2000008c 	.word	0x2000008c

0800405c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //  
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3) {
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	2b08      	cmp	r3, #8
 800406a:	f040 80ab 	bne.w	80041c4 <HAL_GPIO_EXTI_Callback+0x168>
		if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3) == GPIO_PIN_SET) { // GPIOE  GPIO_PIN_3    (  ) 
 800406e:	2108      	movs	r1, #8
 8004070:	4898      	ldr	r0, [pc, #608]	@ (80042d4 <HAL_GPIO_EXTI_Callback+0x278>)
 8004072:	f000 fe21 	bl	8004cb8 <HAL_GPIO_ReadPin>
 8004076:	4603      	mov	r3, r0
 8004078:	2b01      	cmp	r3, #1
 800407a:	d113      	bne.n	80040a4 <HAL_GPIO_EXTI_Callback+0x48>
			if (sw1 == false) { //     
 800407c:	4b96      	ldr	r3, [pc, #600]	@ (80042d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800407e:	781b      	ldrb	r3, [r3, #0]
 8004080:	f083 0301 	eor.w	r3, r3, #1
 8004084:	b2db      	uxtb	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 8163 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw1 = true; //     (  )
 800408c:	4b92      	ldr	r3, [pc, #584]	@ (80042d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 800408e:	2201      	movs	r2, #1
 8004090:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8004092:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004096:	4891      	ldr	r0, [pc, #580]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 8004098:	f000 fe3f 	bl	8004d1a <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 800409c:	4b90      	ldr	r3, [pc, #576]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 800409e:	2200      	movs	r2, #0
 80040a0:	801a      	strh	r2, [r3, #0]
				sw4_debounced = true;
				Press_Time = 0;
			}
		}
	}
}
 80040a2:	e156      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
			if (sw1 == true) {	//    
 80040a4:	4b8c      	ldr	r3, [pc, #560]	@ (80042d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8152 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw1 = false; //     (  )
 80040ae:	4b8a      	ldr	r3, [pc, #552]	@ (80042d8 <HAL_GPIO_EXTI_Callback+0x27c>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80040b4:	2140      	movs	r1, #64	@ 0x40
 80040b6:	488b      	ldr	r0, [pc, #556]	@ (80042e4 <HAL_GPIO_EXTI_Callback+0x288>)
 80040b8:	f000 fe2f 	bl	8004d1a <HAL_GPIO_TogglePin>
				sw1_debounced = true; // sw1_debounced  true     
 80040bc:	4b8a      	ldr	r3, [pc, #552]	@ (80042e8 <HAL_GPIO_EXTI_Callback+0x28c>)
 80040be:	2201      	movs	r2, #1
 80040c0:	701a      	strb	r2, [r3, #0]
				Press_Time = 0;	// sw1   Press_Time 
 80040c2:	4b87      	ldr	r3, [pc, #540]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	801a      	strh	r2, [r3, #0]
				if (!alarm_ring) {
 80040c8:	4b88      	ldr	r3, [pc, #544]	@ (80042ec <HAL_GPIO_EXTI_Callback+0x290>)
 80040ca:	781b      	ldrb	r3, [r3, #0]
 80040cc:	f083 0301 	eor.w	r3, r3, #1
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d060      	beq.n	8004198 <HAL_GPIO_EXTI_Callback+0x13c>
					if (Press_Mode == 1 && !clock_setmode && !timer_setmode
 80040d6:	4b86      	ldr	r3, [pc, #536]	@ (80042f0 <HAL_GPIO_EXTI_Callback+0x294>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d11d      	bne.n	800411a <HAL_GPIO_EXTI_Callback+0xbe>
 80040de:	4b85      	ldr	r3, [pc, #532]	@ (80042f4 <HAL_GPIO_EXTI_Callback+0x298>)
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	f083 0301 	eor.w	r3, r3, #1
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d016      	beq.n	800411a <HAL_GPIO_EXTI_Callback+0xbe>
 80040ec:	4b82      	ldr	r3, [pc, #520]	@ (80042f8 <HAL_GPIO_EXTI_Callback+0x29c>)
 80040ee:	781b      	ldrb	r3, [r3, #0]
 80040f0:	f083 0301 	eor.w	r3, r3, #1
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00f      	beq.n	800411a <HAL_GPIO_EXTI_Callback+0xbe>
							&& !alarm_setmode) { //     
 80040fa:	4b80      	ldr	r3, [pc, #512]	@ (80042fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
 80040fe:	f083 0301 	eor.w	r3, r3, #1
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d008      	beq.n	800411a <HAL_GPIO_EXTI_Callback+0xbe>
						mode++;
 8004108:	4b7d      	ldr	r3, [pc, #500]	@ (8004300 <HAL_GPIO_EXTI_Callback+0x2a4>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	3301      	adds	r3, #1
 800410e:	b2da      	uxtb	r2, r3
 8004110:	4b7b      	ldr	r3, [pc, #492]	@ (8004300 <HAL_GPIO_EXTI_Callback+0x2a4>)
 8004112:	701a      	strb	r2, [r3, #0]
						mode_changed = true;
 8004114:	4b7b      	ldr	r3, [pc, #492]	@ (8004304 <HAL_GPIO_EXTI_Callback+0x2a8>)
 8004116:	2201      	movs	r2, #1
 8004118:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && clock_setmode) { //    
 800411a:	4b75      	ldr	r3, [pc, #468]	@ (80042f0 <HAL_GPIO_EXTI_Callback+0x294>)
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d110      	bne.n	8004144 <HAL_GPIO_EXTI_Callback+0xe8>
 8004122:	4b74      	ldr	r3, [pc, #464]	@ (80042f4 <HAL_GPIO_EXTI_Callback+0x298>)
 8004124:	781b      	ldrb	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00c      	beq.n	8004144 <HAL_GPIO_EXTI_Callback+0xe8>
						item_select++;
 800412a:	4b77      	ldr	r3, [pc, #476]	@ (8004308 <HAL_GPIO_EXTI_Callback+0x2ac>)
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	3301      	adds	r3, #1
 8004130:	b2da      	uxtb	r2, r3
 8004132:	4b75      	ldr	r3, [pc, #468]	@ (8004308 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004134:	701a      	strb	r2, [r3, #0]
						if (item_select == 6) {
 8004136:	4b74      	ldr	r3, [pc, #464]	@ (8004308 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	2b06      	cmp	r3, #6
 800413c:	d102      	bne.n	8004144 <HAL_GPIO_EXTI_Callback+0xe8>
							item_select = 0;
 800413e:	4b72      	ldr	r3, [pc, #456]	@ (8004308 <HAL_GPIO_EXTI_Callback+0x2ac>)
 8004140:	2200      	movs	r2, #0
 8004142:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && timer_setmode) { //    
 8004144:	4b6a      	ldr	r3, [pc, #424]	@ (80042f0 <HAL_GPIO_EXTI_Callback+0x294>)
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d110      	bne.n	800416e <HAL_GPIO_EXTI_Callback+0x112>
 800414c:	4b6a      	ldr	r3, [pc, #424]	@ (80042f8 <HAL_GPIO_EXTI_Callback+0x29c>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d00c      	beq.n	800416e <HAL_GPIO_EXTI_Callback+0x112>
						item_select2++;
 8004154:	4b6d      	ldr	r3, [pc, #436]	@ (800430c <HAL_GPIO_EXTI_Callback+0x2b0>)
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	3301      	adds	r3, #1
 800415a:	b2da      	uxtb	r2, r3
 800415c:	4b6b      	ldr	r3, [pc, #428]	@ (800430c <HAL_GPIO_EXTI_Callback+0x2b0>)
 800415e:	701a      	strb	r2, [r3, #0]
						if (item_select2 == 3) {
 8004160:	4b6a      	ldr	r3, [pc, #424]	@ (800430c <HAL_GPIO_EXTI_Callback+0x2b0>)
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	2b03      	cmp	r3, #3
 8004166:	d102      	bne.n	800416e <HAL_GPIO_EXTI_Callback+0x112>
							item_select2 = 0;
 8004168:	4b68      	ldr	r3, [pc, #416]	@ (800430c <HAL_GPIO_EXTI_Callback+0x2b0>)
 800416a:	2200      	movs	r2, #0
 800416c:	701a      	strb	r2, [r3, #0]
					if (Press_Mode == 1 && alarm_setmode) { //    
 800416e:	4b60      	ldr	r3, [pc, #384]	@ (80042f0 <HAL_GPIO_EXTI_Callback+0x294>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d110      	bne.n	8004198 <HAL_GPIO_EXTI_Callback+0x13c>
 8004176:	4b61      	ldr	r3, [pc, #388]	@ (80042fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00c      	beq.n	8004198 <HAL_GPIO_EXTI_Callback+0x13c>
						item_select3++;
 800417e:	4b64      	ldr	r3, [pc, #400]	@ (8004310 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	3301      	adds	r3, #1
 8004184:	b2da      	uxtb	r2, r3
 8004186:	4b62      	ldr	r3, [pc, #392]	@ (8004310 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004188:	701a      	strb	r2, [r3, #0]
						if (item_select3 == 4) {
 800418a:	4b61      	ldr	r3, [pc, #388]	@ (8004310 <HAL_GPIO_EXTI_Callback+0x2b4>)
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b04      	cmp	r3, #4
 8004190:	d102      	bne.n	8004198 <HAL_GPIO_EXTI_Callback+0x13c>
							item_select3 = 0;
 8004192:	4b5f      	ldr	r3, [pc, #380]	@ (8004310 <HAL_GPIO_EXTI_Callback+0x2b4>)
 8004194:	2200      	movs	r2, #0
 8004196:	701a      	strb	r2, [r3, #0]
				if (alarm_ring && !alarm_setmode) {
 8004198:	4b54      	ldr	r3, [pc, #336]	@ (80042ec <HAL_GPIO_EXTI_Callback+0x290>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 80d8 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
 80041a2:	4b56      	ldr	r3, [pc, #344]	@ (80042fc <HAL_GPIO_EXTI_Callback+0x2a0>)
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	f083 0301 	eor.w	r3, r3, #1
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 80d0 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
					alarm_ring = false;
 80041b2:	4b4e      	ldr	r3, [pc, #312]	@ (80042ec <HAL_GPIO_EXTI_Callback+0x290>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80041b8:	2201      	movs	r2, #1
 80041ba:	2101      	movs	r1, #1
 80041bc:	4855      	ldr	r0, [pc, #340]	@ (8004314 <HAL_GPIO_EXTI_Callback+0x2b8>)
 80041be:	f000 fd93 	bl	8004ce8 <HAL_GPIO_WritePin>
}
 80041c2:	e0c6      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
	else if (GPIO_Pin == GPIO_PIN_15) {
 80041c4:	88fb      	ldrh	r3, [r7, #6]
 80041c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ca:	d12e      	bne.n	800422a <HAL_GPIO_EXTI_Callback+0x1ce>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_SET) { // GPIOC  GPIO_PIN_15    (  ) 
 80041cc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80041d0:	4844      	ldr	r0, [pc, #272]	@ (80042e4 <HAL_GPIO_EXTI_Callback+0x288>)
 80041d2:	f000 fd71 	bl	8004cb8 <HAL_GPIO_ReadPin>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d113      	bne.n	8004204 <HAL_GPIO_EXTI_Callback+0x1a8>
			if (sw2 == false) { 	//     
 80041dc:	4b4e      	ldr	r3, [pc, #312]	@ (8004318 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	f083 0301 	eor.w	r3, r3, #1
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f000 80b3 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw2 = true; 	//     (  )
 80041ec:	4b4a      	ldr	r3, [pc, #296]	@ (8004318 <HAL_GPIO_EXTI_Callback+0x2bc>)
 80041ee:	2201      	movs	r2, #1
 80041f0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80041f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80041f6:	4839      	ldr	r0, [pc, #228]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 80041f8:	f000 fd8f 	bl	8004d1a <HAL_GPIO_TogglePin>
				Press_Time = 0; 	// sw2   Press_Time 
 80041fc:	4b38      	ldr	r3, [pc, #224]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80041fe:	2200      	movs	r2, #0
 8004200:	801a      	strh	r2, [r3, #0]
}
 8004202:	e0a6      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
			if (sw2 == true) { 	//    
 8004204:	4b44      	ldr	r3, [pc, #272]	@ (8004318 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 80a2 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw2 = false; 	//     (  )
 800420e:	4b42      	ldr	r3, [pc, #264]	@ (8004318 <HAL_GPIO_EXTI_Callback+0x2bc>)
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8004214:	2140      	movs	r1, #64	@ 0x40
 8004216:	4833      	ldr	r0, [pc, #204]	@ (80042e4 <HAL_GPIO_EXTI_Callback+0x288>)
 8004218:	f000 fd7f 	bl	8004d1a <HAL_GPIO_TogglePin>
				sw2_debounced = true; // sw2_debounced  true     
 800421c:	4b3f      	ldr	r3, [pc, #252]	@ (800431c <HAL_GPIO_EXTI_Callback+0x2c0>)
 800421e:	2201      	movs	r2, #1
 8004220:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; 	// sw1   Press_Time 
 8004222:	4b2f      	ldr	r3, [pc, #188]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8004224:	2200      	movs	r2, #0
 8004226:	801a      	strh	r2, [r3, #0]
}
 8004228:	e093      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
	else if (GPIO_Pin == GPIO_PIN_4) {
 800422a:	88fb      	ldrh	r3, [r7, #6]
 800422c:	2b10      	cmp	r3, #16
 800422e:	d132      	bne.n	8004296 <HAL_GPIO_EXTI_Callback+0x23a>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4) == GPIO_PIN_SET) {
 8004230:	2110      	movs	r1, #16
 8004232:	482a      	ldr	r0, [pc, #168]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 8004234:	f000 fd40 	bl	8004cb8 <HAL_GPIO_ReadPin>
 8004238:	4603      	mov	r3, r0
 800423a:	2b01      	cmp	r3, #1
 800423c:	d116      	bne.n	800426c <HAL_GPIO_EXTI_Callback+0x210>
			if (sw3 == false) {
 800423e:	4b38      	ldr	r3, [pc, #224]	@ (8004320 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	f083 0301 	eor.w	r3, r3, #1
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 8082 	beq.w	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw3 = true;
 800424e:	4b34      	ldr	r3, [pc, #208]	@ (8004320 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8004250:	2201      	movs	r2, #1
 8004252:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8004254:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004258:	4820      	ldr	r0, [pc, #128]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 800425a:	f000 fd5e 	bl	8004d1a <HAL_GPIO_TogglePin>
				sw3_debounced2 = true;
 800425e:	4b31      	ldr	r3, [pc, #196]	@ (8004324 <HAL_GPIO_EXTI_Callback+0x2c8>)
 8004260:	2201      	movs	r2, #1
 8004262:	701a      	strb	r2, [r3, #0]
				Press_Time = 0; // sw1   Press_Time 
 8004264:	4b1e      	ldr	r3, [pc, #120]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8004266:	2200      	movs	r2, #0
 8004268:	801a      	strh	r2, [r3, #0]
}
 800426a:	e072      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
			if (sw3 == true) {
 800426c:	4b2c      	ldr	r3, [pc, #176]	@ (8004320 <HAL_GPIO_EXTI_Callback+0x2c4>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d06e      	beq.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw3 = false;
 8004274:	4b2a      	ldr	r3, [pc, #168]	@ (8004320 <HAL_GPIO_EXTI_Callback+0x2c4>)
 8004276:	2200      	movs	r2, #0
 8004278:	701a      	strb	r2, [r3, #0]
				sw3_debounced2 = false;
 800427a:	4b2a      	ldr	r3, [pc, #168]	@ (8004324 <HAL_GPIO_EXTI_Callback+0x2c8>)
 800427c:	2200      	movs	r2, #0
 800427e:	701a      	strb	r2, [r3, #0]
				sw3_debounced = true;
 8004280:	4b29      	ldr	r3, [pc, #164]	@ (8004328 <HAL_GPIO_EXTI_Callback+0x2cc>)
 8004282:	2201      	movs	r2, #1
 8004284:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8004286:	2140      	movs	r1, #64	@ 0x40
 8004288:	4816      	ldr	r0, [pc, #88]	@ (80042e4 <HAL_GPIO_EXTI_Callback+0x288>)
 800428a:	f000 fd46 	bl	8004d1a <HAL_GPIO_TogglePin>
				Press_Time = 0;
 800428e:	4b14      	ldr	r3, [pc, #80]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 8004290:	2200      	movs	r2, #0
 8004292:	801a      	strh	r2, [r3, #0]
}
 8004294:	e05d      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
	else if (GPIO_Pin == GPIO_PIN_10) {
 8004296:	88fb      	ldrh	r3, [r7, #6]
 8004298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429c:	d159      	bne.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
		if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10) == GPIO_PIN_SET) {
 800429e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80042a2:	480e      	ldr	r0, [pc, #56]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 80042a4:	f000 fd08 	bl	8004cb8 <HAL_GPIO_ReadPin>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d140      	bne.n	8004330 <HAL_GPIO_EXTI_Callback+0x2d4>
			if (sw4 == false) {
 80042ae:	4b1f      	ldr	r3, [pc, #124]	@ (800432c <HAL_GPIO_EXTI_Callback+0x2d0>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	f083 0301 	eor.w	r3, r3, #1
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d04a      	beq.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw4 = true;
 80042bc:	4b1b      	ldr	r3, [pc, #108]	@ (800432c <HAL_GPIO_EXTI_Callback+0x2d0>)
 80042be:	2201      	movs	r2, #1
 80042c0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80042c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80042c6:	4805      	ldr	r0, [pc, #20]	@ (80042dc <HAL_GPIO_EXTI_Callback+0x280>)
 80042c8:	f000 fd27 	bl	8004d1a <HAL_GPIO_TogglePin>
				Press_Time = 0; // sw1   Press_Time 
 80042cc:	4b04      	ldr	r3, [pc, #16]	@ (80042e0 <HAL_GPIO_EXTI_Callback+0x284>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	801a      	strh	r2, [r3, #0]
}
 80042d2:	e03e      	b.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
 80042d4:	40021000 	.word	0x40021000
 80042d8:	2000011c 	.word	0x2000011c
 80042dc:	40020c00 	.word	0x40020c00
 80042e0:	20000144 	.word	0x20000144
 80042e4:	40020800 	.word	0x40020800
 80042e8:	20000120 	.word	0x20000120
 80042ec:	20000167 	.word	0x20000167
 80042f0:	20000146 	.word	0x20000146
 80042f4:	20000152 	.word	0x20000152
 80042f8:	200001d8 	.word	0x200001d8
 80042fc:	20000154 	.word	0x20000154
 8004300:	20000000 	.word	0x20000000
 8004304:	20000147 	.word	0x20000147
 8004308:	20000153 	.word	0x20000153
 800430c:	200001d9 	.word	0x200001d9
 8004310:	20000166 	.word	0x20000166
 8004314:	40020400 	.word	0x40020400
 8004318:	2000011d 	.word	0x2000011d
 800431c:	20000121 	.word	0x20000121
 8004320:	2000011e 	.word	0x2000011e
 8004324:	20000122 	.word	0x20000122
 8004328:	20000123 	.word	0x20000123
 800432c:	2000011f 	.word	0x2000011f
			if (sw4 == true) {
 8004330:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <HAL_GPIO_EXTI_Callback+0x300>)
 8004332:	781b      	ldrb	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00c      	beq.n	8004352 <HAL_GPIO_EXTI_Callback+0x2f6>
				sw4 = false;
 8004338:	4b08      	ldr	r3, [pc, #32]	@ (800435c <HAL_GPIO_EXTI_Callback+0x300>)
 800433a:	2200      	movs	r2, #0
 800433c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 800433e:	2140      	movs	r1, #64	@ 0x40
 8004340:	4807      	ldr	r0, [pc, #28]	@ (8004360 <HAL_GPIO_EXTI_Callback+0x304>)
 8004342:	f000 fcea 	bl	8004d1a <HAL_GPIO_TogglePin>
				sw4_debounced = true;
 8004346:	4b07      	ldr	r3, [pc, #28]	@ (8004364 <HAL_GPIO_EXTI_Callback+0x308>)
 8004348:	2201      	movs	r2, #1
 800434a:	701a      	strb	r2, [r3, #0]
				Press_Time = 0;
 800434c:	4b06      	ldr	r3, [pc, #24]	@ (8004368 <HAL_GPIO_EXTI_Callback+0x30c>)
 800434e:	2200      	movs	r2, #0
 8004350:	801a      	strh	r2, [r3, #0]
}
 8004352:	bf00      	nop
 8004354:	3708      	adds	r7, #8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	2000011f 	.word	0x2000011f
 8004360:	40020800 	.word	0x40020800
 8004364:	20000124 	.word	0x20000124
 8004368:	20000144 	.word	0x20000144

0800436c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004370:	b672      	cpsid	i
}
 8004372:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8004374:	bf00      	nop
 8004376:	e7fd      	b.n	8004374 <Error_Handler+0x8>

08004378 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800437e:	2300      	movs	r3, #0
 8004380:	607b      	str	r3, [r7, #4]
 8004382:	4b10      	ldr	r3, [pc, #64]	@ (80043c4 <HAL_MspInit+0x4c>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004386:	4a0f      	ldr	r2, [pc, #60]	@ (80043c4 <HAL_MspInit+0x4c>)
 8004388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800438c:	6453      	str	r3, [r2, #68]	@ 0x44
 800438e:	4b0d      	ldr	r3, [pc, #52]	@ (80043c4 <HAL_MspInit+0x4c>)
 8004390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004392:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004396:	607b      	str	r3, [r7, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800439a:	2300      	movs	r3, #0
 800439c:	603b      	str	r3, [r7, #0]
 800439e:	4b09      	ldr	r3, [pc, #36]	@ (80043c4 <HAL_MspInit+0x4c>)
 80043a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a2:	4a08      	ldr	r2, [pc, #32]	@ (80043c4 <HAL_MspInit+0x4c>)
 80043a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043aa:	4b06      	ldr	r3, [pc, #24]	@ (80043c4 <HAL_MspInit+0x4c>)
 80043ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b2:	603b      	str	r3, [r7, #0]
 80043b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800

080043c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d8:	d10e      	bne.n	80043f8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	4b13      	ldr	r3, [pc, #76]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	4a12      	ldr	r2, [pc, #72]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ea:	4b10      	ldr	r3, [pc, #64]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	f003 0301 	and.w	r3, r3, #1
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80043f6:	e012      	b.n	800441e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM7)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004430 <HAL_TIM_Base_MspInit+0x68>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d10d      	bne.n	800441e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	4b09      	ldr	r3, [pc, #36]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 8004408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440a:	4a08      	ldr	r2, [pc, #32]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 800440c:	f043 0320 	orr.w	r3, r3, #32
 8004410:	6413      	str	r3, [r2, #64]	@ 0x40
 8004412:	4b06      	ldr	r3, [pc, #24]	@ (800442c <HAL_TIM_Base_MspInit+0x64>)
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	f003 0320 	and.w	r3, r3, #32
 800441a:	60bb      	str	r3, [r7, #8]
 800441c:	68bb      	ldr	r3, [r7, #8]
}
 800441e:	bf00      	nop
 8004420:	3714      	adds	r7, #20
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	40023800 	.word	0x40023800
 8004430:	40001400 	.word	0x40001400

08004434 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800443c:	f107 030c 	add.w	r3, r7, #12
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	60da      	str	r2, [r3, #12]
 800444a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004454:	d11d      	bne.n	8004492 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004456:	2300      	movs	r3, #0
 8004458:	60bb      	str	r3, [r7, #8]
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <HAL_TIM_MspPostInit+0x68>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800445e:	4a0f      	ldr	r2, [pc, #60]	@ (800449c <HAL_TIM_MspPostInit+0x68>)
 8004460:	f043 0301 	orr.w	r3, r3, #1
 8004464:	6313      	str	r3, [r2, #48]	@ 0x30
 8004466:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <HAL_TIM_MspPostInit+0x68>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	60bb      	str	r3, [r7, #8]
 8004470:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004472:	2320      	movs	r3, #32
 8004474:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004476:	2302      	movs	r3, #2
 8004478:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447a:	2300      	movs	r3, #0
 800447c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800447e:	2300      	movs	r3, #0
 8004480:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004482:	2301      	movs	r3, #1
 8004484:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004486:	f107 030c 	add.w	r3, r7, #12
 800448a:	4619      	mov	r1, r3
 800448c:	4804      	ldr	r0, [pc, #16]	@ (80044a0 <HAL_TIM_MspPostInit+0x6c>)
 800448e:	f000 fa77 	bl	8004980 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004492:	bf00      	nop
 8004494:	3720      	adds	r7, #32
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40023800 	.word	0x40023800
 80044a0:	40020000 	.word	0x40020000

080044a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80044a8:	bf00      	nop
 80044aa:	e7fd      	b.n	80044a8 <NMI_Handler+0x4>

080044ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <HardFault_Handler+0x4>

080044b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044b8:	bf00      	nop
 80044ba:	e7fd      	b.n	80044b8 <MemManage_Handler+0x4>

080044bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044bc:	b480      	push	{r7}
 80044be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044c0:	bf00      	nop
 80044c2:	e7fd      	b.n	80044c0 <BusFault_Handler+0x4>

080044c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044c8:	bf00      	nop
 80044ca:	e7fd      	b.n	80044c8 <UsageFault_Handler+0x4>

080044cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044d0:	bf00      	nop
 80044d2:	46bd      	mov	sp, r7
 80044d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d8:	4770      	bx	lr

080044da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044da:	b480      	push	{r7}
 80044dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044de:	bf00      	nop
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr

080044e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044ec:	bf00      	nop
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044fa:	f000 f8eb 	bl	80046d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044fe:	bf00      	nop
 8004500:	bd80      	pop	{r7, pc}

08004502 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8004506:	2008      	movs	r0, #8
 8004508:	f000 fc22 	bl	8004d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800450c:	bf00      	nop
 800450e:	bd80      	pop	{r7, pc}

08004510 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004514:	2010      	movs	r0, #16
 8004516:	f000 fc1b 	bl	8004d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800451a:	bf00      	nop
 800451c:	bd80      	pop	{r7, pc}

0800451e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8004522:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004526:	f000 fc13 	bl	8004d50 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800452a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800452e:	f000 fc0f 	bl	8004d50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004532:	bf00      	nop
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800453c:	4802      	ldr	r0, [pc, #8]	@ (8004548 <TIM7_IRQHandler+0x10>)
 800453e:	f001 fad5 	bl	8005aec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	200000d4 	.word	0x200000d4

0800454c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004554:	4a14      	ldr	r2, [pc, #80]	@ (80045a8 <_sbrk+0x5c>)
 8004556:	4b15      	ldr	r3, [pc, #84]	@ (80045ac <_sbrk+0x60>)
 8004558:	1ad3      	subs	r3, r2, r3
 800455a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004560:	4b13      	ldr	r3, [pc, #76]	@ (80045b0 <_sbrk+0x64>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d102      	bne.n	800456e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004568:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <_sbrk+0x64>)
 800456a:	4a12      	ldr	r2, [pc, #72]	@ (80045b4 <_sbrk+0x68>)
 800456c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800456e:	4b10      	ldr	r3, [pc, #64]	@ (80045b0 <_sbrk+0x64>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4413      	add	r3, r2
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	429a      	cmp	r2, r3
 800457a:	d207      	bcs.n	800458c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800457c:	f002 f92c 	bl	80067d8 <__errno>
 8004580:	4603      	mov	r3, r0
 8004582:	220c      	movs	r2, #12
 8004584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004586:	f04f 33ff 	mov.w	r3, #4294967295
 800458a:	e009      	b.n	80045a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800458c:	4b08      	ldr	r3, [pc, #32]	@ (80045b0 <_sbrk+0x64>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004592:	4b07      	ldr	r3, [pc, #28]	@ (80045b0 <_sbrk+0x64>)
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4413      	add	r3, r2
 800459a:	4a05      	ldr	r2, [pc, #20]	@ (80045b0 <_sbrk+0x64>)
 800459c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800459e:	68fb      	ldr	r3, [r7, #12]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20020000 	.word	0x20020000
 80045ac:	00000400 	.word	0x00000400
 80045b0:	200001dc 	.word	0x200001dc
 80045b4:	20000330 	.word	0x20000330

080045b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045bc:	4b06      	ldr	r3, [pc, #24]	@ (80045d8 <SystemInit+0x20>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	4a05      	ldr	r2, [pc, #20]	@ (80045d8 <SystemInit+0x20>)
 80045c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80045c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045cc:	bf00      	nop
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	e000ed00 	.word	0xe000ed00

080045dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80045dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004614 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80045e0:	f7ff ffea 	bl	80045b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80045e4:	480c      	ldr	r0, [pc, #48]	@ (8004618 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80045e6:	490d      	ldr	r1, [pc, #52]	@ (800461c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80045e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004620 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80045ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045ec:	e002      	b.n	80045f4 <LoopCopyDataInit>

080045ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80045f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80045f2:	3304      	adds	r3, #4

080045f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80045f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80045f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80045f8:	d3f9      	bcc.n	80045ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80045fa:	4a0a      	ldr	r2, [pc, #40]	@ (8004624 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80045fc:	4c0a      	ldr	r4, [pc, #40]	@ (8004628 <LoopFillZerobss+0x22>)
  movs r3, #0
 80045fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004600:	e001      	b.n	8004606 <LoopFillZerobss>

08004602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004604:	3204      	adds	r2, #4

08004606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004608:	d3fb      	bcc.n	8004602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800460a:	f002 f8eb 	bl	80067e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800460e:	f7fc fec5 	bl	800139c <main>
  bx  lr    
 8004612:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004614:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800461c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8004620:	0800730c 	.word	0x0800730c
  ldr r2, =_sbss
 8004624:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8004628:	2000032c 	.word	0x2000032c

0800462c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800462c:	e7fe      	b.n	800462c <ADC_IRQHandler>
	...

08004630 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004634:	4b0e      	ldr	r3, [pc, #56]	@ (8004670 <HAL_Init+0x40>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a0d      	ldr	r2, [pc, #52]	@ (8004670 <HAL_Init+0x40>)
 800463a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800463e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004640:	4b0b      	ldr	r3, [pc, #44]	@ (8004670 <HAL_Init+0x40>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a0a      	ldr	r2, [pc, #40]	@ (8004670 <HAL_Init+0x40>)
 8004646:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800464a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800464c:	4b08      	ldr	r3, [pc, #32]	@ (8004670 <HAL_Init+0x40>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a07      	ldr	r2, [pc, #28]	@ (8004670 <HAL_Init+0x40>)
 8004652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004656:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004658:	2003      	movs	r0, #3
 800465a:	f000 f94f 	bl	80048fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800465e:	200f      	movs	r0, #15
 8004660:	f000 f808 	bl	8004674 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004664:	f7ff fe88 	bl	8004378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	40023c00 	.word	0x40023c00

08004674 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800467c:	4b12      	ldr	r3, [pc, #72]	@ (80046c8 <HAL_InitTick+0x54>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	4b12      	ldr	r3, [pc, #72]	@ (80046cc <HAL_InitTick+0x58>)
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	4619      	mov	r1, r3
 8004686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800468a:	fbb3 f3f1 	udiv	r3, r3, r1
 800468e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004692:	4618      	mov	r0, r3
 8004694:	f000 f967 	bl	8004966 <HAL_SYSTICK_Config>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d001      	beq.n	80046a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e00e      	b.n	80046c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b0f      	cmp	r3, #15
 80046a6:	d80a      	bhi.n	80046be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046a8:	2200      	movs	r2, #0
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	f04f 30ff 	mov.w	r0, #4294967295
 80046b0:	f000 f92f 	bl	8004912 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046b4:	4a06      	ldr	r2, [pc, #24]	@ (80046d0 <HAL_InitTick+0x5c>)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
 80046bc:	e000      	b.n	80046c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	20000010 	.word	0x20000010
 80046cc:	20000018 	.word	0x20000018
 80046d0:	20000014 	.word	0x20000014

080046d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046d8:	4b06      	ldr	r3, [pc, #24]	@ (80046f4 <HAL_IncTick+0x20>)
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <HAL_IncTick+0x24>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4413      	add	r3, r2
 80046e4:	4a04      	ldr	r2, [pc, #16]	@ (80046f8 <HAL_IncTick+0x24>)
 80046e6:	6013      	str	r3, [r2, #0]
}
 80046e8:	bf00      	nop
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	20000018 	.word	0x20000018
 80046f8:	200001e0 	.word	0x200001e0

080046fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004700:	4b03      	ldr	r3, [pc, #12]	@ (8004710 <HAL_GetTick+0x14>)
 8004702:	681b      	ldr	r3, [r3, #0]
}
 8004704:	4618      	mov	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	200001e0 	.word	0x200001e0

08004714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800471c:	f7ff ffee 	bl	80046fc <HAL_GetTick>
 8004720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d005      	beq.n	800473a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800472e:	4b0a      	ldr	r3, [pc, #40]	@ (8004758 <HAL_Delay+0x44>)
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	461a      	mov	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4413      	add	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800473a:	bf00      	nop
 800473c:	f7ff ffde 	bl	80046fc <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	429a      	cmp	r2, r3
 800474a:	d8f7      	bhi.n	800473c <HAL_Delay+0x28>
  {
  }
}
 800474c:	bf00      	nop
 800474e:	bf00      	nop
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	20000018 	.word	0x20000018

0800475c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800476c:	4b0c      	ldr	r3, [pc, #48]	@ (80047a0 <__NVIC_SetPriorityGrouping+0x44>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004778:	4013      	ands	r3, r2
 800477a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004784:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004788:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800478c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800478e:	4a04      	ldr	r2, [pc, #16]	@ (80047a0 <__NVIC_SetPriorityGrouping+0x44>)
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	60d3      	str	r3, [r2, #12]
}
 8004794:	bf00      	nop
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr
 80047a0:	e000ed00 	.word	0xe000ed00

080047a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047a8:	4b04      	ldr	r3, [pc, #16]	@ (80047bc <__NVIC_GetPriorityGrouping+0x18>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	0a1b      	lsrs	r3, r3, #8
 80047ae:	f003 0307 	and.w	r3, r3, #7
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	e000ed00 	.word	0xe000ed00

080047c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	db0b      	blt.n	80047ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d2:	79fb      	ldrb	r3, [r7, #7]
 80047d4:	f003 021f 	and.w	r2, r3, #31
 80047d8:	4907      	ldr	r1, [pc, #28]	@ (80047f8 <__NVIC_EnableIRQ+0x38>)
 80047da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047de:	095b      	lsrs	r3, r3, #5
 80047e0:	2001      	movs	r0, #1
 80047e2:	fa00 f202 	lsl.w	r2, r0, r2
 80047e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	e000e100 	.word	0xe000e100

080047fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	6039      	str	r1, [r7, #0]
 8004806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800480c:	2b00      	cmp	r3, #0
 800480e:	db0a      	blt.n	8004826 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	490c      	ldr	r1, [pc, #48]	@ (8004848 <__NVIC_SetPriority+0x4c>)
 8004816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481a:	0112      	lsls	r2, r2, #4
 800481c:	b2d2      	uxtb	r2, r2
 800481e:	440b      	add	r3, r1
 8004820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004824:	e00a      	b.n	800483c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	b2da      	uxtb	r2, r3
 800482a:	4908      	ldr	r1, [pc, #32]	@ (800484c <__NVIC_SetPriority+0x50>)
 800482c:	79fb      	ldrb	r3, [r7, #7]
 800482e:	f003 030f 	and.w	r3, r3, #15
 8004832:	3b04      	subs	r3, #4
 8004834:	0112      	lsls	r2, r2, #4
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	440b      	add	r3, r1
 800483a:	761a      	strb	r2, [r3, #24]
}
 800483c:	bf00      	nop
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	e000e100 	.word	0xe000e100
 800484c:	e000ed00 	.word	0xe000ed00

08004850 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004850:	b480      	push	{r7}
 8004852:	b089      	sub	sp, #36	@ 0x24
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f003 0307 	and.w	r3, r3, #7
 8004862:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	f1c3 0307 	rsb	r3, r3, #7
 800486a:	2b04      	cmp	r3, #4
 800486c:	bf28      	it	cs
 800486e:	2304      	movcs	r3, #4
 8004870:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	3304      	adds	r3, #4
 8004876:	2b06      	cmp	r3, #6
 8004878:	d902      	bls.n	8004880 <NVIC_EncodePriority+0x30>
 800487a:	69fb      	ldr	r3, [r7, #28]
 800487c:	3b03      	subs	r3, #3
 800487e:	e000      	b.n	8004882 <NVIC_EncodePriority+0x32>
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004884:	f04f 32ff 	mov.w	r2, #4294967295
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	43da      	mvns	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	401a      	ands	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004898:	f04f 31ff 	mov.w	r1, #4294967295
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	fa01 f303 	lsl.w	r3, r1, r3
 80048a2:	43d9      	mvns	r1, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048a8:	4313      	orrs	r3, r2
         );
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3724      	adds	r7, #36	@ 0x24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
	...

080048b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	3b01      	subs	r3, #1
 80048c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048c8:	d301      	bcc.n	80048ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048ca:	2301      	movs	r3, #1
 80048cc:	e00f      	b.n	80048ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048ce:	4a0a      	ldr	r2, [pc, #40]	@ (80048f8 <SysTick_Config+0x40>)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048d6:	210f      	movs	r1, #15
 80048d8:	f04f 30ff 	mov.w	r0, #4294967295
 80048dc:	f7ff ff8e 	bl	80047fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e0:	4b05      	ldr	r3, [pc, #20]	@ (80048f8 <SysTick_Config+0x40>)
 80048e2:	2200      	movs	r2, #0
 80048e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048e6:	4b04      	ldr	r3, [pc, #16]	@ (80048f8 <SysTick_Config+0x40>)
 80048e8:	2207      	movs	r2, #7
 80048ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	e000e010 	.word	0xe000e010

080048fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f7ff ff29 	bl	800475c <__NVIC_SetPriorityGrouping>
}
 800490a:	bf00      	nop
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004912:	b580      	push	{r7, lr}
 8004914:	b086      	sub	sp, #24
 8004916:	af00      	add	r7, sp, #0
 8004918:	4603      	mov	r3, r0
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	607a      	str	r2, [r7, #4]
 800491e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004920:	2300      	movs	r3, #0
 8004922:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004924:	f7ff ff3e 	bl	80047a4 <__NVIC_GetPriorityGrouping>
 8004928:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	6978      	ldr	r0, [r7, #20]
 8004930:	f7ff ff8e 	bl	8004850 <NVIC_EncodePriority>
 8004934:	4602      	mov	r2, r0
 8004936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493a:	4611      	mov	r1, r2
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff ff5d 	bl	80047fc <__NVIC_SetPriority>
}
 8004942:	bf00      	nop
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	4603      	mov	r3, r0
 8004952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff ff31 	bl	80047c0 <__NVIC_EnableIRQ>
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b082      	sub	sp, #8
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7ff ffa2 	bl	80048b8 <SysTick_Config>
 8004974:	4603      	mov	r3, r0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004980:	b480      	push	{r7}
 8004982:	b089      	sub	sp, #36	@ 0x24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800498e:	2300      	movs	r3, #0
 8004990:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004992:	2300      	movs	r3, #0
 8004994:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004996:	2300      	movs	r3, #0
 8004998:	61fb      	str	r3, [r7, #28]
 800499a:	e16b      	b.n	8004c74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800499c:	2201      	movs	r2, #1
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	fa02 f303 	lsl.w	r3, r2, r3
 80049a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	4013      	ands	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049b0:	693a      	ldr	r2, [r7, #16]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	f040 815a 	bne.w	8004c6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f003 0303 	and.w	r3, r3, #3
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d005      	beq.n	80049d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d130      	bne.n	8004a34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	005b      	lsls	r3, r3, #1
 80049dc:	2203      	movs	r2, #3
 80049de:	fa02 f303 	lsl.w	r3, r2, r3
 80049e2:	43db      	mvns	r3, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	4013      	ands	r3, r2
 80049e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68da      	ldr	r2, [r3, #12]
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	005b      	lsls	r3, r3, #1
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69ba      	ldr	r2, [r7, #24]
 8004a00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a08:	2201      	movs	r2, #1
 8004a0a:	69fb      	ldr	r3, [r7, #28]
 8004a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a10:	43db      	mvns	r3, r3
 8004a12:	69ba      	ldr	r2, [r7, #24]
 8004a14:	4013      	ands	r3, r2
 8004a16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	091b      	lsrs	r3, r3, #4
 8004a1e:	f003 0201 	and.w	r2, r3, #1
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	69ba      	ldr	r2, [r7, #24]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 0303 	and.w	r3, r3, #3
 8004a3c:	2b03      	cmp	r3, #3
 8004a3e:	d017      	beq.n	8004a70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4013      	ands	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689a      	ldr	r2, [r3, #8]
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	fa02 f303 	lsl.w	r3, r2, r3
 8004a64:	69ba      	ldr	r2, [r7, #24]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d123      	bne.n	8004ac4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	08da      	lsrs	r2, r3, #3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	3208      	adds	r2, #8
 8004a84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	220f      	movs	r2, #15
 8004a94:	fa02 f303 	lsl.w	r3, r2, r3
 8004a98:	43db      	mvns	r3, r3
 8004a9a:	69ba      	ldr	r2, [r7, #24]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	691a      	ldr	r2, [r3, #16]
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	08da      	lsrs	r2, r3, #3
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	3208      	adds	r2, #8
 8004abe:	69b9      	ldr	r1, [r7, #24]
 8004ac0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	2203      	movs	r2, #3
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	43db      	mvns	r3, r3
 8004ad6:	69ba      	ldr	r2, [r7, #24]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f003 0203 	and.w	r2, r3, #3
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69ba      	ldr	r2, [r7, #24]
 8004af6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 80b4 	beq.w	8004c6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b06:	2300      	movs	r3, #0
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	4b60      	ldr	r3, [pc, #384]	@ (8004c8c <HAL_GPIO_Init+0x30c>)
 8004b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b0e:	4a5f      	ldr	r2, [pc, #380]	@ (8004c8c <HAL_GPIO_Init+0x30c>)
 8004b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b16:	4b5d      	ldr	r3, [pc, #372]	@ (8004c8c <HAL_GPIO_Init+0x30c>)
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b1e:	60fb      	str	r3, [r7, #12]
 8004b20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b22:	4a5b      	ldr	r2, [pc, #364]	@ (8004c90 <HAL_GPIO_Init+0x310>)
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	089b      	lsrs	r3, r3, #2
 8004b28:	3302      	adds	r3, #2
 8004b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f003 0303 	and.w	r3, r3, #3
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	220f      	movs	r2, #15
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43db      	mvns	r3, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4013      	ands	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a52      	ldr	r2, [pc, #328]	@ (8004c94 <HAL_GPIO_Init+0x314>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d02b      	beq.n	8004ba6 <HAL_GPIO_Init+0x226>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a51      	ldr	r2, [pc, #324]	@ (8004c98 <HAL_GPIO_Init+0x318>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d025      	beq.n	8004ba2 <HAL_GPIO_Init+0x222>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a50      	ldr	r2, [pc, #320]	@ (8004c9c <HAL_GPIO_Init+0x31c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d01f      	beq.n	8004b9e <HAL_GPIO_Init+0x21e>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a4f      	ldr	r2, [pc, #316]	@ (8004ca0 <HAL_GPIO_Init+0x320>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d019      	beq.n	8004b9a <HAL_GPIO_Init+0x21a>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a4e      	ldr	r2, [pc, #312]	@ (8004ca4 <HAL_GPIO_Init+0x324>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d013      	beq.n	8004b96 <HAL_GPIO_Init+0x216>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a4d      	ldr	r2, [pc, #308]	@ (8004ca8 <HAL_GPIO_Init+0x328>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d00d      	beq.n	8004b92 <HAL_GPIO_Init+0x212>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a4c      	ldr	r2, [pc, #304]	@ (8004cac <HAL_GPIO_Init+0x32c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d007      	beq.n	8004b8e <HAL_GPIO_Init+0x20e>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a4b      	ldr	r2, [pc, #300]	@ (8004cb0 <HAL_GPIO_Init+0x330>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d101      	bne.n	8004b8a <HAL_GPIO_Init+0x20a>
 8004b86:	2307      	movs	r3, #7
 8004b88:	e00e      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b8a:	2308      	movs	r3, #8
 8004b8c:	e00c      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b8e:	2306      	movs	r3, #6
 8004b90:	e00a      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b92:	2305      	movs	r3, #5
 8004b94:	e008      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b96:	2304      	movs	r3, #4
 8004b98:	e006      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e004      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e002      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e000      	b.n	8004ba8 <HAL_GPIO_Init+0x228>
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	69fa      	ldr	r2, [r7, #28]
 8004baa:	f002 0203 	and.w	r2, r2, #3
 8004bae:	0092      	lsls	r2, r2, #2
 8004bb0:	4093      	lsls	r3, r2
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bb8:	4935      	ldr	r1, [pc, #212]	@ (8004c90 <HAL_GPIO_Init+0x310>)
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	089b      	lsrs	r3, r3, #2
 8004bbe:	3302      	adds	r3, #2
 8004bc0:	69ba      	ldr	r2, [r7, #24]
 8004bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bc6:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	43db      	mvns	r3, r3
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bea:	4a32      	ldr	r2, [pc, #200]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004bf0:	4b30      	ldr	r3, [pc, #192]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c14:	4a27      	ldr	r2, [pc, #156]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004c16:	69bb      	ldr	r3, [r7, #24]
 8004c18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c1a:	4b26      	ldr	r3, [pc, #152]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	43db      	mvns	r3, r3
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	4013      	ands	r3, r2
 8004c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c44:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4013      	ands	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d003      	beq.n	8004c68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c68:	4a12      	ldr	r2, [pc, #72]	@ (8004cb4 <HAL_GPIO_Init+0x334>)
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	3301      	adds	r3, #1
 8004c72:	61fb      	str	r3, [r7, #28]
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	2b0f      	cmp	r3, #15
 8004c78:	f67f ae90 	bls.w	800499c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c7c:	bf00      	nop
 8004c7e:	bf00      	nop
 8004c80:	3724      	adds	r7, #36	@ 0x24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	40013800 	.word	0x40013800
 8004c94:	40020000 	.word	0x40020000
 8004c98:	40020400 	.word	0x40020400
 8004c9c:	40020800 	.word	0x40020800
 8004ca0:	40020c00 	.word	0x40020c00
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40021400 	.word	0x40021400
 8004cac:	40021800 	.word	0x40021800
 8004cb0:	40021c00 	.word	0x40021c00
 8004cb4:	40013c00 	.word	0x40013c00

08004cb8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	691a      	ldr	r2, [r3, #16]
 8004cc8:	887b      	ldrh	r3, [r7, #2]
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	73fb      	strb	r3, [r7, #15]
 8004cd4:	e001      	b.n	8004cda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3714      	adds	r7, #20
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	807b      	strh	r3, [r7, #2]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cf8:	787b      	ldrb	r3, [r7, #1]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cfe:	887a      	ldrh	r2, [r7, #2]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d04:	e003      	b.n	8004d0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d06:	887b      	ldrh	r3, [r7, #2]
 8004d08:	041a      	lsls	r2, r3, #16
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	619a      	str	r2, [r3, #24]
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b085      	sub	sp, #20
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	460b      	mov	r3, r1
 8004d24:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d2c:	887a      	ldrh	r2, [r7, #2]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4013      	ands	r3, r2
 8004d32:	041a      	lsls	r2, r3, #16
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	43d9      	mvns	r1, r3
 8004d38:	887b      	ldrh	r3, [r7, #2]
 8004d3a:	400b      	ands	r3, r1
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	619a      	str	r2, [r3, #24]
}
 8004d42:	bf00      	nop
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
	...

08004d50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	4603      	mov	r3, r0
 8004d58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004d5a:	4b08      	ldr	r3, [pc, #32]	@ (8004d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d5c:	695a      	ldr	r2, [r3, #20]
 8004d5e:	88fb      	ldrh	r3, [r7, #6]
 8004d60:	4013      	ands	r3, r2
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d006      	beq.n	8004d74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d66:	4a05      	ldr	r2, [pc, #20]	@ (8004d7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d68:	88fb      	ldrh	r3, [r7, #6]
 8004d6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d6c:	88fb      	ldrh	r3, [r7, #6]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7ff f974 	bl	800405c <HAL_GPIO_EXTI_Callback>
  }
}
 8004d74:	bf00      	nop
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40013c00 	.word	0x40013c00

08004d80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d101      	bne.n	8004d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e267      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d075      	beq.n	8004e8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d9e:	4b88      	ldr	r3, [pc, #544]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 030c 	and.w	r3, r3, #12
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d00c      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004daa:	4b85      	ldr	r3, [pc, #532]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004db2:	2b08      	cmp	r3, #8
 8004db4:	d112      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004db6:	4b82      	ldr	r3, [pc, #520]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004dc4:	4b7e      	ldr	r3, [pc, #504]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d05b      	beq.n	8004e88 <HAL_RCC_OscConfig+0x108>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d157      	bne.n	8004e88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e242      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d106      	bne.n	8004df4 <HAL_RCC_OscConfig+0x74>
 8004de6:	4b76      	ldr	r3, [pc, #472]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a75      	ldr	r2, [pc, #468]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004dec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df0:	6013      	str	r3, [r2, #0]
 8004df2:	e01d      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dfc:	d10c      	bne.n	8004e18 <HAL_RCC_OscConfig+0x98>
 8004dfe:	4b70      	ldr	r3, [pc, #448]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a6f      	ldr	r2, [pc, #444]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e08:	6013      	str	r3, [r2, #0]
 8004e0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a6c      	ldr	r2, [pc, #432]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e00b      	b.n	8004e30 <HAL_RCC_OscConfig+0xb0>
 8004e18:	4b69      	ldr	r3, [pc, #420]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a68      	ldr	r2, [pc, #416]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b66      	ldr	r3, [pc, #408]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a65      	ldr	r2, [pc, #404]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d013      	beq.n	8004e60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e38:	f7ff fc60 	bl	80046fc <HAL_GetTick>
 8004e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e3e:	e008      	b.n	8004e52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e40:	f7ff fc5c 	bl	80046fc <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b64      	cmp	r3, #100	@ 0x64
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e207      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e52:	4b5b      	ldr	r3, [pc, #364]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0f0      	beq.n	8004e40 <HAL_RCC_OscConfig+0xc0>
 8004e5e:	e014      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7ff fc4c 	bl	80046fc <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e68:	f7ff fc48 	bl	80046fc <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e1f3      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7a:	4b51      	ldr	r3, [pc, #324]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0xe8>
 8004e86:	e000      	b.n	8004e8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d063      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e96:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 030c 	and.w	r3, r3, #12
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00b      	beq.n	8004eba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ea2:	4b47      	ldr	r3, [pc, #284]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d11c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004eae:	4b44      	ldr	r3, [pc, #272]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d116      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eba:	4b41      	ldr	r3, [pc, #260]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d005      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d001      	beq.n	8004ed2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e1c7      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4937      	ldr	r1, [pc, #220]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee6:	e03a      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d020      	beq.n	8004f32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef0:	4b34      	ldr	r3, [pc, #208]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef6:	f7ff fc01 	bl	80046fc <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004efc:	e008      	b.n	8004f10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004efe:	f7ff fbfd 	bl	80046fc <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e1a8      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f10:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0302 	and.w	r3, r3, #2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d0f0      	beq.n	8004efe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f1c:	4b28      	ldr	r3, [pc, #160]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4925      	ldr	r1, [pc, #148]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	600b      	str	r3, [r1, #0]
 8004f30:	e015      	b.n	8004f5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f32:	4b24      	ldr	r3, [pc, #144]	@ (8004fc4 <HAL_RCC_OscConfig+0x244>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f38:	f7ff fbe0 	bl	80046fc <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f40:	f7ff fbdc 	bl	80046fc <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e187      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f52:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d036      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f72:	4b15      	ldr	r3, [pc, #84]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004f74:	2201      	movs	r2, #1
 8004f76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f78:	f7ff fbc0 	bl	80046fc <HAL_GetTick>
 8004f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f7e:	e008      	b.n	8004f92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f80:	f7ff fbbc 	bl	80046fc <HAL_GetTick>
 8004f84:	4602      	mov	r2, r0
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	1ad3      	subs	r3, r2, r3
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e167      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f92:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc0 <HAL_RCC_OscConfig+0x240>)
 8004f94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f0      	beq.n	8004f80 <HAL_RCC_OscConfig+0x200>
 8004f9e:	e01b      	b.n	8004fd8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004fa0:	4b09      	ldr	r3, [pc, #36]	@ (8004fc8 <HAL_RCC_OscConfig+0x248>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fa6:	f7ff fba9 	bl	80046fc <HAL_GetTick>
 8004faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fac:	e00e      	b.n	8004fcc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004fae:	f7ff fba5 	bl	80046fc <HAL_GetTick>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d907      	bls.n	8004fcc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e150      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
 8004fc0:	40023800 	.word	0x40023800
 8004fc4:	42470000 	.word	0x42470000
 8004fc8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fcc:	4b88      	ldr	r3, [pc, #544]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004fce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fd0:	f003 0302 	and.w	r3, r3, #2
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d1ea      	bne.n	8004fae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0304 	and.w	r3, r3, #4
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 8097 	beq.w	8005114 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fea:	4b81      	ldr	r3, [pc, #516]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10f      	bne.n	8005016 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	60bb      	str	r3, [r7, #8]
 8004ffa:	4b7d      	ldr	r3, [pc, #500]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffe:	4a7c      	ldr	r2, [pc, #496]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005000:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005004:	6413      	str	r3, [r2, #64]	@ 0x40
 8005006:	4b7a      	ldr	r3, [pc, #488]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800500e:	60bb      	str	r3, [r7, #8]
 8005010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005012:	2301      	movs	r3, #1
 8005014:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005016:	4b77      	ldr	r3, [pc, #476]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800501e:	2b00      	cmp	r3, #0
 8005020:	d118      	bne.n	8005054 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005022:	4b74      	ldr	r3, [pc, #464]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a73      	ldr	r2, [pc, #460]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 8005028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800502c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800502e:	f7ff fb65 	bl	80046fc <HAL_GetTick>
 8005032:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005034:	e008      	b.n	8005048 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005036:	f7ff fb61 	bl	80046fc <HAL_GetTick>
 800503a:	4602      	mov	r2, r0
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	1ad3      	subs	r3, r2, r3
 8005040:	2b02      	cmp	r3, #2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e10c      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005048:	4b6a      	ldr	r3, [pc, #424]	@ (80051f4 <HAL_RCC_OscConfig+0x474>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0f0      	beq.n	8005036 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d106      	bne.n	800506a <HAL_RCC_OscConfig+0x2ea>
 800505c:	4b64      	ldr	r3, [pc, #400]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800505e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005060:	4a63      	ldr	r2, [pc, #396]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005062:	f043 0301 	orr.w	r3, r3, #1
 8005066:	6713      	str	r3, [r2, #112]	@ 0x70
 8005068:	e01c      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	2b05      	cmp	r3, #5
 8005070:	d10c      	bne.n	800508c <HAL_RCC_OscConfig+0x30c>
 8005072:	4b5f      	ldr	r3, [pc, #380]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005076:	4a5e      	ldr	r2, [pc, #376]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005078:	f043 0304 	orr.w	r3, r3, #4
 800507c:	6713      	str	r3, [r2, #112]	@ 0x70
 800507e:	4b5c      	ldr	r3, [pc, #368]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	4a5b      	ldr	r2, [pc, #364]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005084:	f043 0301 	orr.w	r3, r3, #1
 8005088:	6713      	str	r3, [r2, #112]	@ 0x70
 800508a:	e00b      	b.n	80050a4 <HAL_RCC_OscConfig+0x324>
 800508c:	4b58      	ldr	r3, [pc, #352]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800508e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005090:	4a57      	ldr	r2, [pc, #348]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005092:	f023 0301 	bic.w	r3, r3, #1
 8005096:	6713      	str	r3, [r2, #112]	@ 0x70
 8005098:	4b55      	ldr	r3, [pc, #340]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800509a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509c:	4a54      	ldr	r2, [pc, #336]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800509e:	f023 0304 	bic.w	r3, r3, #4
 80050a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d015      	beq.n	80050d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ac:	f7ff fb26 	bl	80046fc <HAL_GetTick>
 80050b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050b2:	e00a      	b.n	80050ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050b4:	f7ff fb22 	bl	80046fc <HAL_GetTick>
 80050b8:	4602      	mov	r2, r0
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	1ad3      	subs	r3, r2, r3
 80050be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e0cb      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050ca:	4b49      	ldr	r3, [pc, #292]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d0ee      	beq.n	80050b4 <HAL_RCC_OscConfig+0x334>
 80050d6:	e014      	b.n	8005102 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d8:	f7ff fb10 	bl	80046fc <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050de:	e00a      	b.n	80050f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80050e0:	f7ff fb0c 	bl	80046fc <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e0b5      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050f6:	4b3e      	ldr	r3, [pc, #248]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80050f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1ee      	bne.n	80050e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005102:	7dfb      	ldrb	r3, [r7, #23]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d105      	bne.n	8005114 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005108:	4b39      	ldr	r3, [pc, #228]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800510a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510c:	4a38      	ldr	r2, [pc, #224]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 800510e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005112:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	2b00      	cmp	r3, #0
 800511a:	f000 80a1 	beq.w	8005260 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800511e:	4b34      	ldr	r3, [pc, #208]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 030c 	and.w	r3, r3, #12
 8005126:	2b08      	cmp	r3, #8
 8005128:	d05c      	beq.n	80051e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	2b02      	cmp	r3, #2
 8005130:	d141      	bne.n	80051b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005132:	4b31      	ldr	r3, [pc, #196]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005138:	f7ff fae0 	bl	80046fc <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513e:	e008      	b.n	8005152 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005140:	f7ff fadc 	bl	80046fc <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b02      	cmp	r3, #2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e087      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005152:	4b27      	ldr	r3, [pc, #156]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1f0      	bne.n	8005140 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69da      	ldr	r2, [r3, #28]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	431a      	orrs	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	019b      	lsls	r3, r3, #6
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	3b01      	subs	r3, #1
 8005178:	041b      	lsls	r3, r3, #16
 800517a:	431a      	orrs	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005180:	061b      	lsls	r3, r3, #24
 8005182:	491b      	ldr	r1, [pc, #108]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 8005184:	4313      	orrs	r3, r2
 8005186:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005188:	4b1b      	ldr	r3, [pc, #108]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 800518a:	2201      	movs	r2, #1
 800518c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800518e:	f7ff fab5 	bl	80046fc <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005196:	f7ff fab1 	bl	80046fc <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e05c      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051a8:	4b11      	ldr	r3, [pc, #68]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d0f0      	beq.n	8005196 <HAL_RCC_OscConfig+0x416>
 80051b4:	e054      	b.n	8005260 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b6:	4b10      	ldr	r3, [pc, #64]	@ (80051f8 <HAL_RCC_OscConfig+0x478>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051bc:	f7ff fa9e 	bl	80046fc <HAL_GetTick>
 80051c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051c2:	e008      	b.n	80051d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051c4:	f7ff fa9a 	bl	80046fc <HAL_GetTick>
 80051c8:	4602      	mov	r2, r0
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e045      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <HAL_RCC_OscConfig+0x470>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f0      	bne.n	80051c4 <HAL_RCC_OscConfig+0x444>
 80051e2:	e03d      	b.n	8005260 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b01      	cmp	r3, #1
 80051ea:	d107      	bne.n	80051fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e038      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40007000 	.word	0x40007000
 80051f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051fc:	4b1b      	ldr	r3, [pc, #108]	@ (800526c <HAL_RCC_OscConfig+0x4ec>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d028      	beq.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005214:	429a      	cmp	r2, r3
 8005216:	d121      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005222:	429a      	cmp	r2, r3
 8005224:	d11a      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005226:	68fa      	ldr	r2, [r7, #12]
 8005228:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800522c:	4013      	ands	r3, r2
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005232:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005234:	4293      	cmp	r3, r2
 8005236:	d111      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005242:	085b      	lsrs	r3, r3, #1
 8005244:	3b01      	subs	r3, #1
 8005246:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005248:	429a      	cmp	r2, r3
 800524a:	d107      	bne.n	800525c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005258:	429a      	cmp	r2, r3
 800525a:	d001      	beq.n	8005260 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e000      	b.n	8005262 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	40023800 	.word	0x40023800

08005270 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e0cc      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005284:	4b68      	ldr	r3, [pc, #416]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	429a      	cmp	r2, r3
 8005290:	d90c      	bls.n	80052ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005292:	4b65      	ldr	r3, [pc, #404]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005294:	683a      	ldr	r2, [r7, #0]
 8005296:	b2d2      	uxtb	r2, r2
 8005298:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800529a:	4b63      	ldr	r3, [pc, #396]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0307 	and.w	r3, r3, #7
 80052a2:	683a      	ldr	r2, [r7, #0]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d001      	beq.n	80052ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0b8      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d020      	beq.n	80052fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 0304 	and.w	r3, r3, #4
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c4:	4b59      	ldr	r3, [pc, #356]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	4a58      	ldr	r2, [pc, #352]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f003 0308 	and.w	r3, r3, #8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052dc:	4b53      	ldr	r3, [pc, #332]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	4a52      	ldr	r2, [pc, #328]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052e8:	4b50      	ldr	r3, [pc, #320]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	494d      	ldr	r1, [pc, #308]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80052f6:	4313      	orrs	r3, r2
 80052f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d044      	beq.n	8005390 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b01      	cmp	r3, #1
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	4b47      	ldr	r3, [pc, #284]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d119      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e07f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d003      	beq.n	800532e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800532a:	2b03      	cmp	r3, #3
 800532c:	d107      	bne.n	800533e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800532e:	4b3f      	ldr	r3, [pc, #252]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005336:	2b00      	cmp	r3, #0
 8005338:	d109      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e06f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800533e:	4b3b      	ldr	r3, [pc, #236]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d101      	bne.n	800534e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e067      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800534e:	4b37      	ldr	r3, [pc, #220]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f023 0203 	bic.w	r2, r3, #3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	4934      	ldr	r1, [pc, #208]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 800535c:	4313      	orrs	r3, r2
 800535e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005360:	f7ff f9cc 	bl	80046fc <HAL_GetTick>
 8005364:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005366:	e00a      	b.n	800537e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005368:	f7ff f9c8 	bl	80046fc <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005376:	4293      	cmp	r3, r2
 8005378:	d901      	bls.n	800537e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e04f      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800537e:	4b2b      	ldr	r3, [pc, #172]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 020c 	and.w	r2, r3, #12
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	429a      	cmp	r2, r3
 800538e:	d1eb      	bne.n	8005368 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005390:	4b25      	ldr	r3, [pc, #148]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0307 	and.w	r3, r3, #7
 8005398:	683a      	ldr	r2, [r7, #0]
 800539a:	429a      	cmp	r2, r3
 800539c:	d20c      	bcs.n	80053b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800539e:	4b22      	ldr	r3, [pc, #136]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	b2d2      	uxtb	r2, r2
 80053a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a6:	4b20      	ldr	r3, [pc, #128]	@ (8005428 <HAL_RCC_ClockConfig+0x1b8>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0307 	and.w	r3, r3, #7
 80053ae:	683a      	ldr	r2, [r7, #0]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d001      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053b4:	2301      	movs	r3, #1
 80053b6:	e032      	b.n	800541e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d008      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c4:	4b19      	ldr	r3, [pc, #100]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	4916      	ldr	r1, [pc, #88]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d009      	beq.n	80053f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053e2:	4b12      	ldr	r3, [pc, #72]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	691b      	ldr	r3, [r3, #16]
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	490e      	ldr	r1, [pc, #56]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053f2:	4313      	orrs	r3, r2
 80053f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053f6:	f000 f821 	bl	800543c <HAL_RCC_GetSysClockFreq>
 80053fa:	4602      	mov	r2, r0
 80053fc:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <HAL_RCC_ClockConfig+0x1bc>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	490a      	ldr	r1, [pc, #40]	@ (8005430 <HAL_RCC_ClockConfig+0x1c0>)
 8005408:	5ccb      	ldrb	r3, [r1, r3]
 800540a:	fa22 f303 	lsr.w	r3, r2, r3
 800540e:	4a09      	ldr	r2, [pc, #36]	@ (8005434 <HAL_RCC_ClockConfig+0x1c4>)
 8005410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005412:	4b09      	ldr	r3, [pc, #36]	@ (8005438 <HAL_RCC_ClockConfig+0x1c8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff f92c 	bl	8004674 <HAL_InitTick>

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40023c00 	.word	0x40023c00
 800542c:	40023800 	.word	0x40023800
 8005430:	080072b8 	.word	0x080072b8
 8005434:	20000010 	.word	0x20000010
 8005438:	20000014 	.word	0x20000014

0800543c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800543c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005440:	b094      	sub	sp, #80	@ 0x50
 8005442:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	647b      	str	r3, [r7, #68]	@ 0x44
 8005448:	2300      	movs	r3, #0
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800544c:	2300      	movs	r3, #0
 800544e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005450:	2300      	movs	r3, #0
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005454:	4b79      	ldr	r3, [pc, #484]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f003 030c 	and.w	r3, r3, #12
 800545c:	2b08      	cmp	r3, #8
 800545e:	d00d      	beq.n	800547c <HAL_RCC_GetSysClockFreq+0x40>
 8005460:	2b08      	cmp	r3, #8
 8005462:	f200 80e1 	bhi.w	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_RCC_GetSysClockFreq+0x34>
 800546a:	2b04      	cmp	r3, #4
 800546c:	d003      	beq.n	8005476 <HAL_RCC_GetSysClockFreq+0x3a>
 800546e:	e0db      	b.n	8005628 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005470:	4b73      	ldr	r3, [pc, #460]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 8005472:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005474:	e0db      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005476:	4b73      	ldr	r3, [pc, #460]	@ (8005644 <HAL_RCC_GetSysClockFreq+0x208>)
 8005478:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800547a:	e0d8      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800547c:	4b6f      	ldr	r3, [pc, #444]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005484:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005486:	4b6d      	ldr	r3, [pc, #436]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d063      	beq.n	800555a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005492:	4b6a      	ldr	r3, [pc, #424]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	099b      	lsrs	r3, r3, #6
 8005498:	2200      	movs	r2, #0
 800549a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800549c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80054a6:	2300      	movs	r3, #0
 80054a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80054aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80054ae:	4622      	mov	r2, r4
 80054b0:	462b      	mov	r3, r5
 80054b2:	f04f 0000 	mov.w	r0, #0
 80054b6:	f04f 0100 	mov.w	r1, #0
 80054ba:	0159      	lsls	r1, r3, #5
 80054bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054c0:	0150      	lsls	r0, r2, #5
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4621      	mov	r1, r4
 80054c8:	1a51      	subs	r1, r2, r1
 80054ca:	6139      	str	r1, [r7, #16]
 80054cc:	4629      	mov	r1, r5
 80054ce:	eb63 0301 	sbc.w	r3, r3, r1
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	f04f 0300 	mov.w	r3, #0
 80054dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80054e0:	4659      	mov	r1, fp
 80054e2:	018b      	lsls	r3, r1, #6
 80054e4:	4651      	mov	r1, sl
 80054e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054ea:	4651      	mov	r1, sl
 80054ec:	018a      	lsls	r2, r1, #6
 80054ee:	4651      	mov	r1, sl
 80054f0:	ebb2 0801 	subs.w	r8, r2, r1
 80054f4:	4659      	mov	r1, fp
 80054f6:	eb63 0901 	sbc.w	r9, r3, r1
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800550a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800550e:	4690      	mov	r8, r2
 8005510:	4699      	mov	r9, r3
 8005512:	4623      	mov	r3, r4
 8005514:	eb18 0303 	adds.w	r3, r8, r3
 8005518:	60bb      	str	r3, [r7, #8]
 800551a:	462b      	mov	r3, r5
 800551c:	eb49 0303 	adc.w	r3, r9, r3
 8005520:	60fb      	str	r3, [r7, #12]
 8005522:	f04f 0200 	mov.w	r2, #0
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800552e:	4629      	mov	r1, r5
 8005530:	024b      	lsls	r3, r1, #9
 8005532:	4621      	mov	r1, r4
 8005534:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005538:	4621      	mov	r1, r4
 800553a:	024a      	lsls	r2, r1, #9
 800553c:	4610      	mov	r0, r2
 800553e:	4619      	mov	r1, r3
 8005540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005542:	2200      	movs	r2, #0
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005548:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800554c:	f7fa fe90 	bl	8000270 <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4613      	mov	r3, r2
 8005556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005558:	e058      	b.n	800560c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800555a:	4b38      	ldr	r3, [pc, #224]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	099b      	lsrs	r3, r3, #6
 8005560:	2200      	movs	r2, #0
 8005562:	4618      	mov	r0, r3
 8005564:	4611      	mov	r1, r2
 8005566:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800556a:	623b      	str	r3, [r7, #32]
 800556c:	2300      	movs	r3, #0
 800556e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005570:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005574:	4642      	mov	r2, r8
 8005576:	464b      	mov	r3, r9
 8005578:	f04f 0000 	mov.w	r0, #0
 800557c:	f04f 0100 	mov.w	r1, #0
 8005580:	0159      	lsls	r1, r3, #5
 8005582:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005586:	0150      	lsls	r0, r2, #5
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4641      	mov	r1, r8
 800558e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005592:	4649      	mov	r1, r9
 8005594:	eb63 0b01 	sbc.w	fp, r3, r1
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80055a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80055a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80055ac:	ebb2 040a 	subs.w	r4, r2, sl
 80055b0:	eb63 050b 	sbc.w	r5, r3, fp
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	00eb      	lsls	r3, r5, #3
 80055be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055c2:	00e2      	lsls	r2, r4, #3
 80055c4:	4614      	mov	r4, r2
 80055c6:	461d      	mov	r5, r3
 80055c8:	4643      	mov	r3, r8
 80055ca:	18e3      	adds	r3, r4, r3
 80055cc:	603b      	str	r3, [r7, #0]
 80055ce:	464b      	mov	r3, r9
 80055d0:	eb45 0303 	adc.w	r3, r5, r3
 80055d4:	607b      	str	r3, [r7, #4]
 80055d6:	f04f 0200 	mov.w	r2, #0
 80055da:	f04f 0300 	mov.w	r3, #0
 80055de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055e2:	4629      	mov	r1, r5
 80055e4:	028b      	lsls	r3, r1, #10
 80055e6:	4621      	mov	r1, r4
 80055e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055ec:	4621      	mov	r1, r4
 80055ee:	028a      	lsls	r2, r1, #10
 80055f0:	4610      	mov	r0, r2
 80055f2:	4619      	mov	r1, r3
 80055f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055f6:	2200      	movs	r2, #0
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	61fa      	str	r2, [r7, #28]
 80055fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005600:	f7fa fe36 	bl	8000270 <__aeabi_uldivmod>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4613      	mov	r3, r2
 800560a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <HAL_RCC_GetSysClockFreq+0x200>)
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	0c1b      	lsrs	r3, r3, #16
 8005612:	f003 0303 	and.w	r3, r3, #3
 8005616:	3301      	adds	r3, #1
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800561c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800561e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005626:	e002      	b.n	800562e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <HAL_RCC_GetSysClockFreq+0x204>)
 800562a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800562c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800562e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005630:	4618      	mov	r0, r3
 8005632:	3750      	adds	r7, #80	@ 0x50
 8005634:	46bd      	mov	sp, r7
 8005636:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800563a:	bf00      	nop
 800563c:	40023800 	.word	0x40023800
 8005640:	00f42400 	.word	0x00f42400
 8005644:	007a1200 	.word	0x007a1200

08005648 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e041      	b.n	80056de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fe feaa 	bl	80043c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3304      	adds	r3, #4
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f000 fcd2 	bl	8006030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3708      	adds	r7, #8
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}
	...

080056e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d001      	beq.n	8005700 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e04e      	b.n	800579e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2202      	movs	r2, #2
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68da      	ldr	r2, [r3, #12]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a23      	ldr	r2, [pc, #140]	@ (80057ac <HAL_TIM_Base_Start_IT+0xc4>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d022      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800572a:	d01d      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a1f      	ldr	r2, [pc, #124]	@ (80057b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d018      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a1e      	ldr	r2, [pc, #120]	@ (80057b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d013      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a1c      	ldr	r2, [pc, #112]	@ (80057b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d00e      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a1b      	ldr	r2, [pc, #108]	@ (80057bc <HAL_TIM_Base_Start_IT+0xd4>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d009      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a19      	ldr	r2, [pc, #100]	@ (80057c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d004      	beq.n	8005768 <HAL_TIM_Base_Start_IT+0x80>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a18      	ldr	r2, [pc, #96]	@ (80057c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d111      	bne.n	800578c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f003 0307 	and.w	r3, r3, #7
 8005772:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b06      	cmp	r3, #6
 8005778:	d010      	beq.n	800579c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0201 	orr.w	r2, r2, #1
 8005788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800578a:	e007      	b.n	800579c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f042 0201 	orr.w	r2, r2, #1
 800579a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40010000 	.word	0x40010000
 80057b0:	40000400 	.word	0x40000400
 80057b4:	40000800 	.word	0x40000800
 80057b8:	40000c00 	.word	0x40000c00
 80057bc:	40010400 	.word	0x40010400
 80057c0:	40014000 	.word	0x40014000
 80057c4:	40001800 	.word	0x40001800

080057c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e041      	b.n	800585e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d106      	bne.n	80057f4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 f839 	bl	8005866 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	3304      	adds	r3, #4
 8005804:	4619      	mov	r1, r3
 8005806:	4610      	mov	r0, r2
 8005808:	f000 fc12 	bl	8006030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005866:	b480      	push	{r7}
 8005868:	b083      	sub	sp, #12
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800586e:	bf00      	nop
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
	...

0800587c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d109      	bne.n	80058a0 <HAL_TIM_PWM_Start+0x24>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005892:	b2db      	uxtb	r3, r3
 8005894:	2b01      	cmp	r3, #1
 8005896:	bf14      	ite	ne
 8005898:	2301      	movne	r3, #1
 800589a:	2300      	moveq	r3, #0
 800589c:	b2db      	uxtb	r3, r3
 800589e:	e022      	b.n	80058e6 <HAL_TIM_PWM_Start+0x6a>
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d109      	bne.n	80058ba <HAL_TIM_PWM_Start+0x3e>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	bf14      	ite	ne
 80058b2:	2301      	movne	r3, #1
 80058b4:	2300      	moveq	r3, #0
 80058b6:	b2db      	uxtb	r3, r3
 80058b8:	e015      	b.n	80058e6 <HAL_TIM_PWM_Start+0x6a>
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	2b08      	cmp	r3, #8
 80058be:	d109      	bne.n	80058d4 <HAL_TIM_PWM_Start+0x58>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	bf14      	ite	ne
 80058cc:	2301      	movne	r3, #1
 80058ce:	2300      	moveq	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	e008      	b.n	80058e6 <HAL_TIM_PWM_Start+0x6a>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	bf14      	ite	ne
 80058e0:	2301      	movne	r3, #1
 80058e2:	2300      	moveq	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d001      	beq.n	80058ee <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e07c      	b.n	80059e8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d104      	bne.n	80058fe <HAL_TIM_PWM_Start+0x82>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2202      	movs	r2, #2
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058fc:	e013      	b.n	8005926 <HAL_TIM_PWM_Start+0xaa>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	2b04      	cmp	r3, #4
 8005902:	d104      	bne.n	800590e <HAL_TIM_PWM_Start+0x92>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800590c:	e00b      	b.n	8005926 <HAL_TIM_PWM_Start+0xaa>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b08      	cmp	r3, #8
 8005912:	d104      	bne.n	800591e <HAL_TIM_PWM_Start+0xa2>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2202      	movs	r2, #2
 8005918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800591c:	e003      	b.n	8005926 <HAL_TIM_PWM_Start+0xaa>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2202      	movs	r2, #2
 8005922:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2201      	movs	r2, #1
 800592c:	6839      	ldr	r1, [r7, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f000 fe74 	bl	800661c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a2d      	ldr	r2, [pc, #180]	@ (80059f0 <HAL_TIM_PWM_Start+0x174>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d004      	beq.n	8005948 <HAL_TIM_PWM_Start+0xcc>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a2c      	ldr	r2, [pc, #176]	@ (80059f4 <HAL_TIM_PWM_Start+0x178>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d101      	bne.n	800594c <HAL_TIM_PWM_Start+0xd0>
 8005948:	2301      	movs	r3, #1
 800594a:	e000      	b.n	800594e <HAL_TIM_PWM_Start+0xd2>
 800594c:	2300      	movs	r3, #0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d007      	beq.n	8005962 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005960:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a22      	ldr	r2, [pc, #136]	@ (80059f0 <HAL_TIM_PWM_Start+0x174>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d022      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005974:	d01d      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a1f      	ldr	r2, [pc, #124]	@ (80059f8 <HAL_TIM_PWM_Start+0x17c>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d018      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a1d      	ldr	r2, [pc, #116]	@ (80059fc <HAL_TIM_PWM_Start+0x180>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d013      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a1c      	ldr	r2, [pc, #112]	@ (8005a00 <HAL_TIM_PWM_Start+0x184>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00e      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a16      	ldr	r2, [pc, #88]	@ (80059f4 <HAL_TIM_PWM_Start+0x178>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d009      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a18      	ldr	r2, [pc, #96]	@ (8005a04 <HAL_TIM_PWM_Start+0x188>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d004      	beq.n	80059b2 <HAL_TIM_PWM_Start+0x136>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a16      	ldr	r2, [pc, #88]	@ (8005a08 <HAL_TIM_PWM_Start+0x18c>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d111      	bne.n	80059d6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689b      	ldr	r3, [r3, #8]
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b06      	cmp	r3, #6
 80059c2:	d010      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0201 	orr.w	r2, r2, #1
 80059d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d4:	e007      	b.n	80059e6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f042 0201 	orr.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	40010000 	.word	0x40010000
 80059f4:	40010400 	.word	0x40010400
 80059f8:	40000400 	.word	0x40000400
 80059fc:	40000800 	.word	0x40000800
 8005a00:	40000c00 	.word	0x40000c00
 8005a04:	40014000 	.word	0x40014000
 8005a08:	40001800 	.word	0x40001800

08005a0c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
 8005a14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	6839      	ldr	r1, [r7, #0]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f000 fdfc 	bl	800661c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae4 <HAL_TIM_PWM_Stop+0xd8>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d004      	beq.n	8005a38 <HAL_TIM_PWM_Stop+0x2c>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a2d      	ldr	r2, [pc, #180]	@ (8005ae8 <HAL_TIM_PWM_Stop+0xdc>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d101      	bne.n	8005a3c <HAL_TIM_PWM_Stop+0x30>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e000      	b.n	8005a3e <HAL_TIM_PWM_Stop+0x32>
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d017      	beq.n	8005a72 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	6a1a      	ldr	r2, [r3, #32]
 8005a48:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10f      	bne.n	8005a72 <HAL_TIM_PWM_Stop+0x66>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	6a1a      	ldr	r2, [r3, #32]
 8005a58:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d107      	bne.n	8005a72 <HAL_TIM_PWM_Stop+0x66>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a70:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a1a      	ldr	r2, [r3, #32]
 8005a78:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10f      	bne.n	8005aa2 <HAL_TIM_PWM_Stop+0x96>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	6a1a      	ldr	r2, [r3, #32]
 8005a88:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d107      	bne.n	8005aa2 <HAL_TIM_PWM_Stop+0x96>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f022 0201 	bic.w	r2, r2, #1
 8005aa0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d104      	bne.n	8005ab2 <HAL_TIM_PWM_Stop+0xa6>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab0:	e013      	b.n	8005ada <HAL_TIM_PWM_Stop+0xce>
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	2b04      	cmp	r3, #4
 8005ab6:	d104      	bne.n	8005ac2 <HAL_TIM_PWM_Stop+0xb6>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac0:	e00b      	b.n	8005ada <HAL_TIM_PWM_Stop+0xce>
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	2b08      	cmp	r3, #8
 8005ac6:	d104      	bne.n	8005ad2 <HAL_TIM_PWM_Stop+0xc6>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad0:	e003      	b.n	8005ada <HAL_TIM_PWM_Stop+0xce>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005ada:	2300      	movs	r3, #0
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3708      	adds	r7, #8
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}
 8005ae4:	40010000 	.word	0x40010000
 8005ae8:	40010400 	.word	0x40010400

08005aec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	691b      	ldr	r3, [r3, #16]
 8005b02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 0302 	and.w	r3, r3, #2
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d020      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f003 0302 	and.w	r3, r3, #2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d01b      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f06f 0202 	mvn.w	r2, #2
 8005b20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	699b      	ldr	r3, [r3, #24]
 8005b2e:	f003 0303 	and.w	r3, r3, #3
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d003      	beq.n	8005b3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fa5b 	bl	8005ff2 <HAL_TIM_IC_CaptureCallback>
 8005b3c:	e005      	b.n	8005b4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 fa4d 	bl	8005fde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fa5e 	bl	8006006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f003 0304 	and.w	r3, r3, #4
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d020      	beq.n	8005b9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f003 0304 	and.w	r3, r3, #4
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d01b      	beq.n	8005b9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f06f 0204 	mvn.w	r2, #4
 8005b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2202      	movs	r2, #2
 8005b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 fa35 	bl	8005ff2 <HAL_TIM_IC_CaptureCallback>
 8005b88:	e005      	b.n	8005b96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fa27 	bl	8005fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f000 fa38 	bl	8006006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f003 0308 	and.w	r3, r3, #8
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d020      	beq.n	8005be8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d01b      	beq.n	8005be8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0208 	mvn.w	r2, #8
 8005bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2204      	movs	r2, #4
 8005bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f003 0303 	and.w	r3, r3, #3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 fa0f 	bl	8005ff2 <HAL_TIM_IC_CaptureCallback>
 8005bd4:	e005      	b.n	8005be2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 fa01 	bl	8005fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fa12 	bl	8006006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f003 0310 	and.w	r3, r3, #16
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d020      	beq.n	8005c34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f003 0310 	and.w	r3, r3, #16
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01b      	beq.n	8005c34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f06f 0210 	mvn.w	r2, #16
 8005c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2208      	movs	r2, #8
 8005c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f9e9 	bl	8005ff2 <HAL_TIM_IC_CaptureCallback>
 8005c20:	e005      	b.n	8005c2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f9db 	bl	8005fde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f9ec 	bl	8006006 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f003 0301 	and.w	r3, r3, #1
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00c      	beq.n	8005c58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d007      	beq.n	8005c58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f06f 0201 	mvn.w	r2, #1
 8005c50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f7fe f8c4 	bl	8003de0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00c      	beq.n	8005c7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d007      	beq.n	8005c7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 fd7c 	bl	8006774 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00c      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d007      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f9bd 	bl	800601a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f003 0320 	and.w	r3, r3, #32
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00c      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f003 0320 	and.w	r3, r3, #32
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f06f 0220 	mvn.w	r2, #32
 8005cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fd4e 	bl	8006760 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cc4:	bf00      	nop
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b086      	sub	sp, #24
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d101      	bne.n	8005cea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ce6:	2302      	movs	r3, #2
 8005ce8:	e0ae      	b.n	8005e48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2b0c      	cmp	r3, #12
 8005cf6:	f200 809f 	bhi.w	8005e38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8005d00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d00:	08005d35 	.word	0x08005d35
 8005d04:	08005e39 	.word	0x08005e39
 8005d08:	08005e39 	.word	0x08005e39
 8005d0c:	08005e39 	.word	0x08005e39
 8005d10:	08005d75 	.word	0x08005d75
 8005d14:	08005e39 	.word	0x08005e39
 8005d18:	08005e39 	.word	0x08005e39
 8005d1c:	08005e39 	.word	0x08005e39
 8005d20:	08005db7 	.word	0x08005db7
 8005d24:	08005e39 	.word	0x08005e39
 8005d28:	08005e39 	.word	0x08005e39
 8005d2c:	08005e39 	.word	0x08005e39
 8005d30:	08005df7 	.word	0x08005df7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68b9      	ldr	r1, [r7, #8]
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f000 fa24 	bl	8006188 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699a      	ldr	r2, [r3, #24]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f042 0208 	orr.w	r2, r2, #8
 8005d4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0204 	bic.w	r2, r2, #4
 8005d5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6999      	ldr	r1, [r3, #24]
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	691a      	ldr	r2, [r3, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	619a      	str	r2, [r3, #24]
      break;
 8005d72:	e064      	b.n	8005e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fa74 	bl	8006268 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699a      	ldr	r2, [r3, #24]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6999      	ldr	r1, [r3, #24]
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	021a      	lsls	r2, r3, #8
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	430a      	orrs	r2, r1
 8005db2:	619a      	str	r2, [r3, #24]
      break;
 8005db4:	e043      	b.n	8005e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	68b9      	ldr	r1, [r7, #8]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f000 fac9 	bl	8006354 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	69da      	ldr	r2, [r3, #28]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0208 	orr.w	r2, r2, #8
 8005dd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0204 	bic.w	r2, r2, #4
 8005de0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69d9      	ldr	r1, [r3, #28]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	430a      	orrs	r2, r1
 8005df2:	61da      	str	r2, [r3, #28]
      break;
 8005df4:	e023      	b.n	8005e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68b9      	ldr	r1, [r7, #8]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 fb1d 	bl	800643c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	69da      	ldr	r2, [r3, #28]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69da      	ldr	r2, [r3, #28]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69d9      	ldr	r1, [r3, #28]
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	021a      	lsls	r2, r3, #8
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	430a      	orrs	r2, r1
 8005e34:	61da      	str	r2, [r3, #28]
      break;
 8005e36:	e002      	b.n	8005e3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d101      	bne.n	8005e6c <HAL_TIM_ConfigClockSource+0x1c>
 8005e68:	2302      	movs	r3, #2
 8005e6a:	e0b4      	b.n	8005fd6 <HAL_TIM_ConfigClockSource+0x186>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ea4:	d03e      	beq.n	8005f24 <HAL_TIM_ConfigClockSource+0xd4>
 8005ea6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eaa:	f200 8087 	bhi.w	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005eae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eb2:	f000 8086 	beq.w	8005fc2 <HAL_TIM_ConfigClockSource+0x172>
 8005eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eba:	d87f      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005ebc:	2b70      	cmp	r3, #112	@ 0x70
 8005ebe:	d01a      	beq.n	8005ef6 <HAL_TIM_ConfigClockSource+0xa6>
 8005ec0:	2b70      	cmp	r3, #112	@ 0x70
 8005ec2:	d87b      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005ec4:	2b60      	cmp	r3, #96	@ 0x60
 8005ec6:	d050      	beq.n	8005f6a <HAL_TIM_ConfigClockSource+0x11a>
 8005ec8:	2b60      	cmp	r3, #96	@ 0x60
 8005eca:	d877      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005ecc:	2b50      	cmp	r3, #80	@ 0x50
 8005ece:	d03c      	beq.n	8005f4a <HAL_TIM_ConfigClockSource+0xfa>
 8005ed0:	2b50      	cmp	r3, #80	@ 0x50
 8005ed2:	d873      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005ed4:	2b40      	cmp	r3, #64	@ 0x40
 8005ed6:	d058      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x13a>
 8005ed8:	2b40      	cmp	r3, #64	@ 0x40
 8005eda:	d86f      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005edc:	2b30      	cmp	r3, #48	@ 0x30
 8005ede:	d064      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x15a>
 8005ee0:	2b30      	cmp	r3, #48	@ 0x30
 8005ee2:	d86b      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005ee4:	2b20      	cmp	r3, #32
 8005ee6:	d060      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x15a>
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d867      	bhi.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d05c      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x15a>
 8005ef0:	2b10      	cmp	r3, #16
 8005ef2:	d05a      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0x15a>
 8005ef4:	e062      	b.n	8005fbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f06:	f000 fb69 	bl	80065dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68ba      	ldr	r2, [r7, #8]
 8005f20:	609a      	str	r2, [r3, #8]
      break;
 8005f22:	e04f      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f34:	f000 fb52 	bl	80065dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	689a      	ldr	r2, [r3, #8]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f46:	609a      	str	r2, [r3, #8]
      break;
 8005f48:	e03c      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f56:	461a      	mov	r2, r3
 8005f58:	f000 fac6 	bl	80064e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2150      	movs	r1, #80	@ 0x50
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 fb1f 	bl	80065a6 <TIM_ITRx_SetConfig>
      break;
 8005f68:	e02c      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f76:	461a      	mov	r2, r3
 8005f78:	f000 fae5 	bl	8006546 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2160      	movs	r1, #96	@ 0x60
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 fb0f 	bl	80065a6 <TIM_ITRx_SetConfig>
      break;
 8005f88:	e01c      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f96:	461a      	mov	r2, r3
 8005f98:	f000 faa6 	bl	80064e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2140      	movs	r1, #64	@ 0x40
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 faff 	bl	80065a6 <TIM_ITRx_SetConfig>
      break;
 8005fa8:	e00c      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	4610      	mov	r0, r2
 8005fb6:	f000 faf6 	bl	80065a6 <TIM_ITRx_SetConfig>
      break;
 8005fba:	e003      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8005fc0:	e000      	b.n	8005fc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005fc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr

08005ff2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ff2:	b480      	push	{r7}
 8005ff4:	b083      	sub	sp, #12
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ffa:	bf00      	nop
 8005ffc:	370c      	adds	r7, #12
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006006:	b480      	push	{r7}
 8006008:	b083      	sub	sp, #12
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800600e:	bf00      	nop
 8006010:	370c      	adds	r7, #12
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr

0800601a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800601a:	b480      	push	{r7}
 800601c:	b083      	sub	sp, #12
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006022:	bf00      	nop
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
	...

08006030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a46      	ldr	r2, [pc, #280]	@ (800615c <TIM_Base_SetConfig+0x12c>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d013      	beq.n	8006070 <TIM_Base_SetConfig+0x40>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800604e:	d00f      	beq.n	8006070 <TIM_Base_SetConfig+0x40>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a43      	ldr	r2, [pc, #268]	@ (8006160 <TIM_Base_SetConfig+0x130>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d00b      	beq.n	8006070 <TIM_Base_SetConfig+0x40>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a42      	ldr	r2, [pc, #264]	@ (8006164 <TIM_Base_SetConfig+0x134>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d007      	beq.n	8006070 <TIM_Base_SetConfig+0x40>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a41      	ldr	r2, [pc, #260]	@ (8006168 <TIM_Base_SetConfig+0x138>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d003      	beq.n	8006070 <TIM_Base_SetConfig+0x40>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a40      	ldr	r2, [pc, #256]	@ (800616c <TIM_Base_SetConfig+0x13c>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d108      	bne.n	8006082 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006076:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a35      	ldr	r2, [pc, #212]	@ (800615c <TIM_Base_SetConfig+0x12c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d02b      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006090:	d027      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a32      	ldr	r2, [pc, #200]	@ (8006160 <TIM_Base_SetConfig+0x130>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d023      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a31      	ldr	r2, [pc, #196]	@ (8006164 <TIM_Base_SetConfig+0x134>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d01f      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a30      	ldr	r2, [pc, #192]	@ (8006168 <TIM_Base_SetConfig+0x138>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d01b      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a2f      	ldr	r2, [pc, #188]	@ (800616c <TIM_Base_SetConfig+0x13c>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d017      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a2e      	ldr	r2, [pc, #184]	@ (8006170 <TIM_Base_SetConfig+0x140>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d013      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a2d      	ldr	r2, [pc, #180]	@ (8006174 <TIM_Base_SetConfig+0x144>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d00f      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006178 <TIM_Base_SetConfig+0x148>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d00b      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a2b      	ldr	r2, [pc, #172]	@ (800617c <TIM_Base_SetConfig+0x14c>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d007      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a2a      	ldr	r2, [pc, #168]	@ (8006180 <TIM_Base_SetConfig+0x150>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d003      	beq.n	80060e2 <TIM_Base_SetConfig+0xb2>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a29      	ldr	r2, [pc, #164]	@ (8006184 <TIM_Base_SetConfig+0x154>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d108      	bne.n	80060f4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	68fa      	ldr	r2, [r7, #12]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	4313      	orrs	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a10      	ldr	r2, [pc, #64]	@ (800615c <TIM_Base_SetConfig+0x12c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d003      	beq.n	8006128 <TIM_Base_SetConfig+0xf8>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a12      	ldr	r2, [pc, #72]	@ (800616c <TIM_Base_SetConfig+0x13c>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d103      	bne.n	8006130 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	691a      	ldr	r2, [r3, #16]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f003 0301 	and.w	r3, r3, #1
 800613e:	2b01      	cmp	r3, #1
 8006140:	d105      	bne.n	800614e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f023 0201 	bic.w	r2, r3, #1
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	611a      	str	r2, [r3, #16]
  }
}
 800614e:	bf00      	nop
 8006150:	3714      	adds	r7, #20
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40010000 	.word	0x40010000
 8006160:	40000400 	.word	0x40000400
 8006164:	40000800 	.word	0x40000800
 8006168:	40000c00 	.word	0x40000c00
 800616c:	40010400 	.word	0x40010400
 8006170:	40014000 	.word	0x40014000
 8006174:	40014400 	.word	0x40014400
 8006178:	40014800 	.word	0x40014800
 800617c:	40001800 	.word	0x40001800
 8006180:	40001c00 	.word	0x40001c00
 8006184:	40002000 	.word	0x40002000

08006188 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	f023 0201 	bic.w	r2, r3, #1
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0303 	bic.w	r3, r3, #3
 80061be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f023 0302 	bic.w	r3, r3, #2
 80061d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	697a      	ldr	r2, [r7, #20]
 80061d8:	4313      	orrs	r3, r2
 80061da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a20      	ldr	r2, [pc, #128]	@ (8006260 <TIM_OC1_SetConfig+0xd8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d003      	beq.n	80061ec <TIM_OC1_SetConfig+0x64>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a1f      	ldr	r2, [pc, #124]	@ (8006264 <TIM_OC1_SetConfig+0xdc>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	d10c      	bne.n	8006206 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	f023 0308 	bic.w	r3, r3, #8
 80061f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f023 0304 	bic.w	r3, r3, #4
 8006204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a15      	ldr	r2, [pc, #84]	@ (8006260 <TIM_OC1_SetConfig+0xd8>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d003      	beq.n	8006216 <TIM_OC1_SetConfig+0x8e>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	4a14      	ldr	r2, [pc, #80]	@ (8006264 <TIM_OC1_SetConfig+0xdc>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d111      	bne.n	800623a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800621c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	699b      	ldr	r3, [r3, #24]
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	4313      	orrs	r3, r2
 8006238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	693a      	ldr	r2, [r7, #16]
 800623e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	685a      	ldr	r2, [r3, #4]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	697a      	ldr	r2, [r7, #20]
 8006252:	621a      	str	r2, [r3, #32]
}
 8006254:	bf00      	nop
 8006256:	371c      	adds	r7, #28
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr
 8006260:	40010000 	.word	0x40010000
 8006264:	40010400 	.word	0x40010400

08006268 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a1b      	ldr	r3, [r3, #32]
 8006276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a1b      	ldr	r3, [r3, #32]
 800627c:	f023 0210 	bic.w	r2, r3, #16
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	699b      	ldr	r3, [r3, #24]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800629e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	021b      	lsls	r3, r3, #8
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f023 0320 	bic.w	r3, r3, #32
 80062b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	011b      	lsls	r3, r3, #4
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	4313      	orrs	r3, r2
 80062be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a22      	ldr	r2, [pc, #136]	@ (800634c <TIM_OC2_SetConfig+0xe4>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d003      	beq.n	80062d0 <TIM_OC2_SetConfig+0x68>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	4a21      	ldr	r2, [pc, #132]	@ (8006350 <TIM_OC2_SetConfig+0xe8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d10d      	bne.n	80062ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	011b      	lsls	r3, r3, #4
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062ea:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a17      	ldr	r2, [pc, #92]	@ (800634c <TIM_OC2_SetConfig+0xe4>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d003      	beq.n	80062fc <TIM_OC2_SetConfig+0x94>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a16      	ldr	r2, [pc, #88]	@ (8006350 <TIM_OC2_SetConfig+0xe8>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d113      	bne.n	8006324 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006302:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800630a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	695b      	ldr	r3, [r3, #20]
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	4313      	orrs	r3, r2
 8006316:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4313      	orrs	r3, r2
 8006322:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	685a      	ldr	r2, [r3, #4]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	621a      	str	r2, [r3, #32]
}
 800633e:	bf00      	nop
 8006340:	371c      	adds	r7, #28
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	40010000 	.word	0x40010000
 8006350:	40010400 	.word	0x40010400

08006354 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006354:	b480      	push	{r7}
 8006356:	b087      	sub	sp, #28
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a1b      	ldr	r3, [r3, #32]
 8006362:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6a1b      	ldr	r3, [r3, #32]
 8006368:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006382:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0303 	bic.w	r3, r3, #3
 800638a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	4313      	orrs	r3, r2
 8006394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800639c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	4313      	orrs	r3, r2
 80063a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	4a21      	ldr	r2, [pc, #132]	@ (8006434 <TIM_OC3_SetConfig+0xe0>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d003      	beq.n	80063ba <TIM_OC3_SetConfig+0x66>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	4a20      	ldr	r2, [pc, #128]	@ (8006438 <TIM_OC3_SetConfig+0xe4>)
 80063b6:	4293      	cmp	r3, r2
 80063b8:	d10d      	bne.n	80063d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	021b      	lsls	r3, r3, #8
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	4a16      	ldr	r2, [pc, #88]	@ (8006434 <TIM_OC3_SetConfig+0xe0>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d003      	beq.n	80063e6 <TIM_OC3_SetConfig+0x92>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	4a15      	ldr	r2, [pc, #84]	@ (8006438 <TIM_OC3_SetConfig+0xe4>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d113      	bne.n	800640e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80063f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	011b      	lsls	r3, r3, #4
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	4313      	orrs	r3, r2
 8006400:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	011b      	lsls	r3, r3, #4
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	693a      	ldr	r2, [r7, #16]
 8006412:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	621a      	str	r2, [r3, #32]
}
 8006428:	bf00      	nop
 800642a:	371c      	adds	r7, #28
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr
 8006434:	40010000 	.word	0x40010000
 8006438:	40010400 	.word	0x40010400

0800643c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800643c:	b480      	push	{r7}
 800643e:	b087      	sub	sp, #28
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6a1b      	ldr	r3, [r3, #32]
 800644a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a1b      	ldr	r3, [r3, #32]
 8006450:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	69db      	ldr	r3, [r3, #28]
 8006462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800646a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006472:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	021b      	lsls	r3, r3, #8
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4313      	orrs	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006486:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	689b      	ldr	r3, [r3, #8]
 800648c:	031b      	lsls	r3, r3, #12
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4313      	orrs	r3, r2
 8006492:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a12      	ldr	r2, [pc, #72]	@ (80064e0 <TIM_OC4_SetConfig+0xa4>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d003      	beq.n	80064a4 <TIM_OC4_SetConfig+0x68>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a11      	ldr	r2, [pc, #68]	@ (80064e4 <TIM_OC4_SetConfig+0xa8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d109      	bne.n	80064b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	019b      	lsls	r3, r3, #6
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	621a      	str	r2, [r3, #32]
}
 80064d2:	bf00      	nop
 80064d4:	371c      	adds	r7, #28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	40010000 	.word	0x40010000
 80064e4:	40010400 	.word	0x40010400

080064e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b087      	sub	sp, #28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	f023 0201 	bic.w	r2, r3, #1
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006512:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	011b      	lsls	r3, r3, #4
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	4313      	orrs	r3, r2
 800651c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f023 030a 	bic.w	r3, r3, #10
 8006524:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006526:	697a      	ldr	r2, [r7, #20]
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	4313      	orrs	r3, r2
 800652c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	693a      	ldr	r2, [r7, #16]
 8006532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	621a      	str	r2, [r3, #32]
}
 800653a:	bf00      	nop
 800653c:	371c      	adds	r7, #28
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006546:	b480      	push	{r7}
 8006548:	b087      	sub	sp, #28
 800654a:	af00      	add	r7, sp, #0
 800654c:	60f8      	str	r0, [r7, #12]
 800654e:	60b9      	str	r1, [r7, #8]
 8006550:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	f023 0210 	bic.w	r2, r3, #16
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	699b      	ldr	r3, [r3, #24]
 8006568:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006570:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	031b      	lsls	r3, r3, #12
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	4313      	orrs	r3, r2
 800657a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006582:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	011b      	lsls	r3, r3, #4
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	4313      	orrs	r3, r2
 800658c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	693a      	ldr	r2, [r7, #16]
 8006592:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	621a      	str	r2, [r3, #32]
}
 800659a:	bf00      	nop
 800659c:	371c      	adds	r7, #28
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b085      	sub	sp, #20
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
 80065ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f043 0307 	orr.w	r3, r3, #7
 80065c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	609a      	str	r2, [r3, #8]
}
 80065d0:	bf00      	nop
 80065d2:	3714      	adds	r7, #20
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
 80065e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	021a      	lsls	r2, r3, #8
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	431a      	orrs	r2, r3
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	4313      	orrs	r3, r2
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	4313      	orrs	r3, r2
 8006608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	609a      	str	r2, [r3, #8]
}
 8006610:	bf00      	nop
 8006612:	371c      	adds	r7, #28
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800661c:	b480      	push	{r7}
 800661e:	b087      	sub	sp, #28
 8006620:	af00      	add	r7, sp, #0
 8006622:	60f8      	str	r0, [r7, #12]
 8006624:	60b9      	str	r1, [r7, #8]
 8006626:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	f003 031f 	and.w	r3, r3, #31
 800662e:	2201      	movs	r2, #1
 8006630:	fa02 f303 	lsl.w	r3, r2, r3
 8006634:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6a1a      	ldr	r2, [r3, #32]
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	43db      	mvns	r3, r3
 800663e:	401a      	ands	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a1a      	ldr	r2, [r3, #32]
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	f003 031f 	and.w	r3, r3, #31
 800664e:	6879      	ldr	r1, [r7, #4]
 8006650:	fa01 f303 	lsl.w	r3, r1, r3
 8006654:	431a      	orrs	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	621a      	str	r2, [r3, #32]
}
 800665a:	bf00      	nop
 800665c:	371c      	adds	r7, #28
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006678:	2b01      	cmp	r3, #1
 800667a:	d101      	bne.n	8006680 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800667c:	2302      	movs	r3, #2
 800667e:	e05a      	b.n	8006736 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2202      	movs	r2, #2
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a21      	ldr	r2, [pc, #132]	@ (8006744 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d022      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066cc:	d01d      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006748 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d018      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a1b      	ldr	r2, [pc, #108]	@ (800674c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d013      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006750 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d00e      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a18      	ldr	r2, [pc, #96]	@ (8006754 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d009      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a17      	ldr	r2, [pc, #92]	@ (8006758 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d004      	beq.n	800670a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a15      	ldr	r2, [pc, #84]	@ (800675c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d10c      	bne.n	8006724 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006710:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	4313      	orrs	r3, r2
 800671a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3714      	adds	r7, #20
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop
 8006744:	40010000 	.word	0x40010000
 8006748:	40000400 	.word	0x40000400
 800674c:	40000800 	.word	0x40000800
 8006750:	40000c00 	.word	0x40000c00
 8006754:	40010400 	.word	0x40010400
 8006758:	40014000 	.word	0x40014000
 800675c:	40001800 	.word	0x40001800

08006760 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006760:	b480      	push	{r7}
 8006762:	b083      	sub	sp, #12
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006768:	bf00      	nop
 800676a:	370c      	adds	r7, #12
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr

08006774 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006774:	b480      	push	{r7}
 8006776:	b083      	sub	sp, #12
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800677c:	bf00      	nop
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <siprintf>:
 8006788:	b40e      	push	{r1, r2, r3}
 800678a:	b500      	push	{lr}
 800678c:	b09c      	sub	sp, #112	@ 0x70
 800678e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006790:	9002      	str	r0, [sp, #8]
 8006792:	9006      	str	r0, [sp, #24]
 8006794:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006798:	4809      	ldr	r0, [pc, #36]	@ (80067c0 <siprintf+0x38>)
 800679a:	9107      	str	r1, [sp, #28]
 800679c:	9104      	str	r1, [sp, #16]
 800679e:	4909      	ldr	r1, [pc, #36]	@ (80067c4 <siprintf+0x3c>)
 80067a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80067a4:	9105      	str	r1, [sp, #20]
 80067a6:	6800      	ldr	r0, [r0, #0]
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	a902      	add	r1, sp, #8
 80067ac:	f000 f994 	bl	8006ad8 <_svfiprintf_r>
 80067b0:	9b02      	ldr	r3, [sp, #8]
 80067b2:	2200      	movs	r2, #0
 80067b4:	701a      	strb	r2, [r3, #0]
 80067b6:	b01c      	add	sp, #112	@ 0x70
 80067b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80067bc:	b003      	add	sp, #12
 80067be:	4770      	bx	lr
 80067c0:	2000001c 	.word	0x2000001c
 80067c4:	ffff0208 	.word	0xffff0208

080067c8 <memset>:
 80067c8:	4402      	add	r2, r0
 80067ca:	4603      	mov	r3, r0
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d100      	bne.n	80067d2 <memset+0xa>
 80067d0:	4770      	bx	lr
 80067d2:	f803 1b01 	strb.w	r1, [r3], #1
 80067d6:	e7f9      	b.n	80067cc <memset+0x4>

080067d8 <__errno>:
 80067d8:	4b01      	ldr	r3, [pc, #4]	@ (80067e0 <__errno+0x8>)
 80067da:	6818      	ldr	r0, [r3, #0]
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	2000001c 	.word	0x2000001c

080067e4 <__libc_init_array>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	4d0d      	ldr	r5, [pc, #52]	@ (800681c <__libc_init_array+0x38>)
 80067e8:	4c0d      	ldr	r4, [pc, #52]	@ (8006820 <__libc_init_array+0x3c>)
 80067ea:	1b64      	subs	r4, r4, r5
 80067ec:	10a4      	asrs	r4, r4, #2
 80067ee:	2600      	movs	r6, #0
 80067f0:	42a6      	cmp	r6, r4
 80067f2:	d109      	bne.n	8006808 <__libc_init_array+0x24>
 80067f4:	4d0b      	ldr	r5, [pc, #44]	@ (8006824 <__libc_init_array+0x40>)
 80067f6:	4c0c      	ldr	r4, [pc, #48]	@ (8006828 <__libc_init_array+0x44>)
 80067f8:	f000 fc66 	bl	80070c8 <_init>
 80067fc:	1b64      	subs	r4, r4, r5
 80067fe:	10a4      	asrs	r4, r4, #2
 8006800:	2600      	movs	r6, #0
 8006802:	42a6      	cmp	r6, r4
 8006804:	d105      	bne.n	8006812 <__libc_init_array+0x2e>
 8006806:	bd70      	pop	{r4, r5, r6, pc}
 8006808:	f855 3b04 	ldr.w	r3, [r5], #4
 800680c:	4798      	blx	r3
 800680e:	3601      	adds	r6, #1
 8006810:	e7ee      	b.n	80067f0 <__libc_init_array+0xc>
 8006812:	f855 3b04 	ldr.w	r3, [r5], #4
 8006816:	4798      	blx	r3
 8006818:	3601      	adds	r6, #1
 800681a:	e7f2      	b.n	8006802 <__libc_init_array+0x1e>
 800681c:	08007304 	.word	0x08007304
 8006820:	08007304 	.word	0x08007304
 8006824:	08007304 	.word	0x08007304
 8006828:	08007308 	.word	0x08007308

0800682c <__retarget_lock_acquire_recursive>:
 800682c:	4770      	bx	lr

0800682e <__retarget_lock_release_recursive>:
 800682e:	4770      	bx	lr

08006830 <_free_r>:
 8006830:	b538      	push	{r3, r4, r5, lr}
 8006832:	4605      	mov	r5, r0
 8006834:	2900      	cmp	r1, #0
 8006836:	d041      	beq.n	80068bc <_free_r+0x8c>
 8006838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800683c:	1f0c      	subs	r4, r1, #4
 800683e:	2b00      	cmp	r3, #0
 8006840:	bfb8      	it	lt
 8006842:	18e4      	addlt	r4, r4, r3
 8006844:	f000 f8e0 	bl	8006a08 <__malloc_lock>
 8006848:	4a1d      	ldr	r2, [pc, #116]	@ (80068c0 <_free_r+0x90>)
 800684a:	6813      	ldr	r3, [r2, #0]
 800684c:	b933      	cbnz	r3, 800685c <_free_r+0x2c>
 800684e:	6063      	str	r3, [r4, #4]
 8006850:	6014      	str	r4, [r2, #0]
 8006852:	4628      	mov	r0, r5
 8006854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006858:	f000 b8dc 	b.w	8006a14 <__malloc_unlock>
 800685c:	42a3      	cmp	r3, r4
 800685e:	d908      	bls.n	8006872 <_free_r+0x42>
 8006860:	6820      	ldr	r0, [r4, #0]
 8006862:	1821      	adds	r1, r4, r0
 8006864:	428b      	cmp	r3, r1
 8006866:	bf01      	itttt	eq
 8006868:	6819      	ldreq	r1, [r3, #0]
 800686a:	685b      	ldreq	r3, [r3, #4]
 800686c:	1809      	addeq	r1, r1, r0
 800686e:	6021      	streq	r1, [r4, #0]
 8006870:	e7ed      	b.n	800684e <_free_r+0x1e>
 8006872:	461a      	mov	r2, r3
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	b10b      	cbz	r3, 800687c <_free_r+0x4c>
 8006878:	42a3      	cmp	r3, r4
 800687a:	d9fa      	bls.n	8006872 <_free_r+0x42>
 800687c:	6811      	ldr	r1, [r2, #0]
 800687e:	1850      	adds	r0, r2, r1
 8006880:	42a0      	cmp	r0, r4
 8006882:	d10b      	bne.n	800689c <_free_r+0x6c>
 8006884:	6820      	ldr	r0, [r4, #0]
 8006886:	4401      	add	r1, r0
 8006888:	1850      	adds	r0, r2, r1
 800688a:	4283      	cmp	r3, r0
 800688c:	6011      	str	r1, [r2, #0]
 800688e:	d1e0      	bne.n	8006852 <_free_r+0x22>
 8006890:	6818      	ldr	r0, [r3, #0]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	6053      	str	r3, [r2, #4]
 8006896:	4408      	add	r0, r1
 8006898:	6010      	str	r0, [r2, #0]
 800689a:	e7da      	b.n	8006852 <_free_r+0x22>
 800689c:	d902      	bls.n	80068a4 <_free_r+0x74>
 800689e:	230c      	movs	r3, #12
 80068a0:	602b      	str	r3, [r5, #0]
 80068a2:	e7d6      	b.n	8006852 <_free_r+0x22>
 80068a4:	6820      	ldr	r0, [r4, #0]
 80068a6:	1821      	adds	r1, r4, r0
 80068a8:	428b      	cmp	r3, r1
 80068aa:	bf04      	itt	eq
 80068ac:	6819      	ldreq	r1, [r3, #0]
 80068ae:	685b      	ldreq	r3, [r3, #4]
 80068b0:	6063      	str	r3, [r4, #4]
 80068b2:	bf04      	itt	eq
 80068b4:	1809      	addeq	r1, r1, r0
 80068b6:	6021      	streq	r1, [r4, #0]
 80068b8:	6054      	str	r4, [r2, #4]
 80068ba:	e7ca      	b.n	8006852 <_free_r+0x22>
 80068bc:	bd38      	pop	{r3, r4, r5, pc}
 80068be:	bf00      	nop
 80068c0:	20000328 	.word	0x20000328

080068c4 <sbrk_aligned>:
 80068c4:	b570      	push	{r4, r5, r6, lr}
 80068c6:	4e0f      	ldr	r6, [pc, #60]	@ (8006904 <sbrk_aligned+0x40>)
 80068c8:	460c      	mov	r4, r1
 80068ca:	6831      	ldr	r1, [r6, #0]
 80068cc:	4605      	mov	r5, r0
 80068ce:	b911      	cbnz	r1, 80068d6 <sbrk_aligned+0x12>
 80068d0:	f000 fba6 	bl	8007020 <_sbrk_r>
 80068d4:	6030      	str	r0, [r6, #0]
 80068d6:	4621      	mov	r1, r4
 80068d8:	4628      	mov	r0, r5
 80068da:	f000 fba1 	bl	8007020 <_sbrk_r>
 80068de:	1c43      	adds	r3, r0, #1
 80068e0:	d103      	bne.n	80068ea <sbrk_aligned+0x26>
 80068e2:	f04f 34ff 	mov.w	r4, #4294967295
 80068e6:	4620      	mov	r0, r4
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
 80068ea:	1cc4      	adds	r4, r0, #3
 80068ec:	f024 0403 	bic.w	r4, r4, #3
 80068f0:	42a0      	cmp	r0, r4
 80068f2:	d0f8      	beq.n	80068e6 <sbrk_aligned+0x22>
 80068f4:	1a21      	subs	r1, r4, r0
 80068f6:	4628      	mov	r0, r5
 80068f8:	f000 fb92 	bl	8007020 <_sbrk_r>
 80068fc:	3001      	adds	r0, #1
 80068fe:	d1f2      	bne.n	80068e6 <sbrk_aligned+0x22>
 8006900:	e7ef      	b.n	80068e2 <sbrk_aligned+0x1e>
 8006902:	bf00      	nop
 8006904:	20000324 	.word	0x20000324

08006908 <_malloc_r>:
 8006908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800690c:	1ccd      	adds	r5, r1, #3
 800690e:	f025 0503 	bic.w	r5, r5, #3
 8006912:	3508      	adds	r5, #8
 8006914:	2d0c      	cmp	r5, #12
 8006916:	bf38      	it	cc
 8006918:	250c      	movcc	r5, #12
 800691a:	2d00      	cmp	r5, #0
 800691c:	4606      	mov	r6, r0
 800691e:	db01      	blt.n	8006924 <_malloc_r+0x1c>
 8006920:	42a9      	cmp	r1, r5
 8006922:	d904      	bls.n	800692e <_malloc_r+0x26>
 8006924:	230c      	movs	r3, #12
 8006926:	6033      	str	r3, [r6, #0]
 8006928:	2000      	movs	r0, #0
 800692a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800692e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a04 <_malloc_r+0xfc>
 8006932:	f000 f869 	bl	8006a08 <__malloc_lock>
 8006936:	f8d8 3000 	ldr.w	r3, [r8]
 800693a:	461c      	mov	r4, r3
 800693c:	bb44      	cbnz	r4, 8006990 <_malloc_r+0x88>
 800693e:	4629      	mov	r1, r5
 8006940:	4630      	mov	r0, r6
 8006942:	f7ff ffbf 	bl	80068c4 <sbrk_aligned>
 8006946:	1c43      	adds	r3, r0, #1
 8006948:	4604      	mov	r4, r0
 800694a:	d158      	bne.n	80069fe <_malloc_r+0xf6>
 800694c:	f8d8 4000 	ldr.w	r4, [r8]
 8006950:	4627      	mov	r7, r4
 8006952:	2f00      	cmp	r7, #0
 8006954:	d143      	bne.n	80069de <_malloc_r+0xd6>
 8006956:	2c00      	cmp	r4, #0
 8006958:	d04b      	beq.n	80069f2 <_malloc_r+0xea>
 800695a:	6823      	ldr	r3, [r4, #0]
 800695c:	4639      	mov	r1, r7
 800695e:	4630      	mov	r0, r6
 8006960:	eb04 0903 	add.w	r9, r4, r3
 8006964:	f000 fb5c 	bl	8007020 <_sbrk_r>
 8006968:	4581      	cmp	r9, r0
 800696a:	d142      	bne.n	80069f2 <_malloc_r+0xea>
 800696c:	6821      	ldr	r1, [r4, #0]
 800696e:	1a6d      	subs	r5, r5, r1
 8006970:	4629      	mov	r1, r5
 8006972:	4630      	mov	r0, r6
 8006974:	f7ff ffa6 	bl	80068c4 <sbrk_aligned>
 8006978:	3001      	adds	r0, #1
 800697a:	d03a      	beq.n	80069f2 <_malloc_r+0xea>
 800697c:	6823      	ldr	r3, [r4, #0]
 800697e:	442b      	add	r3, r5
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	f8d8 3000 	ldr.w	r3, [r8]
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	bb62      	cbnz	r2, 80069e4 <_malloc_r+0xdc>
 800698a:	f8c8 7000 	str.w	r7, [r8]
 800698e:	e00f      	b.n	80069b0 <_malloc_r+0xa8>
 8006990:	6822      	ldr	r2, [r4, #0]
 8006992:	1b52      	subs	r2, r2, r5
 8006994:	d420      	bmi.n	80069d8 <_malloc_r+0xd0>
 8006996:	2a0b      	cmp	r2, #11
 8006998:	d917      	bls.n	80069ca <_malloc_r+0xc2>
 800699a:	1961      	adds	r1, r4, r5
 800699c:	42a3      	cmp	r3, r4
 800699e:	6025      	str	r5, [r4, #0]
 80069a0:	bf18      	it	ne
 80069a2:	6059      	strne	r1, [r3, #4]
 80069a4:	6863      	ldr	r3, [r4, #4]
 80069a6:	bf08      	it	eq
 80069a8:	f8c8 1000 	streq.w	r1, [r8]
 80069ac:	5162      	str	r2, [r4, r5]
 80069ae:	604b      	str	r3, [r1, #4]
 80069b0:	4630      	mov	r0, r6
 80069b2:	f000 f82f 	bl	8006a14 <__malloc_unlock>
 80069b6:	f104 000b 	add.w	r0, r4, #11
 80069ba:	1d23      	adds	r3, r4, #4
 80069bc:	f020 0007 	bic.w	r0, r0, #7
 80069c0:	1ac2      	subs	r2, r0, r3
 80069c2:	bf1c      	itt	ne
 80069c4:	1a1b      	subne	r3, r3, r0
 80069c6:	50a3      	strne	r3, [r4, r2]
 80069c8:	e7af      	b.n	800692a <_malloc_r+0x22>
 80069ca:	6862      	ldr	r2, [r4, #4]
 80069cc:	42a3      	cmp	r3, r4
 80069ce:	bf0c      	ite	eq
 80069d0:	f8c8 2000 	streq.w	r2, [r8]
 80069d4:	605a      	strne	r2, [r3, #4]
 80069d6:	e7eb      	b.n	80069b0 <_malloc_r+0xa8>
 80069d8:	4623      	mov	r3, r4
 80069da:	6864      	ldr	r4, [r4, #4]
 80069dc:	e7ae      	b.n	800693c <_malloc_r+0x34>
 80069de:	463c      	mov	r4, r7
 80069e0:	687f      	ldr	r7, [r7, #4]
 80069e2:	e7b6      	b.n	8006952 <_malloc_r+0x4a>
 80069e4:	461a      	mov	r2, r3
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	42a3      	cmp	r3, r4
 80069ea:	d1fb      	bne.n	80069e4 <_malloc_r+0xdc>
 80069ec:	2300      	movs	r3, #0
 80069ee:	6053      	str	r3, [r2, #4]
 80069f0:	e7de      	b.n	80069b0 <_malloc_r+0xa8>
 80069f2:	230c      	movs	r3, #12
 80069f4:	6033      	str	r3, [r6, #0]
 80069f6:	4630      	mov	r0, r6
 80069f8:	f000 f80c 	bl	8006a14 <__malloc_unlock>
 80069fc:	e794      	b.n	8006928 <_malloc_r+0x20>
 80069fe:	6005      	str	r5, [r0, #0]
 8006a00:	e7d6      	b.n	80069b0 <_malloc_r+0xa8>
 8006a02:	bf00      	nop
 8006a04:	20000328 	.word	0x20000328

08006a08 <__malloc_lock>:
 8006a08:	4801      	ldr	r0, [pc, #4]	@ (8006a10 <__malloc_lock+0x8>)
 8006a0a:	f7ff bf0f 	b.w	800682c <__retarget_lock_acquire_recursive>
 8006a0e:	bf00      	nop
 8006a10:	20000320 	.word	0x20000320

08006a14 <__malloc_unlock>:
 8006a14:	4801      	ldr	r0, [pc, #4]	@ (8006a1c <__malloc_unlock+0x8>)
 8006a16:	f7ff bf0a 	b.w	800682e <__retarget_lock_release_recursive>
 8006a1a:	bf00      	nop
 8006a1c:	20000320 	.word	0x20000320

08006a20 <__ssputs_r>:
 8006a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a24:	688e      	ldr	r6, [r1, #8]
 8006a26:	461f      	mov	r7, r3
 8006a28:	42be      	cmp	r6, r7
 8006a2a:	680b      	ldr	r3, [r1, #0]
 8006a2c:	4682      	mov	sl, r0
 8006a2e:	460c      	mov	r4, r1
 8006a30:	4690      	mov	r8, r2
 8006a32:	d82d      	bhi.n	8006a90 <__ssputs_r+0x70>
 8006a34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006a3c:	d026      	beq.n	8006a8c <__ssputs_r+0x6c>
 8006a3e:	6965      	ldr	r5, [r4, #20]
 8006a40:	6909      	ldr	r1, [r1, #16]
 8006a42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a46:	eba3 0901 	sub.w	r9, r3, r1
 8006a4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a4e:	1c7b      	adds	r3, r7, #1
 8006a50:	444b      	add	r3, r9
 8006a52:	106d      	asrs	r5, r5, #1
 8006a54:	429d      	cmp	r5, r3
 8006a56:	bf38      	it	cc
 8006a58:	461d      	movcc	r5, r3
 8006a5a:	0553      	lsls	r3, r2, #21
 8006a5c:	d527      	bpl.n	8006aae <__ssputs_r+0x8e>
 8006a5e:	4629      	mov	r1, r5
 8006a60:	f7ff ff52 	bl	8006908 <_malloc_r>
 8006a64:	4606      	mov	r6, r0
 8006a66:	b360      	cbz	r0, 8006ac2 <__ssputs_r+0xa2>
 8006a68:	6921      	ldr	r1, [r4, #16]
 8006a6a:	464a      	mov	r2, r9
 8006a6c:	f000 fae8 	bl	8007040 <memcpy>
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006a76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a7a:	81a3      	strh	r3, [r4, #12]
 8006a7c:	6126      	str	r6, [r4, #16]
 8006a7e:	6165      	str	r5, [r4, #20]
 8006a80:	444e      	add	r6, r9
 8006a82:	eba5 0509 	sub.w	r5, r5, r9
 8006a86:	6026      	str	r6, [r4, #0]
 8006a88:	60a5      	str	r5, [r4, #8]
 8006a8a:	463e      	mov	r6, r7
 8006a8c:	42be      	cmp	r6, r7
 8006a8e:	d900      	bls.n	8006a92 <__ssputs_r+0x72>
 8006a90:	463e      	mov	r6, r7
 8006a92:	6820      	ldr	r0, [r4, #0]
 8006a94:	4632      	mov	r2, r6
 8006a96:	4641      	mov	r1, r8
 8006a98:	f000 faa8 	bl	8006fec <memmove>
 8006a9c:	68a3      	ldr	r3, [r4, #8]
 8006a9e:	1b9b      	subs	r3, r3, r6
 8006aa0:	60a3      	str	r3, [r4, #8]
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	4433      	add	r3, r6
 8006aa6:	6023      	str	r3, [r4, #0]
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aae:	462a      	mov	r2, r5
 8006ab0:	f000 fad4 	bl	800705c <_realloc_r>
 8006ab4:	4606      	mov	r6, r0
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d1e0      	bne.n	8006a7c <__ssputs_r+0x5c>
 8006aba:	6921      	ldr	r1, [r4, #16]
 8006abc:	4650      	mov	r0, sl
 8006abe:	f7ff feb7 	bl	8006830 <_free_r>
 8006ac2:	230c      	movs	r3, #12
 8006ac4:	f8ca 3000 	str.w	r3, [sl]
 8006ac8:	89a3      	ldrh	r3, [r4, #12]
 8006aca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ace:	81a3      	strh	r3, [r4, #12]
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad4:	e7e9      	b.n	8006aaa <__ssputs_r+0x8a>
	...

08006ad8 <_svfiprintf_r>:
 8006ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	4698      	mov	r8, r3
 8006ade:	898b      	ldrh	r3, [r1, #12]
 8006ae0:	061b      	lsls	r3, r3, #24
 8006ae2:	b09d      	sub	sp, #116	@ 0x74
 8006ae4:	4607      	mov	r7, r0
 8006ae6:	460d      	mov	r5, r1
 8006ae8:	4614      	mov	r4, r2
 8006aea:	d510      	bpl.n	8006b0e <_svfiprintf_r+0x36>
 8006aec:	690b      	ldr	r3, [r1, #16]
 8006aee:	b973      	cbnz	r3, 8006b0e <_svfiprintf_r+0x36>
 8006af0:	2140      	movs	r1, #64	@ 0x40
 8006af2:	f7ff ff09 	bl	8006908 <_malloc_r>
 8006af6:	6028      	str	r0, [r5, #0]
 8006af8:	6128      	str	r0, [r5, #16]
 8006afa:	b930      	cbnz	r0, 8006b0a <_svfiprintf_r+0x32>
 8006afc:	230c      	movs	r3, #12
 8006afe:	603b      	str	r3, [r7, #0]
 8006b00:	f04f 30ff 	mov.w	r0, #4294967295
 8006b04:	b01d      	add	sp, #116	@ 0x74
 8006b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b0a:	2340      	movs	r3, #64	@ 0x40
 8006b0c:	616b      	str	r3, [r5, #20]
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b12:	2320      	movs	r3, #32
 8006b14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006b18:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b1c:	2330      	movs	r3, #48	@ 0x30
 8006b1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006cbc <_svfiprintf_r+0x1e4>
 8006b22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006b26:	f04f 0901 	mov.w	r9, #1
 8006b2a:	4623      	mov	r3, r4
 8006b2c:	469a      	mov	sl, r3
 8006b2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b32:	b10a      	cbz	r2, 8006b38 <_svfiprintf_r+0x60>
 8006b34:	2a25      	cmp	r2, #37	@ 0x25
 8006b36:	d1f9      	bne.n	8006b2c <_svfiprintf_r+0x54>
 8006b38:	ebba 0b04 	subs.w	fp, sl, r4
 8006b3c:	d00b      	beq.n	8006b56 <_svfiprintf_r+0x7e>
 8006b3e:	465b      	mov	r3, fp
 8006b40:	4622      	mov	r2, r4
 8006b42:	4629      	mov	r1, r5
 8006b44:	4638      	mov	r0, r7
 8006b46:	f7ff ff6b 	bl	8006a20 <__ssputs_r>
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	f000 80a7 	beq.w	8006c9e <_svfiprintf_r+0x1c6>
 8006b50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b52:	445a      	add	r2, fp
 8006b54:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b56:	f89a 3000 	ldrb.w	r3, [sl]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	f000 809f 	beq.w	8006c9e <_svfiprintf_r+0x1c6>
 8006b60:	2300      	movs	r3, #0
 8006b62:	f04f 32ff 	mov.w	r2, #4294967295
 8006b66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b6a:	f10a 0a01 	add.w	sl, sl, #1
 8006b6e:	9304      	str	r3, [sp, #16]
 8006b70:	9307      	str	r3, [sp, #28]
 8006b72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b76:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b78:	4654      	mov	r4, sl
 8006b7a:	2205      	movs	r2, #5
 8006b7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b80:	484e      	ldr	r0, [pc, #312]	@ (8006cbc <_svfiprintf_r+0x1e4>)
 8006b82:	f7f9 fb25 	bl	80001d0 <memchr>
 8006b86:	9a04      	ldr	r2, [sp, #16]
 8006b88:	b9d8      	cbnz	r0, 8006bc2 <_svfiprintf_r+0xea>
 8006b8a:	06d0      	lsls	r0, r2, #27
 8006b8c:	bf44      	itt	mi
 8006b8e:	2320      	movmi	r3, #32
 8006b90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b94:	0711      	lsls	r1, r2, #28
 8006b96:	bf44      	itt	mi
 8006b98:	232b      	movmi	r3, #43	@ 0x2b
 8006b9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b9e:	f89a 3000 	ldrb.w	r3, [sl]
 8006ba2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ba4:	d015      	beq.n	8006bd2 <_svfiprintf_r+0xfa>
 8006ba6:	9a07      	ldr	r2, [sp, #28]
 8006ba8:	4654      	mov	r4, sl
 8006baa:	2000      	movs	r0, #0
 8006bac:	f04f 0c0a 	mov.w	ip, #10
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bb6:	3b30      	subs	r3, #48	@ 0x30
 8006bb8:	2b09      	cmp	r3, #9
 8006bba:	d94b      	bls.n	8006c54 <_svfiprintf_r+0x17c>
 8006bbc:	b1b0      	cbz	r0, 8006bec <_svfiprintf_r+0x114>
 8006bbe:	9207      	str	r2, [sp, #28]
 8006bc0:	e014      	b.n	8006bec <_svfiprintf_r+0x114>
 8006bc2:	eba0 0308 	sub.w	r3, r0, r8
 8006bc6:	fa09 f303 	lsl.w	r3, r9, r3
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	9304      	str	r3, [sp, #16]
 8006bce:	46a2      	mov	sl, r4
 8006bd0:	e7d2      	b.n	8006b78 <_svfiprintf_r+0xa0>
 8006bd2:	9b03      	ldr	r3, [sp, #12]
 8006bd4:	1d19      	adds	r1, r3, #4
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	9103      	str	r1, [sp, #12]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	bfbb      	ittet	lt
 8006bde:	425b      	neglt	r3, r3
 8006be0:	f042 0202 	orrlt.w	r2, r2, #2
 8006be4:	9307      	strge	r3, [sp, #28]
 8006be6:	9307      	strlt	r3, [sp, #28]
 8006be8:	bfb8      	it	lt
 8006bea:	9204      	strlt	r2, [sp, #16]
 8006bec:	7823      	ldrb	r3, [r4, #0]
 8006bee:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bf0:	d10a      	bne.n	8006c08 <_svfiprintf_r+0x130>
 8006bf2:	7863      	ldrb	r3, [r4, #1]
 8006bf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bf6:	d132      	bne.n	8006c5e <_svfiprintf_r+0x186>
 8006bf8:	9b03      	ldr	r3, [sp, #12]
 8006bfa:	1d1a      	adds	r2, r3, #4
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	9203      	str	r2, [sp, #12]
 8006c00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006c04:	3402      	adds	r4, #2
 8006c06:	9305      	str	r3, [sp, #20]
 8006c08:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006ccc <_svfiprintf_r+0x1f4>
 8006c0c:	7821      	ldrb	r1, [r4, #0]
 8006c0e:	2203      	movs	r2, #3
 8006c10:	4650      	mov	r0, sl
 8006c12:	f7f9 fadd 	bl	80001d0 <memchr>
 8006c16:	b138      	cbz	r0, 8006c28 <_svfiprintf_r+0x150>
 8006c18:	9b04      	ldr	r3, [sp, #16]
 8006c1a:	eba0 000a 	sub.w	r0, r0, sl
 8006c1e:	2240      	movs	r2, #64	@ 0x40
 8006c20:	4082      	lsls	r2, r0
 8006c22:	4313      	orrs	r3, r2
 8006c24:	3401      	adds	r4, #1
 8006c26:	9304      	str	r3, [sp, #16]
 8006c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c2c:	4824      	ldr	r0, [pc, #144]	@ (8006cc0 <_svfiprintf_r+0x1e8>)
 8006c2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c32:	2206      	movs	r2, #6
 8006c34:	f7f9 facc 	bl	80001d0 <memchr>
 8006c38:	2800      	cmp	r0, #0
 8006c3a:	d036      	beq.n	8006caa <_svfiprintf_r+0x1d2>
 8006c3c:	4b21      	ldr	r3, [pc, #132]	@ (8006cc4 <_svfiprintf_r+0x1ec>)
 8006c3e:	bb1b      	cbnz	r3, 8006c88 <_svfiprintf_r+0x1b0>
 8006c40:	9b03      	ldr	r3, [sp, #12]
 8006c42:	3307      	adds	r3, #7
 8006c44:	f023 0307 	bic.w	r3, r3, #7
 8006c48:	3308      	adds	r3, #8
 8006c4a:	9303      	str	r3, [sp, #12]
 8006c4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c4e:	4433      	add	r3, r6
 8006c50:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c52:	e76a      	b.n	8006b2a <_svfiprintf_r+0x52>
 8006c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c58:	460c      	mov	r4, r1
 8006c5a:	2001      	movs	r0, #1
 8006c5c:	e7a8      	b.n	8006bb0 <_svfiprintf_r+0xd8>
 8006c5e:	2300      	movs	r3, #0
 8006c60:	3401      	adds	r4, #1
 8006c62:	9305      	str	r3, [sp, #20]
 8006c64:	4619      	mov	r1, r3
 8006c66:	f04f 0c0a 	mov.w	ip, #10
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c70:	3a30      	subs	r2, #48	@ 0x30
 8006c72:	2a09      	cmp	r2, #9
 8006c74:	d903      	bls.n	8006c7e <_svfiprintf_r+0x1a6>
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d0c6      	beq.n	8006c08 <_svfiprintf_r+0x130>
 8006c7a:	9105      	str	r1, [sp, #20]
 8006c7c:	e7c4      	b.n	8006c08 <_svfiprintf_r+0x130>
 8006c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c82:	4604      	mov	r4, r0
 8006c84:	2301      	movs	r3, #1
 8006c86:	e7f0      	b.n	8006c6a <_svfiprintf_r+0x192>
 8006c88:	ab03      	add	r3, sp, #12
 8006c8a:	9300      	str	r3, [sp, #0]
 8006c8c:	462a      	mov	r2, r5
 8006c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8006cc8 <_svfiprintf_r+0x1f0>)
 8006c90:	a904      	add	r1, sp, #16
 8006c92:	4638      	mov	r0, r7
 8006c94:	f3af 8000 	nop.w
 8006c98:	1c42      	adds	r2, r0, #1
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	d1d6      	bne.n	8006c4c <_svfiprintf_r+0x174>
 8006c9e:	89ab      	ldrh	r3, [r5, #12]
 8006ca0:	065b      	lsls	r3, r3, #25
 8006ca2:	f53f af2d 	bmi.w	8006b00 <_svfiprintf_r+0x28>
 8006ca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ca8:	e72c      	b.n	8006b04 <_svfiprintf_r+0x2c>
 8006caa:	ab03      	add	r3, sp, #12
 8006cac:	9300      	str	r3, [sp, #0]
 8006cae:	462a      	mov	r2, r5
 8006cb0:	4b05      	ldr	r3, [pc, #20]	@ (8006cc8 <_svfiprintf_r+0x1f0>)
 8006cb2:	a904      	add	r1, sp, #16
 8006cb4:	4638      	mov	r0, r7
 8006cb6:	f000 f879 	bl	8006dac <_printf_i>
 8006cba:	e7ed      	b.n	8006c98 <_svfiprintf_r+0x1c0>
 8006cbc:	080072c8 	.word	0x080072c8
 8006cc0:	080072d2 	.word	0x080072d2
 8006cc4:	00000000 	.word	0x00000000
 8006cc8:	08006a21 	.word	0x08006a21
 8006ccc:	080072ce 	.word	0x080072ce

08006cd0 <_printf_common>:
 8006cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cd4:	4616      	mov	r6, r2
 8006cd6:	4698      	mov	r8, r3
 8006cd8:	688a      	ldr	r2, [r1, #8]
 8006cda:	690b      	ldr	r3, [r1, #16]
 8006cdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	bfb8      	it	lt
 8006ce4:	4613      	movlt	r3, r2
 8006ce6:	6033      	str	r3, [r6, #0]
 8006ce8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006cec:	4607      	mov	r7, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	b10a      	cbz	r2, 8006cf6 <_printf_common+0x26>
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	6033      	str	r3, [r6, #0]
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	0699      	lsls	r1, r3, #26
 8006cfa:	bf42      	ittt	mi
 8006cfc:	6833      	ldrmi	r3, [r6, #0]
 8006cfe:	3302      	addmi	r3, #2
 8006d00:	6033      	strmi	r3, [r6, #0]
 8006d02:	6825      	ldr	r5, [r4, #0]
 8006d04:	f015 0506 	ands.w	r5, r5, #6
 8006d08:	d106      	bne.n	8006d18 <_printf_common+0x48>
 8006d0a:	f104 0a19 	add.w	sl, r4, #25
 8006d0e:	68e3      	ldr	r3, [r4, #12]
 8006d10:	6832      	ldr	r2, [r6, #0]
 8006d12:	1a9b      	subs	r3, r3, r2
 8006d14:	42ab      	cmp	r3, r5
 8006d16:	dc26      	bgt.n	8006d66 <_printf_common+0x96>
 8006d18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d1c:	6822      	ldr	r2, [r4, #0]
 8006d1e:	3b00      	subs	r3, #0
 8006d20:	bf18      	it	ne
 8006d22:	2301      	movne	r3, #1
 8006d24:	0692      	lsls	r2, r2, #26
 8006d26:	d42b      	bmi.n	8006d80 <_printf_common+0xb0>
 8006d28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d2c:	4641      	mov	r1, r8
 8006d2e:	4638      	mov	r0, r7
 8006d30:	47c8      	blx	r9
 8006d32:	3001      	adds	r0, #1
 8006d34:	d01e      	beq.n	8006d74 <_printf_common+0xa4>
 8006d36:	6823      	ldr	r3, [r4, #0]
 8006d38:	6922      	ldr	r2, [r4, #16]
 8006d3a:	f003 0306 	and.w	r3, r3, #6
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	bf02      	ittt	eq
 8006d42:	68e5      	ldreq	r5, [r4, #12]
 8006d44:	6833      	ldreq	r3, [r6, #0]
 8006d46:	1aed      	subeq	r5, r5, r3
 8006d48:	68a3      	ldr	r3, [r4, #8]
 8006d4a:	bf0c      	ite	eq
 8006d4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d50:	2500      	movne	r5, #0
 8006d52:	4293      	cmp	r3, r2
 8006d54:	bfc4      	itt	gt
 8006d56:	1a9b      	subgt	r3, r3, r2
 8006d58:	18ed      	addgt	r5, r5, r3
 8006d5a:	2600      	movs	r6, #0
 8006d5c:	341a      	adds	r4, #26
 8006d5e:	42b5      	cmp	r5, r6
 8006d60:	d11a      	bne.n	8006d98 <_printf_common+0xc8>
 8006d62:	2000      	movs	r0, #0
 8006d64:	e008      	b.n	8006d78 <_printf_common+0xa8>
 8006d66:	2301      	movs	r3, #1
 8006d68:	4652      	mov	r2, sl
 8006d6a:	4641      	mov	r1, r8
 8006d6c:	4638      	mov	r0, r7
 8006d6e:	47c8      	blx	r9
 8006d70:	3001      	adds	r0, #1
 8006d72:	d103      	bne.n	8006d7c <_printf_common+0xac>
 8006d74:	f04f 30ff 	mov.w	r0, #4294967295
 8006d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d7c:	3501      	adds	r5, #1
 8006d7e:	e7c6      	b.n	8006d0e <_printf_common+0x3e>
 8006d80:	18e1      	adds	r1, r4, r3
 8006d82:	1c5a      	adds	r2, r3, #1
 8006d84:	2030      	movs	r0, #48	@ 0x30
 8006d86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006d8a:	4422      	add	r2, r4
 8006d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006d90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006d94:	3302      	adds	r3, #2
 8006d96:	e7c7      	b.n	8006d28 <_printf_common+0x58>
 8006d98:	2301      	movs	r3, #1
 8006d9a:	4622      	mov	r2, r4
 8006d9c:	4641      	mov	r1, r8
 8006d9e:	4638      	mov	r0, r7
 8006da0:	47c8      	blx	r9
 8006da2:	3001      	adds	r0, #1
 8006da4:	d0e6      	beq.n	8006d74 <_printf_common+0xa4>
 8006da6:	3601      	adds	r6, #1
 8006da8:	e7d9      	b.n	8006d5e <_printf_common+0x8e>
	...

08006dac <_printf_i>:
 8006dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db0:	7e0f      	ldrb	r7, [r1, #24]
 8006db2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006db4:	2f78      	cmp	r7, #120	@ 0x78
 8006db6:	4691      	mov	r9, r2
 8006db8:	4680      	mov	r8, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	469a      	mov	sl, r3
 8006dbe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006dc2:	d807      	bhi.n	8006dd4 <_printf_i+0x28>
 8006dc4:	2f62      	cmp	r7, #98	@ 0x62
 8006dc6:	d80a      	bhi.n	8006dde <_printf_i+0x32>
 8006dc8:	2f00      	cmp	r7, #0
 8006dca:	f000 80d2 	beq.w	8006f72 <_printf_i+0x1c6>
 8006dce:	2f58      	cmp	r7, #88	@ 0x58
 8006dd0:	f000 80b9 	beq.w	8006f46 <_printf_i+0x19a>
 8006dd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006dd8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ddc:	e03a      	b.n	8006e54 <_printf_i+0xa8>
 8006dde:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006de2:	2b15      	cmp	r3, #21
 8006de4:	d8f6      	bhi.n	8006dd4 <_printf_i+0x28>
 8006de6:	a101      	add	r1, pc, #4	@ (adr r1, 8006dec <_printf_i+0x40>)
 8006de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006dec:	08006e45 	.word	0x08006e45
 8006df0:	08006e59 	.word	0x08006e59
 8006df4:	08006dd5 	.word	0x08006dd5
 8006df8:	08006dd5 	.word	0x08006dd5
 8006dfc:	08006dd5 	.word	0x08006dd5
 8006e00:	08006dd5 	.word	0x08006dd5
 8006e04:	08006e59 	.word	0x08006e59
 8006e08:	08006dd5 	.word	0x08006dd5
 8006e0c:	08006dd5 	.word	0x08006dd5
 8006e10:	08006dd5 	.word	0x08006dd5
 8006e14:	08006dd5 	.word	0x08006dd5
 8006e18:	08006f59 	.word	0x08006f59
 8006e1c:	08006e83 	.word	0x08006e83
 8006e20:	08006f13 	.word	0x08006f13
 8006e24:	08006dd5 	.word	0x08006dd5
 8006e28:	08006dd5 	.word	0x08006dd5
 8006e2c:	08006f7b 	.word	0x08006f7b
 8006e30:	08006dd5 	.word	0x08006dd5
 8006e34:	08006e83 	.word	0x08006e83
 8006e38:	08006dd5 	.word	0x08006dd5
 8006e3c:	08006dd5 	.word	0x08006dd5
 8006e40:	08006f1b 	.word	0x08006f1b
 8006e44:	6833      	ldr	r3, [r6, #0]
 8006e46:	1d1a      	adds	r2, r3, #4
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6032      	str	r2, [r6, #0]
 8006e4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006e54:	2301      	movs	r3, #1
 8006e56:	e09d      	b.n	8006f94 <_printf_i+0x1e8>
 8006e58:	6833      	ldr	r3, [r6, #0]
 8006e5a:	6820      	ldr	r0, [r4, #0]
 8006e5c:	1d19      	adds	r1, r3, #4
 8006e5e:	6031      	str	r1, [r6, #0]
 8006e60:	0606      	lsls	r6, r0, #24
 8006e62:	d501      	bpl.n	8006e68 <_printf_i+0xbc>
 8006e64:	681d      	ldr	r5, [r3, #0]
 8006e66:	e003      	b.n	8006e70 <_printf_i+0xc4>
 8006e68:	0645      	lsls	r5, r0, #25
 8006e6a:	d5fb      	bpl.n	8006e64 <_printf_i+0xb8>
 8006e6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006e70:	2d00      	cmp	r5, #0
 8006e72:	da03      	bge.n	8006e7c <_printf_i+0xd0>
 8006e74:	232d      	movs	r3, #45	@ 0x2d
 8006e76:	426d      	negs	r5, r5
 8006e78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e7c:	4859      	ldr	r0, [pc, #356]	@ (8006fe4 <_printf_i+0x238>)
 8006e7e:	230a      	movs	r3, #10
 8006e80:	e011      	b.n	8006ea6 <_printf_i+0xfa>
 8006e82:	6821      	ldr	r1, [r4, #0]
 8006e84:	6833      	ldr	r3, [r6, #0]
 8006e86:	0608      	lsls	r0, r1, #24
 8006e88:	f853 5b04 	ldr.w	r5, [r3], #4
 8006e8c:	d402      	bmi.n	8006e94 <_printf_i+0xe8>
 8006e8e:	0649      	lsls	r1, r1, #25
 8006e90:	bf48      	it	mi
 8006e92:	b2ad      	uxthmi	r5, r5
 8006e94:	2f6f      	cmp	r7, #111	@ 0x6f
 8006e96:	4853      	ldr	r0, [pc, #332]	@ (8006fe4 <_printf_i+0x238>)
 8006e98:	6033      	str	r3, [r6, #0]
 8006e9a:	bf14      	ite	ne
 8006e9c:	230a      	movne	r3, #10
 8006e9e:	2308      	moveq	r3, #8
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006ea6:	6866      	ldr	r6, [r4, #4]
 8006ea8:	60a6      	str	r6, [r4, #8]
 8006eaa:	2e00      	cmp	r6, #0
 8006eac:	bfa2      	ittt	ge
 8006eae:	6821      	ldrge	r1, [r4, #0]
 8006eb0:	f021 0104 	bicge.w	r1, r1, #4
 8006eb4:	6021      	strge	r1, [r4, #0]
 8006eb6:	b90d      	cbnz	r5, 8006ebc <_printf_i+0x110>
 8006eb8:	2e00      	cmp	r6, #0
 8006eba:	d04b      	beq.n	8006f54 <_printf_i+0x1a8>
 8006ebc:	4616      	mov	r6, r2
 8006ebe:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ec2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ec6:	5dc7      	ldrb	r7, [r0, r7]
 8006ec8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006ecc:	462f      	mov	r7, r5
 8006ece:	42bb      	cmp	r3, r7
 8006ed0:	460d      	mov	r5, r1
 8006ed2:	d9f4      	bls.n	8006ebe <_printf_i+0x112>
 8006ed4:	2b08      	cmp	r3, #8
 8006ed6:	d10b      	bne.n	8006ef0 <_printf_i+0x144>
 8006ed8:	6823      	ldr	r3, [r4, #0]
 8006eda:	07df      	lsls	r7, r3, #31
 8006edc:	d508      	bpl.n	8006ef0 <_printf_i+0x144>
 8006ede:	6923      	ldr	r3, [r4, #16]
 8006ee0:	6861      	ldr	r1, [r4, #4]
 8006ee2:	4299      	cmp	r1, r3
 8006ee4:	bfde      	ittt	le
 8006ee6:	2330      	movle	r3, #48	@ 0x30
 8006ee8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006eec:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006ef0:	1b92      	subs	r2, r2, r6
 8006ef2:	6122      	str	r2, [r4, #16]
 8006ef4:	f8cd a000 	str.w	sl, [sp]
 8006ef8:	464b      	mov	r3, r9
 8006efa:	aa03      	add	r2, sp, #12
 8006efc:	4621      	mov	r1, r4
 8006efe:	4640      	mov	r0, r8
 8006f00:	f7ff fee6 	bl	8006cd0 <_printf_common>
 8006f04:	3001      	adds	r0, #1
 8006f06:	d14a      	bne.n	8006f9e <_printf_i+0x1f2>
 8006f08:	f04f 30ff 	mov.w	r0, #4294967295
 8006f0c:	b004      	add	sp, #16
 8006f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f12:	6823      	ldr	r3, [r4, #0]
 8006f14:	f043 0320 	orr.w	r3, r3, #32
 8006f18:	6023      	str	r3, [r4, #0]
 8006f1a:	4833      	ldr	r0, [pc, #204]	@ (8006fe8 <_printf_i+0x23c>)
 8006f1c:	2778      	movs	r7, #120	@ 0x78
 8006f1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f22:	6823      	ldr	r3, [r4, #0]
 8006f24:	6831      	ldr	r1, [r6, #0]
 8006f26:	061f      	lsls	r7, r3, #24
 8006f28:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f2c:	d402      	bmi.n	8006f34 <_printf_i+0x188>
 8006f2e:	065f      	lsls	r7, r3, #25
 8006f30:	bf48      	it	mi
 8006f32:	b2ad      	uxthmi	r5, r5
 8006f34:	6031      	str	r1, [r6, #0]
 8006f36:	07d9      	lsls	r1, r3, #31
 8006f38:	bf44      	itt	mi
 8006f3a:	f043 0320 	orrmi.w	r3, r3, #32
 8006f3e:	6023      	strmi	r3, [r4, #0]
 8006f40:	b11d      	cbz	r5, 8006f4a <_printf_i+0x19e>
 8006f42:	2310      	movs	r3, #16
 8006f44:	e7ac      	b.n	8006ea0 <_printf_i+0xf4>
 8006f46:	4827      	ldr	r0, [pc, #156]	@ (8006fe4 <_printf_i+0x238>)
 8006f48:	e7e9      	b.n	8006f1e <_printf_i+0x172>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	f023 0320 	bic.w	r3, r3, #32
 8006f50:	6023      	str	r3, [r4, #0]
 8006f52:	e7f6      	b.n	8006f42 <_printf_i+0x196>
 8006f54:	4616      	mov	r6, r2
 8006f56:	e7bd      	b.n	8006ed4 <_printf_i+0x128>
 8006f58:	6833      	ldr	r3, [r6, #0]
 8006f5a:	6825      	ldr	r5, [r4, #0]
 8006f5c:	6961      	ldr	r1, [r4, #20]
 8006f5e:	1d18      	adds	r0, r3, #4
 8006f60:	6030      	str	r0, [r6, #0]
 8006f62:	062e      	lsls	r6, r5, #24
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	d501      	bpl.n	8006f6c <_printf_i+0x1c0>
 8006f68:	6019      	str	r1, [r3, #0]
 8006f6a:	e002      	b.n	8006f72 <_printf_i+0x1c6>
 8006f6c:	0668      	lsls	r0, r5, #25
 8006f6e:	d5fb      	bpl.n	8006f68 <_printf_i+0x1bc>
 8006f70:	8019      	strh	r1, [r3, #0]
 8006f72:	2300      	movs	r3, #0
 8006f74:	6123      	str	r3, [r4, #16]
 8006f76:	4616      	mov	r6, r2
 8006f78:	e7bc      	b.n	8006ef4 <_printf_i+0x148>
 8006f7a:	6833      	ldr	r3, [r6, #0]
 8006f7c:	1d1a      	adds	r2, r3, #4
 8006f7e:	6032      	str	r2, [r6, #0]
 8006f80:	681e      	ldr	r6, [r3, #0]
 8006f82:	6862      	ldr	r2, [r4, #4]
 8006f84:	2100      	movs	r1, #0
 8006f86:	4630      	mov	r0, r6
 8006f88:	f7f9 f922 	bl	80001d0 <memchr>
 8006f8c:	b108      	cbz	r0, 8006f92 <_printf_i+0x1e6>
 8006f8e:	1b80      	subs	r0, r0, r6
 8006f90:	6060      	str	r0, [r4, #4]
 8006f92:	6863      	ldr	r3, [r4, #4]
 8006f94:	6123      	str	r3, [r4, #16]
 8006f96:	2300      	movs	r3, #0
 8006f98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f9c:	e7aa      	b.n	8006ef4 <_printf_i+0x148>
 8006f9e:	6923      	ldr	r3, [r4, #16]
 8006fa0:	4632      	mov	r2, r6
 8006fa2:	4649      	mov	r1, r9
 8006fa4:	4640      	mov	r0, r8
 8006fa6:	47d0      	blx	sl
 8006fa8:	3001      	adds	r0, #1
 8006faa:	d0ad      	beq.n	8006f08 <_printf_i+0x15c>
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	079b      	lsls	r3, r3, #30
 8006fb0:	d413      	bmi.n	8006fda <_printf_i+0x22e>
 8006fb2:	68e0      	ldr	r0, [r4, #12]
 8006fb4:	9b03      	ldr	r3, [sp, #12]
 8006fb6:	4298      	cmp	r0, r3
 8006fb8:	bfb8      	it	lt
 8006fba:	4618      	movlt	r0, r3
 8006fbc:	e7a6      	b.n	8006f0c <_printf_i+0x160>
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	4632      	mov	r2, r6
 8006fc2:	4649      	mov	r1, r9
 8006fc4:	4640      	mov	r0, r8
 8006fc6:	47d0      	blx	sl
 8006fc8:	3001      	adds	r0, #1
 8006fca:	d09d      	beq.n	8006f08 <_printf_i+0x15c>
 8006fcc:	3501      	adds	r5, #1
 8006fce:	68e3      	ldr	r3, [r4, #12]
 8006fd0:	9903      	ldr	r1, [sp, #12]
 8006fd2:	1a5b      	subs	r3, r3, r1
 8006fd4:	42ab      	cmp	r3, r5
 8006fd6:	dcf2      	bgt.n	8006fbe <_printf_i+0x212>
 8006fd8:	e7eb      	b.n	8006fb2 <_printf_i+0x206>
 8006fda:	2500      	movs	r5, #0
 8006fdc:	f104 0619 	add.w	r6, r4, #25
 8006fe0:	e7f5      	b.n	8006fce <_printf_i+0x222>
 8006fe2:	bf00      	nop
 8006fe4:	080072d9 	.word	0x080072d9
 8006fe8:	080072ea 	.word	0x080072ea

08006fec <memmove>:
 8006fec:	4288      	cmp	r0, r1
 8006fee:	b510      	push	{r4, lr}
 8006ff0:	eb01 0402 	add.w	r4, r1, r2
 8006ff4:	d902      	bls.n	8006ffc <memmove+0x10>
 8006ff6:	4284      	cmp	r4, r0
 8006ff8:	4623      	mov	r3, r4
 8006ffa:	d807      	bhi.n	800700c <memmove+0x20>
 8006ffc:	1e43      	subs	r3, r0, #1
 8006ffe:	42a1      	cmp	r1, r4
 8007000:	d008      	beq.n	8007014 <memmove+0x28>
 8007002:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007006:	f803 2f01 	strb.w	r2, [r3, #1]!
 800700a:	e7f8      	b.n	8006ffe <memmove+0x12>
 800700c:	4402      	add	r2, r0
 800700e:	4601      	mov	r1, r0
 8007010:	428a      	cmp	r2, r1
 8007012:	d100      	bne.n	8007016 <memmove+0x2a>
 8007014:	bd10      	pop	{r4, pc}
 8007016:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800701a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800701e:	e7f7      	b.n	8007010 <memmove+0x24>

08007020 <_sbrk_r>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4d06      	ldr	r5, [pc, #24]	@ (800703c <_sbrk_r+0x1c>)
 8007024:	2300      	movs	r3, #0
 8007026:	4604      	mov	r4, r0
 8007028:	4608      	mov	r0, r1
 800702a:	602b      	str	r3, [r5, #0]
 800702c:	f7fd fa8e 	bl	800454c <_sbrk>
 8007030:	1c43      	adds	r3, r0, #1
 8007032:	d102      	bne.n	800703a <_sbrk_r+0x1a>
 8007034:	682b      	ldr	r3, [r5, #0]
 8007036:	b103      	cbz	r3, 800703a <_sbrk_r+0x1a>
 8007038:	6023      	str	r3, [r4, #0]
 800703a:	bd38      	pop	{r3, r4, r5, pc}
 800703c:	2000031c 	.word	0x2000031c

08007040 <memcpy>:
 8007040:	440a      	add	r2, r1
 8007042:	4291      	cmp	r1, r2
 8007044:	f100 33ff 	add.w	r3, r0, #4294967295
 8007048:	d100      	bne.n	800704c <memcpy+0xc>
 800704a:	4770      	bx	lr
 800704c:	b510      	push	{r4, lr}
 800704e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007052:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007056:	4291      	cmp	r1, r2
 8007058:	d1f9      	bne.n	800704e <memcpy+0xe>
 800705a:	bd10      	pop	{r4, pc}

0800705c <_realloc_r>:
 800705c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007060:	4680      	mov	r8, r0
 8007062:	4615      	mov	r5, r2
 8007064:	460c      	mov	r4, r1
 8007066:	b921      	cbnz	r1, 8007072 <_realloc_r+0x16>
 8007068:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800706c:	4611      	mov	r1, r2
 800706e:	f7ff bc4b 	b.w	8006908 <_malloc_r>
 8007072:	b92a      	cbnz	r2, 8007080 <_realloc_r+0x24>
 8007074:	f7ff fbdc 	bl	8006830 <_free_r>
 8007078:	2400      	movs	r4, #0
 800707a:	4620      	mov	r0, r4
 800707c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007080:	f000 f81a 	bl	80070b8 <_malloc_usable_size_r>
 8007084:	4285      	cmp	r5, r0
 8007086:	4606      	mov	r6, r0
 8007088:	d802      	bhi.n	8007090 <_realloc_r+0x34>
 800708a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800708e:	d8f4      	bhi.n	800707a <_realloc_r+0x1e>
 8007090:	4629      	mov	r1, r5
 8007092:	4640      	mov	r0, r8
 8007094:	f7ff fc38 	bl	8006908 <_malloc_r>
 8007098:	4607      	mov	r7, r0
 800709a:	2800      	cmp	r0, #0
 800709c:	d0ec      	beq.n	8007078 <_realloc_r+0x1c>
 800709e:	42b5      	cmp	r5, r6
 80070a0:	462a      	mov	r2, r5
 80070a2:	4621      	mov	r1, r4
 80070a4:	bf28      	it	cs
 80070a6:	4632      	movcs	r2, r6
 80070a8:	f7ff ffca 	bl	8007040 <memcpy>
 80070ac:	4621      	mov	r1, r4
 80070ae:	4640      	mov	r0, r8
 80070b0:	f7ff fbbe 	bl	8006830 <_free_r>
 80070b4:	463c      	mov	r4, r7
 80070b6:	e7e0      	b.n	800707a <_realloc_r+0x1e>

080070b8 <_malloc_usable_size_r>:
 80070b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070bc:	1f18      	subs	r0, r3, #4
 80070be:	2b00      	cmp	r3, #0
 80070c0:	bfbc      	itt	lt
 80070c2:	580b      	ldrlt	r3, [r1, r0]
 80070c4:	18c0      	addlt	r0, r0, r3
 80070c6:	4770      	bx	lr

080070c8 <_init>:
 80070c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ca:	bf00      	nop
 80070cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ce:	bc08      	pop	{r3}
 80070d0:	469e      	mov	lr, r3
 80070d2:	4770      	bx	lr

080070d4 <_fini>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	bf00      	nop
 80070d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070da:	bc08      	pop	{r3}
 80070dc:	469e      	mov	lr, r3
 80070de:	4770      	bx	lr
