

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Tue Oct 21 19:35:40 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |       32|       32|         3|          2|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     82|    -|
|Memory           |        0|    -|      11|      4|    -|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      94|    319|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_6ns_8s_13_1_1_U1  |mul_6ns_8s_13_1_1  |        0|   0|  0|  41|    0|
    |mul_6ns_8s_13_1_1_U2  |mul_6ns_8s_13_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   0|  0|  82|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Pipeline_VITIS_LOOP_30_1_Kvalues_ROM_AUTO_1R  |        0|  6|   2|    0|    16|    6|     1|           96|
    |angles_U   |cordiccart2pol_Pipeline_VITIS_LOOP_30_1_angles_ROM_AUTO_1R   |        0|  5|   2|    0|    16|    5|     1|           80|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                             |        0| 11|   4|    0|    32|   11|     2|          176|
    +-----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_247_p2         |         +|   0|  0|  14|          13|          13|
    |add_ln41_fu_258_p2         |         +|   0|  0|  14|          13|          13|
    |current_theta_2_fu_268_p2  |         +|   0|  0|  15|           8|           8|
    |i_fu_167_p2                |         +|   0|  0|  13|           4|           1|
    |current_theta_1_fu_252_p2  |         -|   0|  0|  15|           8|           8|
    |sub_ln35_fu_242_p2         |         -|   0|  0|  14|          13|          13|
    |sub_ln42_fu_263_p2         |         -|   0|  0|  14|          13|          13|
    |icmp_ln30_fu_173_p2        |      icmp|   0|  0|  13|           4|           2|
    |current_theta_2_out        |    select|   0|  0|   8|           1|           8|
    |current_x_fu_329_p3        |    select|   0|  0|   8|           1|           8|
    |current_y_fu_302_p3        |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|          80|          97|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|    4|          8|
    |current_theta5_fu_72              |   9|          2|    8|         16|
    |current_x_12_fu_64                |   9|          2|    8|         16|
    |current_y_14_fu_68                |   9|          2|    8|         16|
    |i1_fu_60                          |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  95|         21|   37|         75|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |angles_load_reg_411               |   5|   0|    5|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |current_theta5_fu_72              |   8|   0|    8|          0|
    |current_x_12_fu_64                |   8|   0|    8|          0|
    |current_x_12_load_reg_394         |   8|   0|    8|          0|
    |current_y_14_fu_68                |   8|   0|    8|          0|
    |current_y_14_load_reg_399         |   8|   0|    8|          0|
    |i1_fu_60                          |   4|   0|    4|          0|
    |icmp_ln30_reg_390                 |   1|   0|    1|          0|
    |mul_ln35_reg_416                  |  13|   0|   13|          0|
    |mul_ln36_reg_422                  |  13|   0|   13|          0|
    |tmp_4_reg_404                     |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  83|   0|   83|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_VITIS_LOOP_30_1|  return value|
|select_ln18                 |   in|    7|     ap_none|                              select_ln18|        scalar|
|y_new                       |   in|    8|     ap_none|                                    y_new|        scalar|
|x_new                       |   in|    8|     ap_none|                                    x_new|        scalar|
|current_theta_2_out         |  out|    8|      ap_vld|                      current_theta_2_out|       pointer|
|current_theta_2_out_ap_vld  |  out|    1|      ap_vld|                      current_theta_2_out|       pointer|
|x_new_1_out                 |  out|    8|      ap_vld|                              x_new_1_out|       pointer|
|x_new_1_out_ap_vld          |  out|    1|      ap_vld|                              x_new_1_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 6 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%current_x_12 = alloca i32 1"   --->   Operation 7 'alloca' 'current_x_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%current_y_14 = alloca i32 1"   --->   Operation 8 'alloca' 'current_y_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%current_theta5 = alloca i32 1"   --->   Operation 9 'alloca' 'current_theta5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_new_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x_new"   --->   Operation 10 'read' 'x_new_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y_new_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %y_new"   --->   Operation 11 'read' 'y_new_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln18_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %select_ln18"   --->   Operation 12 'read' 'select_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln18_cast = sext i7 %select_ln18_read"   --->   Operation 13 'sext' 'select_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %select_ln18_cast, i8 %current_theta5"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %y_new_read, i8 %current_y_14"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %x_new_read, i8 %current_x_12"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.split_ifconv"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [cordiccart2pol.cpp:30]   --->   Operation 19 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %i1_load" [cordiccart2pol.cpp:30]   --->   Operation 20 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i6 %Kvalues, i64 0, i64 %zext_ln30" [cordiccart2pol.cpp:41]   --->   Operation 21 'getelementptr' 'Kvalues_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i5 %angles, i64 0, i64 %zext_ln30" [cordiccart2pol.cpp:43]   --->   Operation 22 'getelementptr' 'angles_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:41]   --->   Operation 23 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16> <ROM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:43]   --->   Operation 24 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%i = add i4 %i1_load, i4 1" [cordiccart2pol.cpp:30]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln30 = icmp_eq  i4 %i1_load, i4 15" [cordiccart2pol.cpp:30]   --->   Operation 26 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 %i, i4 %i1" [cordiccart2pol.cpp:30]   --->   Operation 27 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body.split_ifconv, void %_ZNK13ap_fixed_baseILi8ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi8ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.exitStub" [cordiccart2pol.cpp:30]   --->   Operation 28 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%current_x_12_load = load i8 %current_x_12" [cordiccart2pol.cpp:42]   --->   Operation 29 'load' 'current_x_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%current_y_14_load = load i8 %current_y_14" [cordiccart2pol.cpp:41]   --->   Operation 30 'load' 'current_y_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %current_y_14_load, i32 7" [cordiccart2pol.cpp:33]   --->   Operation 31 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:41]   --->   Operation 32 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 16> <ROM>
ST_2 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:43]   --->   Operation 33 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 16> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %Kvalues_load" [cordiccart2pol.cpp:41]   --->   Operation 34 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i8 %current_y_14_load" [cordiccart2pol.cpp:41]   --->   Operation 35 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %current_x_12_load" [cordiccart2pol.cpp:42]   --->   Operation 36 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (4.17ns)   --->   "%mul_ln35 = mul i13 %zext_ln41_1, i13 %sext_ln41" [cordiccart2pol.cpp:35]   --->   Operation 37 'mul' 'mul_ln35' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (4.17ns)   --->   "%mul_ln36 = mul i13 %zext_ln41_1, i13 %sext_ln42" [cordiccart2pol.cpp:36]   --->   Operation 38 'mul' 'mul_ln36' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.75>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%current_theta5_load = load i8 %current_theta5" [cordiccart2pol.cpp:43]   --->   Operation 39 'load' 'current_theta5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cordiccart2pol.cpp:13]   --->   Operation 40 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cordiccart2pol.cpp:13]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cordiccart2pol.cpp:30]   --->   Operation 42 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %current_x_12_load, i5 0" [cordiccart2pol.cpp:41]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %current_y_14_load, i5 0" [cordiccart2pol.cpp:42]   --->   Operation 44 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %angles_load" [cordiccart2pol.cpp:41]   --->   Operation 45 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.67ns)   --->   "%sub_ln35 = sub i13 %shl_ln, i13 %mul_ln35" [cordiccart2pol.cpp:35]   --->   Operation 46 'sub' 'sub_ln35' <Predicate = (tmp_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.67ns)   --->   "%add_ln36 = add i13 %shl_ln1, i13 %mul_ln36" [cordiccart2pol.cpp:36]   --->   Operation 47 'add' 'add_ln36' <Predicate = (tmp_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%current_theta_1 = sub i8 %current_theta5_load, i8 %zext_ln41" [cordiccart2pol.cpp:37]   --->   Operation 48 'sub' 'current_theta_1' <Predicate = (tmp_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.67ns)   --->   "%add_ln41 = add i13 %shl_ln, i13 %mul_ln35" [cordiccart2pol.cpp:41]   --->   Operation 49 'add' 'add_ln41' <Predicate = (!tmp_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.67ns)   --->   "%sub_ln42 = sub i13 %shl_ln1, i13 %mul_ln36" [cordiccart2pol.cpp:42]   --->   Operation 50 'sub' 'sub_ln42' <Predicate = (!tmp_4)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.91ns)   --->   "%current_theta_2 = add i8 %zext_ln41, i8 %current_theta5_load" [cordiccart2pol.cpp:43]   --->   Operation 51 'add' 'current_theta_2' <Predicate = (!tmp_4)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.24ns)   --->   "%current_theta = select i1 %tmp_4, i8 %current_theta_1, i8 %current_theta_2" [cordiccart2pol.cpp:33]   --->   Operation 52 'select' 'current_theta' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln36, i32 5, i32 12" [cordiccart2pol.cpp:42]   --->   Operation 53 'partselect' 'tmp' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln42, i32 5, i32 12" [cordiccart2pol.cpp:42]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.24ns)   --->   "%current_y = select i1 %tmp_4, i8 %tmp, i8 %tmp_1" [cordiccart2pol.cpp:33]   --->   Operation 55 'select' 'current_y' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln35, i32 5, i32 12" [cordiccart2pol.cpp:41]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %add_ln41, i32 5, i32 12" [cordiccart2pol.cpp:41]   --->   Operation 57 'partselect' 'tmp_3' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.24ns)   --->   "%current_x = select i1 %tmp_4, i8 %tmp_2, i8 %tmp_3" [cordiccart2pol.cpp:33]   --->   Operation 58 'select' 'current_x' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %current_theta, i8 %current_theta5" [cordiccart2pol.cpp:33]   --->   Operation 59 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %current_y, i8 %current_y_14" [cordiccart2pol.cpp:33]   --->   Operation 60 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %current_x, i8 %current_x_12" [cordiccart2pol.cpp:33]   --->   Operation 61 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %current_theta_2_out, i8 %current_theta" [cordiccart2pol.cpp:33]   --->   Operation 62 'write' 'write_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %x_new_1_out, i8 %current_x" [cordiccart2pol.cpp:33]   --->   Operation 63 'write' 'write_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_new]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_new]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_theta_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_new_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Kvalues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 0100]
current_x_12           (alloca           ) [ 0111]
current_y_14           (alloca           ) [ 0111]
current_theta5         (alloca           ) [ 0111]
x_new_read             (read             ) [ 0000]
y_new_read             (read             ) [ 0000]
select_ln18_read       (read             ) [ 0000]
select_ln18_cast       (sext             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i1_load                (load             ) [ 0000]
zext_ln30              (zext             ) [ 0000]
Kvalues_addr           (getelementptr    ) [ 0010]
angles_addr            (getelementptr    ) [ 0010]
i                      (add              ) [ 0000]
icmp_ln30              (icmp             ) [ 0111]
store_ln30             (store            ) [ 0000]
br_ln30                (br               ) [ 0000]
current_x_12_load      (load             ) [ 0101]
current_y_14_load      (load             ) [ 0101]
tmp_4                  (bitselect        ) [ 0101]
Kvalues_load           (load             ) [ 0000]
angles_load            (load             ) [ 0101]
zext_ln41_1            (zext             ) [ 0000]
sext_ln41              (sext             ) [ 0000]
sext_ln42              (sext             ) [ 0000]
mul_ln35               (mul              ) [ 0101]
mul_ln36               (mul              ) [ 0101]
current_theta5_load    (load             ) [ 0000]
specpipeline_ln13      (specpipeline     ) [ 0000]
speclooptripcount_ln13 (speclooptripcount) [ 0000]
specloopname_ln30      (specloopname     ) [ 0000]
shl_ln                 (bitconcatenate   ) [ 0000]
shl_ln1                (bitconcatenate   ) [ 0000]
zext_ln41              (zext             ) [ 0000]
sub_ln35               (sub              ) [ 0000]
add_ln36               (add              ) [ 0000]
current_theta_1        (sub              ) [ 0000]
add_ln41               (add              ) [ 0000]
sub_ln42               (sub              ) [ 0000]
current_theta_2        (add              ) [ 0000]
current_theta          (select           ) [ 0000]
tmp                    (partselect       ) [ 0000]
tmp_1                  (partselect       ) [ 0000]
current_y              (select           ) [ 0000]
tmp_2                  (partselect       ) [ 0000]
tmp_3                  (partselect       ) [ 0000]
current_x              (select           ) [ 0000]
store_ln33             (store            ) [ 0000]
store_ln33             (store            ) [ 0000]
store_ln33             (store            ) [ 0000]
write_ln33             (write            ) [ 0000]
write_ln33             (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln18"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_new">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_new"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_new">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_new"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="current_theta_2_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_theta_2_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_new_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_new_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Kvalues">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kvalues"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="angles">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="current_x_12_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_x_12/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="current_y_14_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_y_14/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="current_theta5_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_theta5/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_new_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_new_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="y_new_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_new_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln18_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln18_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln33_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln33_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="Kvalues_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Kvalues_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="angles_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Kvalues_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angles_load/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln18_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln18_cast/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln0_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln30_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln30_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln30_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="current_x_12_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_x_12_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="current_y_14_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_y_14_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln41_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln41_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln42_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul_ln35_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul_ln36_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="current_theta5_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_theta5_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="1"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln41_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln35_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="1"/>
<pin id="245" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln36_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="13" slack="1"/>
<pin id="250" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="current_theta_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_theta_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln41_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="13" slack="1"/>
<pin id="261" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln42_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="1"/>
<pin id="266" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="current_theta_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_theta_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="current_theta_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_theta/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="13" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="5" slack="0"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="13" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="current_y_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_y/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="13" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="0" index="3" bw="5" slack="0"/>
<pin id="314" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="13" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="0" index="3" bw="5" slack="0"/>
<pin id="324" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="current_x_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_x/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln33_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln33_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="2"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln33_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="current_x_12_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="current_x_12 "/>
</bind>
</comp>

<comp id="366" class="1005" name="current_y_14_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="current_y_14 "/>
</bind>
</comp>

<comp id="373" class="1005" name="current_theta5_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="current_theta5 "/>
</bind>
</comp>

<comp id="380" class="1005" name="Kvalues_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="1"/>
<pin id="382" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Kvalues_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="angles_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="angles_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln30_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="394" class="1005" name="current_x_12_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="current_x_12_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="current_y_14_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="current_y_14_load "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_4_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="411" class="1005" name="angles_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="1"/>
<pin id="413" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="angles_load "/>
</bind>
</comp>

<comp id="416" class="1005" name="mul_ln35_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="13" slack="1"/>
<pin id="418" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="422" class="1005" name="mul_ln36_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="1"/>
<pin id="424" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="58" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="115" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="88" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="82" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="76" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="158" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="122" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="187" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="184" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="202" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="198" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="206" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="246"><net_src comp="225" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="232" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="222" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="239" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="225" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="232" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="239" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="222" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="252" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="94" pin=2"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="247" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="263" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="282" pin="4"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="292" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="242" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="258" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="334"><net_src comp="309" pin="4"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="319" pin="4"/><net_sink comp="329" pin=2"/></net>

<net id="336"><net_src comp="329" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="341"><net_src comp="274" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="302" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="329" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="60" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="362"><net_src comp="64" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="369"><net_src comp="68" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="376"><net_src comp="72" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="383"><net_src comp="108" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="388"><net_src comp="115" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="393"><net_src comp="173" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="184" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="402"><net_src comp="187" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="407"><net_src comp="190" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="414"><net_src comp="128" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="419"><net_src comp="210" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="425"><net_src comp="216" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_theta_2_out | {3 }
	Port: x_new_1_out | {3 }
	Port: Kvalues | {}
	Port: angles | {}
 - Input state : 
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_30_1 : select_ln18 | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_30_1 : y_new | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_30_1 : x_new | {1 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_30_1 : Kvalues | {1 2 }
	Port: cordiccart2pol_Pipeline_VITIS_LOOP_30_1 : angles | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i1_load : 1
		zext_ln30 : 2
		Kvalues_addr : 3
		angles_addr : 3
		Kvalues_load : 4
		angles_load : 4
		i : 2
		icmp_ln30 : 2
		store_ln30 : 3
		br_ln30 : 3
	State 2
		tmp_4 : 1
		zext_ln41_1 : 1
		sext_ln41 : 1
		sext_ln42 : 1
		mul_ln35 : 2
		mul_ln36 : 2
	State 3
		sub_ln35 : 1
		add_ln36 : 1
		current_theta_1 : 1
		add_ln41 : 1
		sub_ln42 : 1
		current_theta_2 : 1
		current_theta : 2
		tmp : 2
		tmp_1 : 2
		current_y : 3
		tmp_2 : 2
		tmp_3 : 2
		current_x : 3
		store_ln33 : 3
		store_ln33 : 4
		store_ln33 : 4
		write_ln33 : 3
		write_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln35_fu_210       |    0    |    0    |    41   |
|          |       mul_ln36_fu_216       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |           i_fu_167          |    0    |    0    |    13   |
|    add   |       add_ln36_fu_247       |    0    |    0    |    14   |
|          |       add_ln41_fu_258       |    0    |    0    |    14   |
|          |    current_theta_2_fu_268   |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln35_fu_242       |    0    |    0    |    14   |
|    sub   |    current_theta_1_fu_252   |    0    |    0    |    15   |
|          |       sub_ln42_fu_263       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |     current_theta_fu_274    |    0    |    0    |    8    |
|  select  |       current_y_fu_302      |    0    |    0    |    8    |
|          |       current_x_fu_329      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln30_fu_173      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |    x_new_read_read_fu_76    |    0    |    0    |    0    |
|   read   |    y_new_read_read_fu_82    |    0    |    0    |    0    |
|          | select_ln18_read_read_fu_88 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln33_write_fu_94   |    0    |    0    |    0    |
|          |   write_ln33_write_fu_101   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   select_ln18_cast_fu_134   |    0    |    0    |    0    |
|   sext   |       sext_ln41_fu_202      |    0    |    0    |    0    |
|          |       sext_ln42_fu_206      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln30_fu_161      |    0    |    0    |    0    |
|   zext   |      zext_ln41_1_fu_198     |    0    |    0    |    0    |
|          |       zext_ln41_fu_239      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_4_fu_190        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_225        |    0    |    0    |    0    |
|          |        shl_ln1_fu_232       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_282         |    0    |    0    |    0    |
|partselect|         tmp_1_fu_292        |    0    |    0    |    0    |
|          |         tmp_2_fu_309        |    0    |    0    |    0    |
|          |         tmp_3_fu_319        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   218   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   Kvalues_addr_reg_380  |    4   |
|   angles_addr_reg_385   |    4   |
|   angles_load_reg_411   |    5   |
|  current_theta5_reg_373 |    8   |
|current_x_12_load_reg_394|    8   |
|   current_x_12_reg_359  |    8   |
|current_y_14_load_reg_399|    8   |
|   current_y_14_reg_366  |    8   |
|        i1_reg_352       |    4   |
|    icmp_ln30_reg_390    |    1   |
|     mul_ln35_reg_416    |   13   |
|     mul_ln36_reg_422    |   13   |
|      tmp_4_reg_404      |    1   |
+-------------------------+--------+
|          Total          |   85   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_128 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   85   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   85   |   236  |
+-----------+--------+--------+--------+--------+
