# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name p_ZL13weight_memory_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_0 \
    op interface \
    ports { p_ZL13weight_memory_0_address0 { O 9 vector } p_ZL13weight_memory_0_ce0 { O 1 bit } p_ZL13weight_memory_0_q0 { I 8 vector } p_ZL13weight_memory_0_address1 { O 9 vector } p_ZL13weight_memory_0_ce1 { O 1 bit } p_ZL13weight_memory_0_we1 { O 1 bit } p_ZL13weight_memory_0_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name p_ZL13weight_memory_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_1 \
    op interface \
    ports { p_ZL13weight_memory_1_address0 { O 9 vector } p_ZL13weight_memory_1_ce0 { O 1 bit } p_ZL13weight_memory_1_q0 { I 8 vector } p_ZL13weight_memory_1_address1 { O 9 vector } p_ZL13weight_memory_1_ce1 { O 1 bit } p_ZL13weight_memory_1_we1 { O 1 bit } p_ZL13weight_memory_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name p_ZL13weight_memory_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_2 \
    op interface \
    ports { p_ZL13weight_memory_2_address0 { O 9 vector } p_ZL13weight_memory_2_ce0 { O 1 bit } p_ZL13weight_memory_2_q0 { I 8 vector } p_ZL13weight_memory_2_address1 { O 9 vector } p_ZL13weight_memory_2_ce1 { O 1 bit } p_ZL13weight_memory_2_we1 { O 1 bit } p_ZL13weight_memory_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name p_ZL13weight_memory_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_3 \
    op interface \
    ports { p_ZL13weight_memory_3_address0 { O 9 vector } p_ZL13weight_memory_3_ce0 { O 1 bit } p_ZL13weight_memory_3_q0 { I 8 vector } p_ZL13weight_memory_3_address1 { O 9 vector } p_ZL13weight_memory_3_ce1 { O 1 bit } p_ZL13weight_memory_3_we1 { O 1 bit } p_ZL13weight_memory_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name p_ZL13weight_memory_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_4 \
    op interface \
    ports { p_ZL13weight_memory_4_address0 { O 9 vector } p_ZL13weight_memory_4_ce0 { O 1 bit } p_ZL13weight_memory_4_q0 { I 8 vector } p_ZL13weight_memory_4_address1 { O 9 vector } p_ZL13weight_memory_4_ce1 { O 1 bit } p_ZL13weight_memory_4_we1 { O 1 bit } p_ZL13weight_memory_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name p_ZL13weight_memory_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_5 \
    op interface \
    ports { p_ZL13weight_memory_5_address0 { O 9 vector } p_ZL13weight_memory_5_ce0 { O 1 bit } p_ZL13weight_memory_5_q0 { I 8 vector } p_ZL13weight_memory_5_address1 { O 9 vector } p_ZL13weight_memory_5_ce1 { O 1 bit } p_ZL13weight_memory_5_we1 { O 1 bit } p_ZL13weight_memory_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name p_ZL13weight_memory_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_6 \
    op interface \
    ports { p_ZL13weight_memory_6_address0 { O 9 vector } p_ZL13weight_memory_6_ce0 { O 1 bit } p_ZL13weight_memory_6_q0 { I 8 vector } p_ZL13weight_memory_6_address1 { O 9 vector } p_ZL13weight_memory_6_ce1 { O 1 bit } p_ZL13weight_memory_6_we1 { O 1 bit } p_ZL13weight_memory_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name p_ZL13weight_memory_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL13weight_memory_7 \
    op interface \
    ports { p_ZL13weight_memory_7_address0 { O 9 vector } p_ZL13weight_memory_7_ce0 { O 1 bit } p_ZL13weight_memory_7_q0 { I 8 vector } p_ZL13weight_memory_7_address1 { O 9 vector } p_ZL13weight_memory_7_ce1 { O 1 bit } p_ZL13weight_memory_7_we1 { O 1 bit } p_ZL13weight_memory_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL13weight_memory_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name p_ZL18eligibility_traces_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL18eligibility_traces_0 \
    op interface \
    ports { p_ZL18eligibility_traces_0_address0 { O 10 vector } p_ZL18eligibility_traces_0_ce0 { O 1 bit } p_ZL18eligibility_traces_0_q0 { I 16 vector } p_ZL18eligibility_traces_0_address1 { O 10 vector } p_ZL18eligibility_traces_0_ce1 { O 1 bit } p_ZL18eligibility_traces_0_we1 { O 1 bit } p_ZL18eligibility_traces_0_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL18eligibility_traces_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name p_ZL18eligibility_traces_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL18eligibility_traces_1 \
    op interface \
    ports { p_ZL18eligibility_traces_1_address0 { O 10 vector } p_ZL18eligibility_traces_1_ce0 { O 1 bit } p_ZL18eligibility_traces_1_q0 { I 16 vector } p_ZL18eligibility_traces_1_address1 { O 10 vector } p_ZL18eligibility_traces_1_ce1 { O 1 bit } p_ZL18eligibility_traces_1_we1 { O 1 bit } p_ZL18eligibility_traces_1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL18eligibility_traces_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name p_ZL18eligibility_traces_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL18eligibility_traces_2 \
    op interface \
    ports { p_ZL18eligibility_traces_2_address0 { O 10 vector } p_ZL18eligibility_traces_2_ce0 { O 1 bit } p_ZL18eligibility_traces_2_q0 { I 16 vector } p_ZL18eligibility_traces_2_address1 { O 10 vector } p_ZL18eligibility_traces_2_ce1 { O 1 bit } p_ZL18eligibility_traces_2_we1 { O 1 bit } p_ZL18eligibility_traces_2_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL18eligibility_traces_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name p_ZL18eligibility_traces_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename p_ZL18eligibility_traces_3 \
    op interface \
    ports { p_ZL18eligibility_traces_3_address0 { O 10 vector } p_ZL18eligibility_traces_3_ce0 { O 1 bit } p_ZL18eligibility_traces_3_q0 { I 16 vector } p_ZL18eligibility_traces_3_address1 { O 10 vector } p_ZL18eligibility_traces_3_ce1 { O 1 bit } p_ZL18eligibility_traces_3_we1 { O 1 bit } p_ZL18eligibility_traces_3_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZL18eligibility_traces_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name params_learning_rate_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_learning_rate_val \
    op interface \
    ports { params_learning_rate_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name params_rstdp_enable_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_rstdp_enable_val \
    op interface \
    ports { params_rstdp_enable_val { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name params_trace_decay_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_params_trace_decay_val \
    op interface \
    ports { params_trace_decay_val { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name reward_signal \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_reward_signal \
    op interface \
    ports { reward_signal { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name weight_update_fifo \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weight_update_fifo \
    op interface \
    ports { weight_update_fifo_dout { I 64 vector } weight_update_fifo_empty_n { I 1 bit } weight_update_fifo_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


