{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "resolution": {
      "summary": "Investigated 4 trace discrepancies. All are simulator bugs: (1) LIL/LIU read-modify-write creates false pipeline dependency \u2014 HW does direct partial write, (2) same root cause as #1, (3) JAL saves PC+1 instead of PC+2, (4) Z flag not gated to R/S-type only. Filed 3 bug annotations in anem16sim project.",
      "type": "fixed"
    }
  },
  "entity_id": "ann_180653_3e7ckycd7b08",
  "lamport_clock": 115,
  "operation_id": "op_20260206_180950_eb4711c0",
  "operation_type": "annotation_resolve",
  "parent_operation": null,
  "timestamp": "2026-02-06T18:09:50.627356+00:00"
}