INFO-FLOW: Workspace /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1 opened at Sat Nov 29 23:54:15 EET 2025
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu13p-flga2577-2-e 
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data single -quiet 
Command       ap_part_info done; 0.68 sec.
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu13p:-flga2577:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu13p-flga2577-2-e 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data resources 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP48E 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
Execute       ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.78 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/nn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/nn_top.cpp as C++
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
Execute         is_encrypted firmware/nn_top.cpp 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/nn_top.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/nn_top.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp
Command         clang done; 0.76 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.33 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp"  -o "/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 0.91 sec.
INFO-FLOW: Done: GCC PP time: 2 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp std=c++0x -directive=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.31 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp std=c++0x -directive=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.3 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.nn_top.pp.0.cpp.diag.yml /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.nn_top.pp.0.cpp.out.log 2> /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.nn_top.pp.0.cpp.err.log 
Command         ap_eval done; 0.37 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/tidy-3.1.nn_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/tidy-3.1.nn_top.pp.0.cpp.out.log 2> /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/tidy-3.1.nn_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.76 sec.
Execute           source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.nn_top.pp.0.cpp.out.log 2> /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.nn_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.28 sec.
Command         tidy_31 done; 1.05 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.74 sec.
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.bc
Command         clang done; 0.96 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.g.bc -hls-opt -except-internalize nn_top -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.4 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 933.129 ; gain = 524.004 ; free physical = 1052 ; free virtual = 10450
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 933.129 ; gain = 524.004 ; free physical = 1052 ; free virtual = 10450
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.41 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top nn_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>::dense' into 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:35).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.129 ; gain = 524.004 ; free physical = 1040 ; free virtual = 10440
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.621 ; gain = 524.496 ; free physical = 1032 ; free virtual = 10433
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:13:43).
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'in.V' (firmware/nn_top.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V' (firmware/nn_top.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases.V' to 'b2.V.0'.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.621 ; gain = 524.496 ; free physical = 1002 ; free virtual = 10405
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config4>' to 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 933.621 ; gain = 524.496 ; free physical = 981 ; free virtual = 10385
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.66 sec.
Command       elaborate done; 7.04 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'nn_top' ...
Execute         ap_set_top_model nn_top 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>' to 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.
Execute         get_model_list nn_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model nn_top 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         preproc_iomode -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         get_model_list nn_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : nn_top ...
Execute         set_default_model nn_top 
Execute         apply_spec_resource_limit nn_top 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 ...
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: nn_top ...
Execute         set_default_model nn_top 
Execute         cdfg_preprocess -model nn_top 
Execute         rtl_gen_preprocess nn_top 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         schedule -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.97 seconds; current allocated memory: 181.294 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.verbose.sched.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0.
Execute         set_default_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         bind -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
BIND OPTION: model=dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 181.404 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.verbose.bind.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         schedule -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 181.463 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.sched.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>.
Execute         set_default_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         bind -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
BIND OPTION: model=relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 181.513 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.bind.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 181.555 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 181.610 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model nn_top 
Execute         schedule -model nn_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 181.650 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.verbose.sched.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.sched.adb -f 
INFO-FLOW: Finish scheduling nn_top.
Execute         set_default_model nn_top 
Execute         bind -model nn_top 
BIND OPTION: model=nn_top
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 181.740 MB.
Execute         syn_report -verbosereport -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.verbose.bind.rpt 
Execute         db_write -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.bind.adb -f 
INFO-FLOW: Finish binding nn_top.
Execute         get_model_list nn_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess nn_top 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -vendor xilinx -mg_file /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 181.906 MB.
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0 -synmodules {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -style xilinx -f -lang vhdl -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0 
Execute         gen_rtl dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -style xilinx -f -lang vlog -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.verbose.rpt 
Execute         db_write -model dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -f -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.adb 
Execute         gen_tb_info dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0 -p /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -vendor xilinx -mg_file /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 182.390 MB.
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/systemc/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s -synmodules {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -style xilinx -f -lang vhdl -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -style xilinx -f -lang vlog -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/verilog/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.verbose.rpt 
Execute         db_write -model relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -f -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.adb 
Execute         gen_tb_info relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4> -p /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 182.621 MB.
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/systemc/myproject -synmodules {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute         db_write -model myproject -f -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         gen_tb_info myproject -p /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nn_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model nn_top -vendor xilinx -mg_file /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_top/x0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_top/x1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nn_top/y_V' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'y_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'nn_top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'nn_top'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 182.918 MB.
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl nn_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/systemc/nn_top -synmodules {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top 
Execute         gen_rtl nn_top -istop -style xilinx -f -lang vhdl -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/vhdl/nn_top 
Execute         gen_rtl nn_top -istop -style xilinx -f -lang vlog -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/verilog/nn_top 
Execute         syn_report -csynth -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/nn_top_csynth.rpt 
Execute         syn_report -rtlxml -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/syn/report/nn_top_csynth.xml 
Execute         syn_report -verbosereport -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.verbose.rpt 
Execute         db_write -model nn_top -f -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.adb 
Execute         gen_tb_info nn_top -p /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top 
Execute         export_constraint_db -f -tool general -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.constraint.tcl 
Execute         syn_report -designview -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model nn_top -o /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks nn_top 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain nn_top 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.0.0} {relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config4>} myproject nn_top
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0] ... 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s] ... 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Handling components in module [nn_top] ... 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0
INFO-FLOW: Append model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model nn_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0 relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s myproject nn_top
INFO-FLOW: To file: write model dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0
INFO-FLOW: To file: write model relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model nn_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model nn_top -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 279.06 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=nn_top xml_exists=0
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.constraint.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=4 #gSsdmPorts=6
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.rtl_wrap.cfg.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.compgen.dataonly.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.constraint.tcl 
Execute         sc_get_clocks nn_top 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu13p-flga2577-2-e -data info -quiet 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_0_0.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config4_s.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/nn_top.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/narendranath/Academmic/Theisis/single_neuron/tiny_hls_vivado/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 933.621 ; gain = 524.496 ; free physical = 970 ; free virtual = 10379
INFO: [VHDL 208-304] Generating VHDL RTL for nn_top.
INFO: [VLOG 209-307] Generating Verilog RTL for nn_top.
Command       autosyn done; 0.33 sec.
Command     csynth_design done; 7.37 sec.
Execute     cleanup_all 
