INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.sim/sim_1/impl/func/xsim/tb_uart_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module interface
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module tx_uart
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
WARNING: [VRFC 10-3609] overwriting previous definition of module 'UART' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/UART.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/alu.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mod_m_counter' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/counter.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
WARNING: [VRFC 10-3609] overwriting previous definition of module 'interface' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_interface.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
WARNING: [VRFC 10-3609] overwriting previous definition of module 'rx_uart' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/rx_uart.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/tx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_uart
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tx_uart' [/home/gina/Arqui/ArquiTP2/TP2.srcs/sources_1/new/tx_uart.v:1]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Arqui/ArquiTP2/TP2.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
