<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>03.七种基本逻辑门的verilog实现 | liehuf-notes</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/liehuf-notes/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/liehuf-notes/assets/css/0.styles.2d312bae.css" as="style"><link rel="preload" href="/liehuf-notes/assets/js/app.a13c7060.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/liehuf-notes/assets/js/21.1e507be9.js" as="script"><link rel="prefetch" href="/liehuf-notes/assets/js/10.38eee3d1.js"><link rel="prefetch" href="/liehuf-notes/assets/js/11.79c41585.js"><link rel="prefetch" href="/liehuf-notes/assets/js/12.02ba177d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/13.80137557.js"><link rel="prefetch" href="/liehuf-notes/assets/js/14.c056ef23.js"><link rel="prefetch" href="/liehuf-notes/assets/js/15.88857a4e.js"><link rel="prefetch" href="/liehuf-notes/assets/js/16.515f39d1.js"><link rel="prefetch" href="/liehuf-notes/assets/js/17.a1f8fd11.js"><link rel="prefetch" href="/liehuf-notes/assets/js/18.95a00a0d.js"><link rel="prefetch" href="/liehuf-notes/assets/js/19.abca3457.js"><link rel="prefetch" href="/liehuf-notes/assets/js/20.650140bc.js"><link rel="prefetch" href="/liehuf-notes/assets/js/22.8872c802.js"><link rel="prefetch" href="/liehuf-notes/assets/js/23.3b615813.js"><link rel="prefetch" href="/liehuf-notes/assets/js/24.32c3e2e5.js"><link rel="prefetch" href="/liehuf-notes/assets/js/25.6ee59246.js"><link rel="prefetch" href="/liehuf-notes/assets/js/3.ada0db30.js"><link rel="prefetch" href="/liehuf-notes/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/liehuf-notes/assets/js/5.4c670f7c.js"><link rel="prefetch" href="/liehuf-notes/assets/js/6.b8134f04.js"><link rel="prefetch" href="/liehuf-notes/assets/js/7.10bfa3cd.js"><link rel="prefetch" href="/liehuf-notes/assets/js/8.b3c91cf0.js"><link rel="prefetch" href="/liehuf-notes/assets/js/9.a5b7e41d.js">
    <link rel="stylesheet" href="/liehuf-notes/assets/css/0.styles.2d312bae.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/liehuf-notes/" class="home-link router-link-active"><img src="/liehuf-notes/img/image_20220720_132208.png" alt="liehuf-notes" class="logo"> <span class="site-name can-hide">liehuf-notes</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/K230/" class="nav-link">K230</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/liehuf-notes/" class="nav-link">首页</a></div><div class="nav-item"><a href="/liehuf-notes/pages/K230/" class="nav-link">K230</a></div><div class="nav-item"><a href="/liehuf-notes/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/liehuf-notes/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/liehuf-notes/pages/Verilog_01/" class="sidebar-link">01.VerilogHDL的坤本素养</a></li><li><a href="/liehuf-notes/pages/Verilog_02/" class="sidebar-link">02.VerilogHDL程序设计和描述方式</a></li><li><a href="/liehuf-notes/pages/Verilog_03/" aria-current="page" class="active sidebar-link">03.七种基本逻辑门的verilog实现</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/liehuf-notes/pages/Verilog_03/#在数字电路设计中-逻辑门是构建复杂系统的基础元件。verilog-hdl-提供了简洁的语法来实现这些基本逻辑门。下面详细解析7种基本逻辑门-包括符号表示、verilog代码和真值表。" class="sidebar-link">在数字电路设计中，逻辑门是构建复杂系统的基础元件。Verilog HDL 提供了简洁的语法来实现这些基本逻辑门。下面详细解析7种基本逻辑门，包括符号表示、Verilog代码和真值表。</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_1-and-门-与门" class="sidebar-link">1. AND 门（与门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_2-or-门-或门" class="sidebar-link">2. OR 门（或门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_3-xor-门-异或门" class="sidebar-link">3. XOR 门（异或门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_4-nand-门-与非门" class="sidebar-link">4. NAND 门（与非门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_5-nor-门-或非门" class="sidebar-link">5. NOR 门（或非门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_6-xnor-门-同或门" class="sidebar-link">6. XNOR 门（同或门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#_7-and-not-门-a且非b门" class="sidebar-link">7. AND-NOT 门（A且非B门）</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#综合实现示例" class="sidebar-link">综合实现示例</a></li><li class="sidebar-sub-header level3"><a href="/liehuf-notes/pages/Verilog_03/#关键要点" class="sidebar-link">关键要点</a></li></ul></li></ul></li><li><a href="/liehuf-notes/pages/Verilog_04/" class="sidebar-link">04.可恶的锁存器</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/liehuf-notes/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-07-22</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABGpJREFUSA3tVVtoXFUU3fvOI53UlmCaKIFmwEhsE7QK0ipFEdHEKpXaZGrp15SINsXUWvBDpBgQRKi0+KKoFeJHfZA+ED9KKoIU2gYD9UejTW4rVIzm0VSTziPzuNu1z507dibTTjL4U/DAzLn3nL3X2o91ziX6f9wMFdh6Jvbm9nNSV0msViVO6tN1Rm7NMu2OpeJ9lWBUTDxrJbYTS0hInuwciu9eLHlFxCLCZEk3MegsJmZ5K/JD6t7FkFdEvGUo1g7qJoG3MHImqRIn8/nzY1K9UPKKiJmtnUqHVE3Gbuay6vJE/N2FEmuxFjW2nUuE0yQXRRxLiTUAzs36zhZvOXJPdX850EVnnLZkB8prodQoM5JGj7Xk2mvC7JB8tG04Ef5PiXtG0UtxupRQSfTnBoCy554x18yJHI6I+G5Eru4LHmPJZEQsrvPUbMiA8G/WgMK7w7I+ez7++o2ANfbrjvaOl1tFMs+htG3IrZH9/hDX1Pr8Tc0UvH8tcX29KzAgIGcEkINyW5BF9x891hw6VYqgJHEk0huccS7vh3C6gTiODL+26huuBtbct8eZnqLML8PkxGYpuPZBqtqwkSjgc4mB5gbgig5i+y0UDK35LMxXisn9xQtK+nd26gTIHsHe/oblK/b29fUmN/8Y+9jAQrnBp56m1LcDlDp9irKTExSKduXJVWSqdBMA08pEJnEIOB3FPPMybu/oeV8zFeYN3xx576Q6RH+VmplE4ncQV5v+5rzSoyOU7PuEAg8g803PwBJ0CExno/jcMbN8tONYeOmHiuUNryvm3fRUy4tMPVLdAGkUhNWuggGrJcXPv+ouCjz0MKUHz1J2/E8IC9nqTabcxgaBYM0hPhD5Y65FsbxRQKxCQrDjDctW7PUM3HuZunFyifSAqEfuzCp48Il24luWUWZoyJCaPR82jE0+kFA643wRFVni4RYSq3ohJO2pZ7B5dO4xkDWbEpossJPLSrPjYID8rS2UHTlvyNxqIGsg674XJJ7vnh5L7PNwC4hh2sjCI96mzszOTpxLF0T7l88Yz7lAuK6OnL8gXLOnTvpzSb22YG8W7us3jSebFHeeqnXRG1vt+MoUM84LQIBmMsCTAcOauTh0T0l0neQK7m2bLMt2mGxU3HYssS0J2cdv5wljlPsrIuZLAG/2DOZIXgCYT8uMGZN+e2kSirfxZOPCsC0f24nTZzspnVn9VePS1Z5vubmAGGXG8ZFno9Hel0yfA5ZPhF7Dh972BQJ2qCpgH67lmWtBYbvk6sz02wjky2vXyz0XErP/kFB619js1BtwfOV4OPRqOQBjy3Qbk18vigUPPSD5ceHnwck7W9bhAqZdd7SuG7w4/P2F/GaJh8c7e9qgow+Q7cGBo+98WsLkuktFqiZabtXuQTu/Y5ETbR0v7tNSFnvrmu6pjdoan2KjMu8q/Hmj1EfCO2ZGfEIbIXKUlw8qaX9/b2oeSJmFksSeT/Fn0V3nSypChh4Gjh74ybO9aeZ/AN2dwciu2/MhAAAAAElFTkSuQmCC">03.七种基本逻辑门的verilog实现<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h2 id="在数字电路设计中-逻辑门是构建复杂系统的基础元件。verilog-hdl-提供了简洁的语法来实现这些基本逻辑门。下面详细解析7种基本逻辑门-包括符号表示、verilog代码和真值表。"><a href="#在数字电路设计中-逻辑门是构建复杂系统的基础元件。verilog-hdl-提供了简洁的语法来实现这些基本逻辑门。下面详细解析7种基本逻辑门-包括符号表示、verilog代码和真值表。" class="header-anchor">#</a> 在数字电路设计中，逻辑门是构建复杂系统的基础元件。Verilog HDL 提供了简洁的语法来实现这些基本逻辑门。下面详细解析7种基本逻辑门，包括符号表示、Verilog代码和真值表。</h2> <h3 id="_1-and-门-与门"><a href="#_1-and-门-与门" class="header-anchor">#</a> <strong>1. AND 门（与门）</strong></h3> <ul><li><p><strong>功能</strong>：当所有输入为1时输出1，否则输出0</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_and <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_and</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr></tbody></table></li></ul> <hr> <h3 id="_2-or-门-或门"><a href="#_2-or-门-或门" class="header-anchor">#</a> <strong>2. OR 门（或门）</strong></h3> <ul><li><p><strong>功能</strong>：当至少一个输入为1时输出1，否则输出0</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_or <span class="token operator">=</span> a <span class="token operator">|</span> b<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_or</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr></tbody></table></li></ul> <hr> <h3 id="_3-xor-门-异或门"><a href="#_3-xor-门-异或门" class="header-anchor">#</a> <strong>3. XOR 门（异或门）</strong></h3> <ul><li><p><strong>功能</strong>：当两个输入不同时输出1，否则输出0</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_xor <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_xor</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr></tbody></table></li></ul> <hr> <h3 id="_4-nand-门-与非门"><a href="#_4-nand-门-与非门" class="header-anchor">#</a> <strong>4. NAND 门（与非门）</strong></h3> <ul><li><p><strong>功能</strong>：与门的取反（当所有输入为1时输出0）</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_nand <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_nand</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr></tbody></table></li></ul> <hr> <h3 id="_5-nor-门-或非门"><a href="#_5-nor-门-或非门" class="header-anchor">#</a> <strong>5. NOR 门（或非门）</strong></h3> <ul><li><p><strong>功能</strong>：或门的取反（当任意输入为1时输出0）</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_nor <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>a <span class="token operator">|</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_nor</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr></tbody></table></li></ul> <hr> <h3 id="_6-xnor-门-同或门"><a href="#_6-xnor-门-同或门" class="header-anchor">#</a> <strong>6. XNOR 门（同或门）</strong></h3> <ul><li><p><strong>功能</strong>：异或门的取反（当输入相同时输出1）</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_xnor <span class="token operator">=</span> a <span class="token operator">~^</span> b<span class="token punctuation">;</span>  <span class="token comment">// 或 assign out_xnor = ~(a ^ b);</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_xnor</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">1</td></tr></tbody></table></li></ul> <hr> <h3 id="_7-and-not-门-a且非b门"><a href="#_7-and-not-门-a且非b门" class="header-anchor">#</a> <strong>7. AND-NOT 门（A且非B门）</strong></h3> <ul><li><p><strong>功能</strong>：当A为1且B为0时输出1</p></li> <li><p><strong>Verilog 代码</strong>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">assign</span> out_anotb <span class="token operator">=</span> a <span class="token operator">&amp;</span> <span class="token operator">~</span>b<span class="token punctuation">;</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li> <li><p><strong>真值表</strong>：</p> <table><thead><tr><th style="text-align:left;">a</th> <th style="text-align:left;">b</th> <th style="text-align:left;">out_anotb</th></tr></thead> <tbody><tr><td style="text-align:left;">0</td> <td style="text-align:left;">0</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">0</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">0</td> <td style="text-align:left;">1</td></tr> <tr><td style="text-align:left;">1</td> <td style="text-align:left;">1</td> <td style="text-align:left;">0</td></tr></tbody></table></li></ul> <hr> <h3 id="综合实现示例"><a href="#综合实现示例" class="header-anchor">#</a> <strong>综合实现示例</strong></h3> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> <span class="token function">logic_gates</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_and<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_or<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_xor<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_nand<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_nor<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_xnor<span class="token punctuation">,</span>
    <span class="token keyword">output</span> out_anotb
<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token comment">// 连续赋值实现7种逻辑门</span>
    <span class="token keyword">assign</span> out_and <span class="token operator">=</span> a <span class="token operator">&amp;</span> b<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_or <span class="token operator">=</span> a <span class="token operator">|</span> b<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_xor <span class="token operator">=</span> a <span class="token operator">^</span> b<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_nand <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_nor <span class="token operator">=</span> <span class="token operator">~</span><span class="token punctuation">(</span>a <span class="token operator">|</span> b<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_xnor <span class="token operator">=</span> a <span class="token operator">~^</span> b<span class="token punctuation">;</span>
    <span class="token keyword">assign</span> out_anotb <span class="token operator">=</span> a <span class="token operator">&amp;</span> <span class="token operator">~</span>b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br></div></div><h3 id="关键要点"><a href="#关键要点" class="header-anchor">#</a> <strong>关键要点</strong></h3> <ol><li><strong>运算符对应关系</strong>：
<ul><li><code>&amp;</code> → AND， <code>|</code> → OR， <code>^</code> → XOR</li> <li><code>~</code> 是取反运算符，可组合使用</li></ul></li> <li><strong>应用场景</strong>：
<ul><li>组合逻辑设计的基础构建块</li> <li>处理器ALU、状态机、编码器等核心组件</li></ul></li> <li><strong>设计技巧</strong>：
<ul><li>使用连续赋值（<code>assign</code>）实现门级电路</li> <li>避免在组合逻辑中使用锁存器</li> <li>门级描述可综合为实际硬件电路</li></ul></li></ol></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/02.Verilog/03.七种基本逻辑门的verilog实现.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/07/26, 20:57:12</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/liehuf-notes/pages/Verilog_02/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">02.VerilogHDL程序设计和描述方式</div></a> <a href="/liehuf-notes/pages/Verilog_04/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">04.可恶的锁存器</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/liehuf-notes/pages/Verilog_02/" class="prev">02.VerilogHDL程序设计和描述方式</a></span> <span class="next"><a href="/liehuf-notes/pages/Verilog_04/">04.可恶的锁存器</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>Eryajf | <a href="https://github.com/eryajf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/liehuf-notes/assets/js/app.a13c7060.js" defer></script><script src="/liehuf-notes/assets/js/2.2ada9c0c.js" defer></script><script src="/liehuf-notes/assets/js/21.1e507be9.js" defer></script>
  </body>
</html>
