// Seed: 2816039601
module module_0 #(
    parameter id_11 = 32'd28
) (
    input  wor  id_0,
    input  wire id_1,
    output wor  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  tri  id_5,
    input  wor  id_6,
    output wor  id_7
);
  parameter id_9 = 1;
  assign id_2 = id_1;
  logic id_10;
  wire  _id_11;
  assign module_1.id_2 = 0;
  wire [id_11 : id_11  <  -1] id_12;
  always disable id_13;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    input supply0 id_0,
    input tri _id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_12,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input wor id_10
);
  wire  [id_1 : -1] id_13;
  logic [ id_1 : 1] id_14;
  assign id_14 = -1'b0 ? -1 : id_7;
  wire id_15;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_8,
      id_5,
      id_9,
      id_4,
      id_8
  );
endmodule
