// This program was cloned from: https://github.com/michaelliao/learn-verilog
// License: GNU General Public License v3.0

// SDRAM read / write by rs232 port.

`define OP_WRITE 8'hfe
`define OP_READ 8'hfd
