<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="399" />
   <irq preferredWidth="34" />
   <name preferredWidth="225" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="301" />
   <clocksource preferredWidth="299" />
   <frequency preferredWidth="286" />
  </columns>
 </clocktable>
 <window width="1280" height="756" x="0" y="0" />
 <library expandedCategories="Project/MIPO,Library,Project" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" simulation="NONE" />
</preferences>
