<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p94" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_94{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_94{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_94{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_94{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_94{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_94{left:149px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t7_94{left:145px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t8_94{left:318px;bottom:851px;letter-spacing:-0.32px;}
#t9_94{left:333px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ta_94{left:410px;bottom:851px;letter-spacing:-0.27px;}
#tb_94{left:431px;bottom:850px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tc_94{left:145px;bottom:834px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#td_94{left:145px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.01px;}
#te_94{left:224px;bottom:817px;letter-spacing:-0.15px;}
#tf_94{left:250px;bottom:817px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tg_94{left:145px;bottom:789px;letter-spacing:-0.16px;word-spacing:0.07px;}
#th_94{left:452px;bottom:790px;letter-spacing:-0.22px;}
#ti_94{left:473px;bottom:789px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_94{left:145px;bottom:772px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tk_94{left:644px;bottom:772px;letter-spacing:-0.15px;}
#tl_94{left:145px;bottom:756px;letter-spacing:-0.18px;word-spacing:0.12px;}
#tm_94{left:212px;bottom:756px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tn_94{left:145px;bottom:713px;letter-spacing:0.13px;word-spacing:-0.02px;}
#to_94{left:145px;bottom:685px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#tp_94{left:212px;bottom:686px;letter-spacing:-0.22px;}
#tq_94{left:233px;bottom:685px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#tr_94{left:145px;bottom:669px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ts_94{left:145px;bottom:652px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#tt_94{left:209px;bottom:653px;letter-spacing:-0.01px;}
#tu_94{left:311px;bottom:653px;letter-spacing:-0.05px;}
#tv_94{left:357px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tw_94{left:145px;bottom:635px;letter-spacing:-0.11px;word-spacing:-0.07px;}
#tx_94{left:261px;bottom:636px;letter-spacing:-0.32px;}
#ty_94{left:276px;bottom:635px;letter-spacing:-0.09px;word-spacing:-0.08px;}
#tz_94{left:362px;bottom:636px;letter-spacing:-0.01px;}
#t10_94{left:470px;bottom:636px;letter-spacing:-0.05px;}
#t11_94{left:520px;bottom:635px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t12_94{left:145px;bottom:618px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#t13_94{left:145px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.16px;}
#t14_94{left:363px;bottom:603px;letter-spacing:-0.01px;}
#t15_94{left:471px;bottom:603px;letter-spacing:-0.06px;}
#t16_94{left:521px;bottom:601px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t17_94{left:145px;bottom:585px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t18_94{left:145px;bottom:568px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t19_94{left:242px;bottom:569px;letter-spacing:-0.01px;}
#t1a_94{left:351px;bottom:569px;letter-spacing:-0.06px;}
#t1b_94{left:401px;bottom:568px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_94{left:145px;bottom:548px;}
#t1d_94{left:182px;bottom:548px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1e_94{left:145px;bottom:528px;}
#t1f_94{left:182px;bottom:528px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1g_94{left:145px;bottom:508px;}
#t1h_94{left:182px;bottom:508px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1i_94{left:145px;bottom:488px;}
#t1j_94{left:182px;bottom:488px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t1k_94{left:182px;bottom:471px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_94{left:145px;bottom:452px;}
#t1m_94{left:182px;bottom:452px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_94{left:145px;bottom:424px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t1o_94{left:145px;bottom:407px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_94{left:145px;bottom:390px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1q_94{left:145px;bottom:374px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_94{left:145px;bottom:346px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_94{left:145px;bottom:329px;letter-spacing:-0.11px;word-spacing:-0.12px;}
#t1t_94{left:145px;bottom:313px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_94{left:145px;bottom:270px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1v_94{left:145px;bottom:242px;letter-spacing:-0.05px;word-spacing:-0.8px;}
#t1w_94{left:166px;bottom:243px;letter-spacing:-0.27px;}
#t1x_94{left:186px;bottom:242px;letter-spacing:-0.11px;word-spacing:-0.76px;}
#t1y_94{left:576px;bottom:243px;letter-spacing:-0.22px;}
#t1z_94{left:591px;bottom:242px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t20_94{left:145px;bottom:225px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t21_94{left:145px;bottom:199px;letter-spacing:-0.22px;}
#t22_94{left:166px;bottom:198px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t23_94{left:145px;bottom:181px;letter-spacing:-0.11px;word-spacing:-0.68px;}
#t24_94{left:145px;bottom:164px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_94{left:145px;bottom:148px;letter-spacing:-0.1px;}

.s1_94{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_94{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_94{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_94{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_94{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_94{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_94{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_94{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts94" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg94Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg94" style="-webkit-user-select: none;"><object width="825" height="990" data="94/94.svg" type="image/svg+xml" id="pdf94" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_94" class="t s1_94">Programmers’ Model </span>
<span id="t2_94" class="t s2_94">A2-56 </span><span id="t3_94" class="t s1_94">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_94" class="t s2_94">ARM DDI 0100I </span>
<span id="t5_94" class="t s3_94">A2.10.3 </span><span id="t6_94" class="t s3_94">New Jazelle state entry instruction (BXJ) </span>
<span id="t7_94" class="t s4_94">An ARM instruction similar to </span><span id="t8_94" class="t v0_94 s5_94">BX </span><span id="t9_94" class="t s4_94">is added. The </span><span id="ta_94" class="t v0_94 s5_94">BXJ </span><span id="tb_94" class="t s4_94">instruction has a single register operand that specifies </span>
<span id="tc_94" class="t s4_94">a target execution state (ARM or Thumb) and branch target address for use if entry to Jazelle state is not </span>
<span id="td_94" class="t s4_94">available. See </span><span id="te_94" class="t s6_94">BXJ </span><span id="tf_94" class="t s4_94">on page A4-21 for more details. </span>
<span id="tg_94" class="t s4_94">Compliant Java execution involves the EJVM using the </span><span id="th_94" class="t v0_94 s5_94">BXJ </span><span id="ti_94" class="t s4_94">instruction, the usage model of the standard </span>
<span id="tj_94" class="t s4_94">ARM registers, and the Jazelle Extension Control and Configuration registers described in </span><span id="tk_94" class="t s6_94">Configuration </span>
<span id="tl_94" class="t s6_94">and control </span><span id="tm_94" class="t s4_94">on page A2-62. </span>
<span id="tn_94" class="t s3_94">Executing BXJ with Jazelle Extension enabled </span>
<span id="to_94" class="t s4_94">Executing a </span><span id="tp_94" class="t v0_94 s5_94">BXJ </span><span id="tq_94" class="t s4_94">instruction when the JE bit is 1 gives the Jazelle Extension hardware an opportunity to enter </span>
<span id="tr_94" class="t s4_94">Jazelle state and start executing opcodes directly. The circumstances in which Jazelle state execution is </span>
<span id="ts_94" class="t s4_94">entered are </span><span id="tt_94" class="t s7_94">IMPLEMENTATION </span><span id="tu_94" class="t s7_94">DEFINED</span><span id="tv_94" class="t s4_94">. If Jazelle state execution is not entered, the instruction is executed </span>
<span id="tw_94" class="t s4_94">in the same way as a </span><span id="tx_94" class="t v0_94 s5_94">BX </span><span id="ty_94" class="t s4_94">instruction to a </span><span id="tz_94" class="t s7_94">SUBARCHITECTURE </span><span id="t10_94" class="t s7_94">DEFINED </span><span id="t11_94" class="t s4_94">register usage model. This is required </span>
<span id="t12_94" class="t s4_94">to ensure the Jazelle Extension hardware and the EJVM software communicate effectively with each other. </span>
<span id="t13_94" class="t s4_94">Similarly, various registers will contain </span><span id="t14_94" class="t s7_94">SUBARCHITECTURE </span><span id="t15_94" class="t s7_94">DEFINED </span><span id="t16_94" class="t s4_94">values when Jazelle state execution is </span>
<span id="t17_94" class="t s4_94">terminated and ARM or Thumb state execution is resumed. The precise set of registers affected by these </span>
<span id="t18_94" class="t s4_94">requirements is a </span><span id="t19_94" class="t s7_94">SUBARCHITECTURE </span><span id="t1a_94" class="t s7_94">DEFINED </span><span id="t1b_94" class="t s4_94">subset of the process registers, which are defined to be: </span>
<span id="t1c_94" class="t s4_94">• </span><span id="t1d_94" class="t s4_94">the ARM general-purpose registers R0-R14 </span>
<span id="t1e_94" class="t s4_94">• </span><span id="t1f_94" class="t s4_94">the PC </span>
<span id="t1g_94" class="t s4_94">• </span><span id="t1h_94" class="t s4_94">the CPSR </span>
<span id="t1i_94" class="t s4_94">• </span><span id="t1j_94" class="t s4_94">the VFP general-purpose registers S0-S31 and D0-D15, subject to the VFP architecture’s restrictions </span>
<span id="t1k_94" class="t s4_94">on their use and subject to the VFP architecture being present </span>
<span id="t1l_94" class="t s4_94">• </span><span id="t1m_94" class="t s4_94">the FPSCR, subject to the VFP architecture being present. </span>
<span id="t1n_94" class="t s4_94">All processor state that can be modified by Jazelle state execution must be kept in process registers, in order </span>
<span id="t1o_94" class="t s4_94">to ensure that it is preserved and restored correctly when processor exceptions and process swaps occur. </span>
<span id="t1p_94" class="t s4_94">Configuration state (that is, state that affects Jazelle state execution but is not modified by it) can be kept </span>
<span id="t1q_94" class="t s4_94">either in process registers or in configuration registers. </span>
<span id="t1r_94" class="t s4_94">EJVM implementations should only set JE == 1 after determining that the processor’s Jazelle Extension </span>
<span id="t1s_94" class="t s4_94">subarchitecture is compatible with their usage of the process registers. Otherwise, they should leave JE == </span>
<span id="t1t_94" class="t s4_94">0 and execute without hardware acceleration. </span>
<span id="t1u_94" class="t s3_94">Executing BXJ with Jazelle Extension disabled </span>
<span id="t1v_94" class="t s4_94">If a </span><span id="t1w_94" class="t v0_94 s5_94">BXJ </span><span id="t1x_94" class="t s4_94">instruction is executed when the JE bit is 0, it is executed identically to a </span><span id="t1y_94" class="t v0_94 s5_94">BX </span><span id="t1z_94" class="t s4_94">instruction with the same </span>
<span id="t20_94" class="t s4_94">register operand. </span>
<span id="t21_94" class="t v0_94 s5_94">BXJ </span><span id="t22_94" class="t s4_94">instructions can therefore be freely executed when the JE bit is 0. In particular, if an EJVM determines </span>
<span id="t23_94" class="t s4_94">that it is executing on a processor whose Jazelle Extension implementation is trivial or uses an incompatible </span>
<span id="t24_94" class="t s4_94">subarchitecture, it can set JE == 0 and execute correctly, without the benefit of any Jazelle hardware </span>
<span id="t25_94" class="t s4_94">acceleration that may be present. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
