/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */
#pragma once
#include "asahi/lib/agx_chip.h"
#include "hk_g17p_meta_copy_core.h"
#include "drm-uapi/asahi_drm.h"
#include "vulkan/vulkan_core.h"
#include <stdbool.h>
#include <stddef.h>
#include <string.h>

/* G17P lossless compression policy.
 *
 * The compressed Gen9 PBE (write) packet matches Apple's HAL200 StateFields
 * encoder byte-for-byte for GPU-tiled one-layer 2D images, the read
 * descriptor carries the same compression bit and metadata address, and the
 * G17P ZLS control word Apple's Framebuffer builds uses the same load/store
 * compression bits (2/4/6/8), 16-bit depth format bit and metadata stride
 * encoding as Mesa's agx_pack_zls_control. The shapes below are the ones
 * whose every write path in hk goes through one of those three units or the
 * libagx_fast_clear metadata kernel:
 *
 *  - Color: single-plane, 1-8 byte texels, one layer, one sample. Layered
 *    and multisampled compressed PBE packets are refused by
 *    agx_pbe_agx3_core.c (no witness), so arrays/MSAA stay plain. 16-byte
 *    texels are excluded so that a single-sample tilebuffer never spills a
 *    compressed target (spilling needs libagx_decompress, which has no G17P
 *    binary): 8 targets x 8 B fit in the 120 B/sample G17P budget.
 *  - Depth: D16_UNORM, D32_SFLOAT and both planes of D32_SFLOAT_S8_UINT,
 *    one level, one layer, one sample. The ZLS unit compresses the S8
 *    stencil plane with the same metadata layout as depth (stencil
 *    load/store compression bits 4/8), it is read through its R8_UINT
 *    alias, and its clears are metadata fast clears. Zink stores GL Z24S8
 *    as D32S8, so these planes carry every GL depth/stencil buffer's ZLS
 *    traffic; buffer uploads into them take the graphics copy (R32_UINT
 *    and R8_UINT PBEs).
 *
 * Images that may be shared with another process or device (external
 * memory, WSI, DRM modifiers) stay plain under this private policy. Colour
 * images are shared compressed only through the GPU_TILED_COMPRESSED
 * modifier contract, see hk_g17p_shared_compression_eligible().
 *
 * This is the only G17P policy: every eligible image is compressed, with no
 * runtime opt-out.
 */

/* Colour formats admitted on G17P: plain single-plane formats of 1-8 bytes
 * whose physical G17P storage equals the API format (no RGB padding) and
 * whose channel class has a bitwise copy view. hk_can_compress() additionally
 * requires ail_can_compress() (renderable, at least 16x16). */
static inline bool
hk_g17p_compression_color_format(VkFormat format)
{
   switch (format) {
   /* 1 byte */
   case VK_FORMAT_R8_UNORM:
   case VK_FORMAT_R8_SNORM:
   case VK_FORMAT_R8_UINT:
   case VK_FORMAT_R8_SINT:
   /* 2 bytes */
   case VK_FORMAT_R8G8_UNORM:
   case VK_FORMAT_R8G8_SNORM:
   case VK_FORMAT_R8G8_UINT:
   case VK_FORMAT_R8G8_SINT:
   case VK_FORMAT_R16_UNORM:
   case VK_FORMAT_R16_SNORM:
   case VK_FORMAT_R16_UINT:
   case VK_FORMAT_R16_SINT:
   case VK_FORMAT_R16_SFLOAT:
   case VK_FORMAT_R5G6B5_UNORM_PACK16:
   case VK_FORMAT_B5G6R5_UNORM_PACK16:
   /* 4 bytes */
   case VK_FORMAT_R8G8B8A8_UNORM:
   case VK_FORMAT_R8G8B8A8_SNORM:
   case VK_FORMAT_R8G8B8A8_UINT:
   case VK_FORMAT_R8G8B8A8_SINT:
   case VK_FORMAT_R8G8B8A8_SRGB:
   case VK_FORMAT_B8G8R8A8_UNORM:
   case VK_FORMAT_B8G8R8A8_SRGB:
   case VK_FORMAT_A8B8G8R8_UNORM_PACK32:
   case VK_FORMAT_A8B8G8R8_SNORM_PACK32:
   case VK_FORMAT_A8B8G8R8_UINT_PACK32:
   case VK_FORMAT_A8B8G8R8_SINT_PACK32:
   case VK_FORMAT_A8B8G8R8_SRGB_PACK32:
   case VK_FORMAT_A2B10G10R10_UNORM_PACK32:
   case VK_FORMAT_A2B10G10R10_UINT_PACK32:
   case VK_FORMAT_A2R10G10B10_UNORM_PACK32:
   /* Not B10G11R11_UFLOAT: G17P packs it into one tile word and stores it
    * through an R32_UINT PBE (agx_g17p_rt0_pbe_format), a different
    * compression class from the R11G11B10 texture that reads it back. */
   case VK_FORMAT_R16G16_UNORM:
   case VK_FORMAT_R16G16_SNORM:
   case VK_FORMAT_R16G16_UINT:
   case VK_FORMAT_R16G16_SINT:
   case VK_FORMAT_R16G16_SFLOAT:
   case VK_FORMAT_R32_UINT:
   case VK_FORMAT_R32_SINT:
   case VK_FORMAT_R32_SFLOAT:
   /* 8 bytes */
   case VK_FORMAT_R16G16B16A16_UNORM:
   case VK_FORMAT_R16G16B16A16_SNORM:
   case VK_FORMAT_R16G16B16A16_UINT:
   case VK_FORMAT_R16G16B16A16_SINT:
   case VK_FORMAT_R16G16B16A16_SFLOAT:
   case VK_FORMAT_R32G32_UINT:
   case VK_FORMAT_R32G32_SINT:
   case VK_FORMAT_R32G32_SFLOAT:
      return true;
   default:
      return false;
   }
}

static inline bool
hk_g17p_compression_depth_format(VkFormat format)
{
   return format == VK_FORMAT_D16_UNORM || format == VK_FORMAT_D32_SFLOAT ||
          format == VK_FORMAT_D32_SFLOAT_S8_UINT;
}

/* Mesa-private WSI image marker (src/vulkan/wsi/wsi_common_private.h). */
#define HK_G17P_WSI_IMAGE_CREATE_INFO_MESA ((VkStructureType)1000001002)

/* Whether plane `plane` of an image created with `info` is compressed on
 * `chip`. There is no opt-out: every eligible G17P image takes the compressed
 * path. The generic hk_can_compress() checks (sparse, mutable-format
 * compatibility, ail_can_compress, the AGX-wide nocompress debug flag) still
 * apply. */
static inline bool
hk_hal200_compression_eligible(enum agx_chip chip, unsigned plane,
                               const VkImageCreateInfo *info, bool g16s)
{
   if (chip != AGX_CHIP_G17P || !info ||
       (plane != 0 && !(plane == 1 &&
                        info->format == VK_FORMAT_D32_SFLOAT_S8_UINT)))
      return false;

   /* Keep depth/stencil on the existing single-level/layer/sample policy.
    * The expanded G16S ZLS allocation shapes also reach colour-alias transfer
    * and clear paths; those do not yet support every compressed D/S shape.
    * Admitting them at allocation makes legal commands fail at EndCommandBuffer.
    * Colour's layered/MSAA packet support is independent of this restriction.
    */
   g16s = g16s && hk_g17p_compression_color_format(info->format);

   /* Shared images keep their plain layout contract. Read each header field
    * by copy: the chain's structures have other types, and Mesa builds with
    * strict aliasing (gcc -O2 dropped the stores of a stack chain). Copy pNext
    * straight into next: through a copied VkBaseInStructure, GCC 16's
    * points-to analysis loses the chain and drops its stores again. */
   for (const void *next = info->pNext; next;) {
      VkStructureType type;
      const void *following;
      memcpy(&type, next, sizeof(type));
      memcpy(&following, (const char *)next + offsetof(VkBaseInStructure, pNext),
             sizeof(following));
      if (type == VK_STRUCTURE_TYPE_EXTERNAL_MEMORY_IMAGE_CREATE_INFO) {
         VkExternalMemoryImageCreateInfo external;
         memcpy(&external, next, sizeof(external));
         if (external.handleTypes)
            return false;
      }
      if (type == HK_G17P_WSI_IMAGE_CREATE_INFO_MESA)
         return false;
      next = following;
   }

   VkImageCreateFlags allowed_flags =
      VK_IMAGE_CREATE_MUTABLE_FORMAT_BIT | VK_IMAGE_CREATE_EXTENDED_USAGE_BIT;
   if (g16s && info->imageType == VK_IMAGE_TYPE_2D)
      allowed_flags |= VK_IMAGE_CREATE_CUBE_COMPATIBLE_BIT;
   if (g16s && info->imageType == VK_IMAGE_TYPE_3D)
      allowed_flags |= VK_IMAGE_CREATE_2D_ARRAY_COMPATIBLE_BIT |
                       VK_IMAGE_CREATE_2D_VIEW_COMPATIBLE_BIT_EXT;
   /* Zink marks every depth attachment sample-location compatible, including
    * single-sample images. This changes sample-location tracking, not the
    * depth plane's storage class. The one-sample restriction below remains.
    * Refusing the flag also makes the host-copy performance query advertise
    * a plain device layout, so zink adds HOST_TRANSFER and keeps depth plain.
    */
   if (hk_g17p_compression_depth_format(info->format))
      allowed_flags |= VK_IMAGE_CREATE_SAMPLE_LOCATIONS_COMPATIBLE_DEPTH_BIT_EXT;
   /* Only usages whose every access goes through the texture unit, a PBE or
    * ZLS. Storage and host-transfer access is raw; feedback loops read what
    * is being written; video, shading-rate and density-map units have their
    * own (unknown) compression contracts. */
   VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT |
      VK_IMAGE_USAGE_SAMPLED_BIT | VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_TRANSIENT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_INPUT_ATTACHMENT_BIT;

   /* Zink depth feedback reads use the depth plane's ZLS layout. Color
    * feedback keeps the plain layout required by texture barriers. */
   if (hk_g17p_compression_depth_format(info->format))
      allowed_usage |= VK_IMAGE_USAGE_ATTACHMENT_FEEDBACK_LOOP_BIT_EXT;

   const bool multisampled = info->samples != VK_SAMPLE_COUNT_1_BIT;
   const bool three_d = info->imageType == VK_IMAGE_TYPE_3D;
   if (!g16s) {
      if (info->imageType != VK_IMAGE_TYPE_2D || info->extent.depth != 1 ||
          info->arrayLayers != 1 || info->samples != VK_SAMPLE_COUNT_1_BIT ||
          info->tiling != VK_IMAGE_TILING_OPTIMAL || info->mipLevels < 1 ||
          (info->flags & ~allowed_flags) || (info->usage & ~allowed_usage) ||
          info->extent.width < 16 || info->extent.height < 16)
         return false;
   } else if ((info->imageType != VK_IMAGE_TYPE_2D && !three_d) ||
              !info->extent.depth || !info->arrayLayers ||
              (three_d ? (info->arrayLayers != 1 || multisampled)
                       : info->extent.depth != 1) ||
              (multisampled &&
               ((info->samples != VK_SAMPLE_COUNT_2_BIT &&
                 info->samples != VK_SAMPLE_COUNT_4_BIT) || info->mipLevels != 1)) ||
              ((info->flags & VK_IMAGE_CREATE_CUBE_COMPATIBLE_BIT) &&
               (multisampled || info->extent.width != info->extent.height ||
                info->arrayLayers % 6)) ||
              info->tiling != VK_IMAGE_TILING_OPTIMAL || info->mipLevels < 1 ||
              (info->flags & ~allowed_flags) || (info->usage & ~allowed_usage) ||
              info->extent.width < 16 || info->extent.height < 16) {
      return false;
   }

   if (hk_g17p_compression_color_format(info->format)) {
      if (g16s && (three_d || info->arrayLayers > 1) && info->mipLevels != 1)
         return false;
      /* #66: a legal MRT mix can spill any MSAA colour attachment. Keep
       * those plain until transient backing has a measured performance case. */
      if (g16s && multisampled &&
          (info->usage & (VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT |
                         VK_IMAGE_USAGE_TRANSIENT_ATTACHMENT_BIT)))
         return false;

      /* An RGBA8/BGRA8 UNORM mip chain the application never renders to is
       * written only by uploads and mip blits. A plain image takes each
       * upload as one raw compute copy and each mip level as a raw compute
       * dispatch (hk_g17p_compute_blit). A compressed one takes each upload
       * as a render pass, since G17P has no compute store that writes
       * compressed tiles, and its mips through hk_g17p_compressed_blit.
       * For small images the render passes dominate: 200 128x128 textures
       * uploaded and mipmapped in one command buffer took 2.6 times as
       * long compressed. From the size where a render pass also beats
       * compute for a mip level (HK_G17P_MIP_PBE_MIN_TEXELS), compression
       * wins: on the A18 Pro a 2048x2048 texture uploads in 0.55-0.64 of
       * the time, generates its mips in 0.40-0.57 and samples in
       * 0.69-0.84. Keep only the small ones plain. Images that are also
       * attachments are compressed at any size. */
      if ((info->format == VK_FORMAT_R8G8B8A8_UNORM ||
           info->format == VK_FORMAT_B8G8R8A8_UNORM) &&
          info->mipLevels > 1 &&
          !(info->usage & VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT) &&
          !hk_g17p_mip_level_through_pbe(info->extent.width,
                                         info->extent.height))
         return false;
      return true;
   }

   if (g16s) {
      return (hk_g17p_compression_depth_format(info->format) ||
              (info->format == VK_FORMAT_S8_UINT && !multisampled)) &&
             !three_d && info->extent.width <= 16384 &&
             info->extent.height <= 16384 && info->mipLevels <= 16;
   }
   return hk_g17p_compression_depth_format(info->format) &&
          info->mipLevels == 1;
}

/* Preserve the qualified Neo policy for every pre-existing caller. T6040's
 * extended shapes are selected by physical identity at image allocation. */
static inline bool
hk_g17p_compression_eligible(enum agx_chip chip, unsigned plane,
                             const VkImageCreateInfo *info)
{
   return hk_hal200_compression_eligible(chip, plane, info, false);
}

/* G17P and M5 colour images shared through
 * DRM_FORMAT_MOD_APPLE_GPU_TILED_COMPRESSED.
 *
 * The modifier is the sharing contract. With one level, one layer and one
 * sample, the G17P (legacy AIL policy) compressed allocation is a function of
 * the format's block size and the extent alone: GPU tiling, the image, then
 * its metadata, in one memory plane. The M5 allocation (AIL_LAYOUT_POLICY_M5
 * and its metadata, one memory plane) is too. Exporter and importer therefore derive
 * the same layout, and import already follows the modifier through
 * hk_map_compression(). The packets that read and write it are the ones the
 * private policy above uses for single-level colour images: the compressed
 * 2D PBE (end-of-tile stores, meta copies and uploads) and the compressed
 * texture descriptor, with clears through the metadata fast clear.
 *
 * The shape is the private colour policy's restricted to one level, without
 * its exclusion of external memory and WSI images and without a
 * colour-attachment requirement: hk_image_init() makes every transfer
 * destination renderable, so a swapchain image written only by blits or
 * copies also takes the compressed PBE. WSI creates every swapchain image
 * with ALIAS; aliasing images of identical parameters derive the same
 * layout. Storage and host-transfer usages stay excluded. Feedback-loop
 * usage is accepted on import only (zink adds it to every imported
 * render-target dma-buf) and never chosen at allocation (hk_can_compress()
 * refuses it). hk_image.c adds the PBE store-class check.
 */
static inline bool
hk_g17p_shared_compression_shape(enum agx_chip chip, VkFormat format,
                                 VkImageType type, VkImageCreateFlags flags,
                                 VkImageUsageFlags usage)
{
   const VkImageCreateFlags allowed_flags =
      VK_IMAGE_CREATE_MUTABLE_FORMAT_BIT | VK_IMAGE_CREATE_EXTENDED_USAGE_BIT |
      VK_IMAGE_CREATE_ALIAS_BIT;
   const VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT |
      VK_IMAGE_USAGE_SAMPLED_BIT | VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_TRANSIENT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_INPUT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_ATTACHMENT_FEEDBACK_LOOP_BIT_EXT;

   return (chip == AGX_CHIP_G17P || agx_chip_g17_m5(chip)) &&
          type == VK_IMAGE_TYPE_2D &&
          !(flags & ~allowed_flags) && !(usage & ~allowed_usage) &&
          hk_g17p_compression_color_format(format);
}

static inline bool
hk_g17p_shared_compression_eligible(enum agx_chip chip, unsigned plane,
                                    const VkImageCreateInfo *info)
{
   return plane == 0 && info &&
          info->tiling == VK_IMAGE_TILING_DRM_FORMAT_MODIFIER_EXT &&
          hk_g17p_shared_compression_shape(chip, info->format,
                                           info->imageType, info->flags,
                                           info->usage) &&
          info->extent.depth == 1 && info->mipLevels == 1 &&
          info->arrayLayers == 1 && info->samples == VK_SAMPLE_COUNT_1_BIT &&
          info->extent.width >= 16 && info->extent.height >= 16;
}

/* M5 lossless compression of colour render targets.
 *
 * The Gen10 compressed PBE (write) packet and texture (read) descriptor are
 * native-verified for GPU-tiled one-layer 2D images (byte-identical to
 * the native M5 PBE and texture descriptor encoders), and the allocation is
 * the measured M5 layout with its metadata (AIL_LAYOUT_POLICY_M5). Every
 * write of such an image then goes through the PBE: end-of-tile stores,
 * and the graphics meta paths hk_xfer_copyimage2() and the buffer uploads
 * take for a compressed destination (the raw tiled copiers refuse one).
 *
 * Admitted: the G17P colour formats (1-8 byte texels, so a single-sample
 * tilebuffer never spills a compressed target), one layer, any mip count
 * (one level for one-byte texels, see hk_m5_compression_one_byte()),
 * one sample, a colour attachment, and otherwise only sampled,
 * input-attachment and transfer usages. Shared images (external memory,
 * WSI) stay plain.
 *
 * Every level of a compressed mip chain is described by the level-0 surface
 * and metadata addresses plus the level fields, in the PBE and
 * texture packets alike, as native does; the hardware finds the
 * level, so AIL_LAYOUT_POLICY_M5's per-level metadata placement must be the
 * hardware's.
 */
/* One-byte texels. The M5 hardware places a compressed level after a 32x32
 * one-byte level 2 KiB on, where AIL_LAYOUT_POLICY_M5 puts it 1 KiB on: the
 * end-of-tile store and texture reads use the hardware's offset, AIL-addressed
 * writes (fast clears, copies) the other. Two- to eight-byte texels agree with
 * the hardware at every level tested (64x64 to 2976x1872, odd sizes). */
static inline bool
hk_m5_compression_one_byte(VkFormat format)
{
   return format == VK_FORMAT_R8_UNORM || format == VK_FORMAT_R8_SNORM ||
          format == VK_FORMAT_R8_UINT || format == VK_FORMAT_R8_SINT;
}

static inline bool
hk_m5_color_compression_eligible(enum agx_chip chip, unsigned plane,
                                 const VkImageCreateInfo *info)
{
   if (!agx_chip_g17_m5(chip) || plane != 0 || !info)
      return false;

   /* Read the chain as hk_g17p_compression_eligible() does. */
   for (const void *next = info->pNext; next;) {
      VkStructureType type;
      const void *following;
      memcpy(&type, next, sizeof(type));
      memcpy(&following, (const char *)next + offsetof(VkBaseInStructure, pNext),
             sizeof(following));
      if (type == VK_STRUCTURE_TYPE_EXTERNAL_MEMORY_IMAGE_CREATE_INFO) {
         VkExternalMemoryImageCreateInfo external;
         memcpy(&external, next, sizeof(external));
         if (external.handleTypes)
            return false;
      }
      if (type == HK_G17P_WSI_IMAGE_CREATE_INFO_MESA)
         return false;
      next = following;
   }

   const VkImageCreateFlags allowed_flags =
      VK_IMAGE_CREATE_MUTABLE_FORMAT_BIT | VK_IMAGE_CREATE_EXTENDED_USAGE_BIT;
   const VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT |
      VK_IMAGE_USAGE_SAMPLED_BIT | VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_TRANSIENT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_INPUT_ATTACHMENT_BIT;

   return info->imageType == VK_IMAGE_TYPE_2D && info->extent.depth == 1 &&
          info->arrayLayers == 1 &&
          (info->mipLevels == 1 || !hk_m5_compression_one_byte(info->format)) &&
          info->samples == VK_SAMPLE_COUNT_1_BIT &&
          info->tiling == VK_IMAGE_TILING_OPTIMAL &&
          !(info->flags & ~allowed_flags) &&
          (info->usage & VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT) &&
          !(info->usage & ~allowed_usage) && info->extent.width >= 16 &&
          info->extent.height >= 16 &&
          hk_g17p_compression_color_format(info->format);
}

/* Multisample colour formats with a qualified compressed metadata shape:
 * RGBA16F, and the 4-byte RGBA8/BGRA8 UNORM and sRGB formats, which share the
 * R32_UINT texel size of the witnessed raw copy packet. */
static inline bool
hk_m5_msaa_color_compression_format(VkFormat format)
{
   switch (format) {
   case VK_FORMAT_R16G16B16A16_SFLOAT:
   case VK_FORMAT_R8G8B8A8_UNORM:
   case VK_FORMAT_R8G8B8A8_SRGB:
   case VK_FORMAT_B8G8R8A8_UNORM:
   case VK_FORMAT_B8G8R8A8_SRGB:
      return true;
   default:
      return false;
   }
}

/* Qualified multisample metadata shapes. The sample mask retains an
 * explicit diagnostic opt-out. Sharing and aliasing flags are not admitted;
 * a mutable format is, and hk_can_compress() then requires a format list of
 * compression-compatible views.
 */
static inline bool
hk_m5_msaa_color_compression_eligible(enum agx_chip chip, unsigned plane,
                                     const VkImageCreateInfo *info,
                                     unsigned enabled_samples)
{
   const VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT |
      VK_IMAGE_USAGE_SAMPLED_BIT | VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT;

   if (chip != AGX_CHIP_G17S || plane != 0 || !info)
      return false;

   for (const void *next = info->pNext; next;) {
      VkStructureType type;
      memcpy(&type, next, sizeof(type));
      if (type != VK_STRUCTURE_TYPE_IMAGE_FORMAT_LIST_CREATE_INFO)
         return false;
      memcpy(&next, (const char *)next + offsetof(VkBaseInStructure, pNext),
             sizeof(next));
   }

   return !(info->flags & ~VK_IMAGE_CREATE_MUTABLE_FORMAT_BIT) &&
          info->imageType == VK_IMAGE_TYPE_2D &&
          info->extent.depth == 1 && info->extent.width >= 16 &&
          info->extent.height >= 16 && info->arrayLayers == 1 &&
          info->mipLevels == 1 &&
          hk_m5_msaa_color_compression_format(info->format) &&
          (info->samples == VK_SAMPLE_COUNT_2_BIT ||
           info->samples == VK_SAMPLE_COUNT_4_BIT) &&
          (enabled_samples & info->samples) &&
          info->tiling == VK_IMAGE_TILING_OPTIMAL &&
          (info->usage & VK_IMAGE_USAGE_COLOR_ATTACHMENT_BIT) &&
          !(info->usage & ~allowed_usage);
}

/* M5 lossless compression of depth attachments.
 *
 * The native HAL300 framebuffer setup sets ZLS control bits 2 and
 * 6 exactly when the attached depth level has compression metadata, bits 4
 * and 8 for stencil metadata and bit 26 for Depth16Unorm, and programs the
 * metadata address and its cache-line layer stride beside the surface: the
 * encoding agx_pack_zls_control() and hk's render setup already produce.
 * Depth is read through the same Gen10 texture descriptor as colour, and the
 * copy paths write it through its R16/R32_UINT colour alias with the
 * compressed PBE.
 *
 * Admitted: D16_UNORM, D32_SFLOAT and both planes of D32_SFLOAT_S8_UINT
 * (stencil is read through its R8_UINT alias and copied through the same
 * graphics path), one layer, one mip, one sample,
 * a depth attachment, and otherwise only sampled, input-attachment,
 * feedback-loop and transfer usages. Zink marks its depth attachments
 * sample-location compatible and feedback-loop capable, which changes
 * neither. Shared images (external memory, WSI) stay plain.
 */
static inline bool
hk_m5_depth_compression_eligible(enum agx_chip chip, unsigned plane,
                                 const VkImageCreateInfo *info)
{
   if (!agx_chip_g17_m5(chip) || !info ||
       (plane != 0 && !(plane == 1 &&
                        info->format == VK_FORMAT_D32_SFLOAT_S8_UINT)))
      return false;

   /* Read the chain as hk_g17p_compression_eligible() does. */
   for (const void *next = info->pNext; next;) {
      VkStructureType type;
      const void *following;
      memcpy(&type, next, sizeof(type));
      memcpy(&following, (const char *)next + offsetof(VkBaseInStructure, pNext),
             sizeof(following));
      if (type == VK_STRUCTURE_TYPE_EXTERNAL_MEMORY_IMAGE_CREATE_INFO) {
         VkExternalMemoryImageCreateInfo external;
         memcpy(&external, next, sizeof(external));
         if (external.handleTypes)
            return false;
      }
      if (type == HK_G17P_WSI_IMAGE_CREATE_INFO_MESA)
         return false;
      next = following;
   }

   const VkImageCreateFlags allowed_flags =
      VK_IMAGE_CREATE_MUTABLE_FORMAT_BIT | VK_IMAGE_CREATE_EXTENDED_USAGE_BIT |
      VK_IMAGE_CREATE_SAMPLE_LOCATIONS_COMPATIBLE_DEPTH_BIT_EXT;
   const VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT |
      VK_IMAGE_USAGE_SAMPLED_BIT | VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_TRANSIENT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_INPUT_ATTACHMENT_BIT |
      VK_IMAGE_USAGE_ATTACHMENT_FEEDBACK_LOOP_BIT_EXT;

   return info->imageType == VK_IMAGE_TYPE_2D && info->extent.depth == 1 &&
          info->arrayLayers == 1 && info->mipLevels == 1 &&
          info->samples == VK_SAMPLE_COUNT_1_BIT &&
          info->tiling == VK_IMAGE_TILING_OPTIMAL &&
          !(info->flags & ~allowed_flags) &&
          (info->usage & VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT) &&
          !(info->usage & ~allowed_usage) && info->extent.width >= 16 &&
          info->extent.height >= 16 &&
          hk_g17p_compression_depth_format(info->format);
}

/* Stage-one experiment: native ZLS plus texture reads, no PBE destination.
 * The capability is advertised only by an explicitly enabled private kernel.
 * Transfer/image-copy and additional image semantics require separate gates.
 */
static inline bool
hk_m5_depth_msaa_compression_eligible(enum agx_chip chip, unsigned plane,
                                     const VkImageCreateInfo *info,
                                     uint64_t kernel_features, bool opted_in)
{
   const uint64_t capability = DRM_ASAHI_FEATURE_M5_DEPTH_MSAA_COMPRESSION;
   const VkImageUsageFlags allowed_usage =
      VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT | VK_IMAGE_USAGE_SAMPLED_BIT;
   /* The stencil plane of D32_SFLOAT_S8_UINT compresses with depth where the
    * kernel admits compressed multisample stencil. */
   const bool plane_ok =
      plane == 0 ||
      (plane == 1 && info && info->format == VK_FORMAT_D32_SFLOAT_S8_UINT &&
       (kernel_features & DRM_ASAHI_FEATURE_M5_STENCIL_MSAA_COMPRESSION));
   return opted_in && (kernel_features & capability) &&
          agx_chip_g17_m5(chip) && plane_ok && info && !info->pNext &&
          info->imageType == VK_IMAGE_TYPE_2D && info->extent.depth == 1 &&
          info->arrayLayers == 1 && info->mipLevels == 1 &&
          (info->samples == VK_SAMPLE_COUNT_2_BIT ||
           info->samples == VK_SAMPLE_COUNT_4_BIT) &&
          info->tiling == VK_IMAGE_TILING_OPTIMAL && info->flags == 0 &&
          (info->usage & VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT) &&
          !(info->usage & ~allowed_usage) && info->extent.width >= 16 &&
          info->extent.height >= 16 &&
          (info->format == VK_FORMAT_D32_SFLOAT ||
           info->format == VK_FORMAT_D32_SFLOAT_S8_UINT);
}

/* Private transfer qualification: preserve the stage-one shape and capability
 * checks while admitting only the complete DS/sampled/transfer usage set.
 * Stencil stays plain; its sole permitted extension excludes sampled usage.
 */
static inline bool
hk_m5_depth_msaa_transfer_eligible(enum agx_chip chip, unsigned plane,
                                  const VkImageCreateInfo *info,
                                  uint64_t kernel_features,
                                  bool compression_opted_in,
                                  bool transfer_opted_in)
{
   const VkImageUsageFlags usage =
      VK_IMAGE_USAGE_DEPTH_STENCIL_ATTACHMENT_BIT | VK_IMAGE_USAGE_SAMPLED_BIT |
      VK_IMAGE_USAGE_TRANSFER_SRC_BIT | VK_IMAGE_USAGE_TRANSFER_DST_BIT;
   if (!compression_opted_in || !transfer_opted_in || !info ||
       info->usage != usage)
      return false;

   if (info->pNext) {
      VkBaseInStructure extension;
      memcpy(&extension, info->pNext, sizeof(extension));
      if (info->format != VK_FORMAT_D32_SFLOAT_S8_UINT ||
          extension.sType != VK_STRUCTURE_TYPE_IMAGE_STENCIL_USAGE_CREATE_INFO ||
          extension.pNext)
         return false;
      VkImageStencilUsageCreateInfo stencil;
      memcpy(&stencil, info->pNext, sizeof(stencil));
      if (stencil.stencilUsage != (usage & ~VK_IMAGE_USAGE_SAMPLED_BIT))
         return false;
   }

   VkImageCreateInfo base = *info;
   base.pNext = NULL;
   base.usage &= ~(VK_IMAGE_USAGE_TRANSFER_SRC_BIT |
                   VK_IMAGE_USAGE_TRANSFER_DST_BIT);
   return hk_m5_depth_msaa_compression_eligible(
      chip, plane, &base, kernel_features, compression_opted_in);
}
