{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605685830385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605685830392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 02:50:30 2020 " "Processing started: Wed Nov 18 02:50:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605685830392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685830392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_arr_mult2_Nov17 -c mejia_arr_mult2_Nov17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_arr_mult2_Nov17 -c mejia_arr_mult2_Nov17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685830392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605685830686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605685830686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Nov16-arch " "Found design unit 1: mejia_and_Nov16-arch" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839178 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Nov16 " "Found entity 1: mejia_and_Nov16" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Nov16-arch " "Found design unit 1: mejia_and32_Nov16-arch" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and32_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839179 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Nov16 " "Found entity 1: mejia_and32_Nov16" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov16-arch " "Found design unit 1: mejia_register32_Nov16-arch" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_register32_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839179 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov16 " "Found entity 1: mejia_register32_Nov16" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_register32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_regsiter64_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_regsiter64_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register64_Nov16-arch " "Found design unit 1: mejia_register64_Nov16-arch" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_regsiter64_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839180 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register64_Nov16 " "Found entity 1: mejia_register64_Nov16" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_regsiter64_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_nov17-SYN " "Found design unit 1: mejia_nbadder_nov17-SYN" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839181 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Nov17 " "Found entity 1: mejia_nbadder_Nov17" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17-arch " "Found design unit 1: mejia_arr_mult2_Nov17-arch" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839183 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17 " "Found entity 1: mejia_arr_mult2_Nov17" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_arr_mult2_Nov17 " "Elaborating entity \"mejia_arr_mult2_Nov17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605685839212 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c mejia_arr_mult2_Nov17.vhd(43) " "VHDL Signal Declaration warning at mejia_arr_mult2_Nov17.vhd(43): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605685839213 "|mejia_arr_mult2_Nov17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Nov16 mejia_register32_Nov16:REG_A " "Elaborating entity \"mejia_register32_Nov16\" for hierarchy \"mejia_register32_Nov16:REG_A\"" {  } { { "mejia_arr_mult2_Nov17.vhd" "REG_A" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and32_Nov16 mejia_and32_Nov16:AND_1 " "Elaborating entity \"mejia_and32_Nov16\" for hierarchy \"mejia_and32_Nov16:AND_1\"" {  } { { "mejia_arr_mult2_Nov17.vhd" "AND_1" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and_Nov16 mejia_and32_Nov16:AND_1\|mejia_and_Nov16:AND1 " "Elaborating entity \"mejia_and_Nov16\" for hierarchy \"mejia_and32_Nov16:AND_1\|mejia_and_Nov16:AND1\"" {  } { { "mejia_and32_Nov16.vhd" "AND1" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_and32_Nov16.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_nbadder_Nov17 mejia_nbadder_Nov17:ADD_1 " "Elaborating entity \"mejia_nbadder_Nov17\" for hierarchy \"mejia_nbadder_Nov17:ADD_1\"" {  } { { "mejia_arr_mult2_Nov17.vhd" "ADD_1" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Nov17.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605685839345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605685839345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605685839345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605685839345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605685839345 ""}  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_nbadder_Nov17.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605685839345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ici.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ici.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ici " "Found entity 1: add_sub_ici" {  } { { "db/add_sub_ici.tdf" "" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/db/add_sub_ici.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605685839378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685839378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ici mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated " "Elaborating entity \"add_sub_ici\" for hierarchy \"mejia_nbadder_Nov17:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register64_Nov16 mejia_register64_Nov16:REG_Z " "Elaborating entity \"mejia_register64_Nov16\" for hierarchy \"mejia_register64_Nov16:REG_Z\"" {  } { { "mejia_arr_mult2_Nov17.vhd" "REG_Z" { Text "D:/Documents/Quartus Projects/Assignment 6/3 - Array Multiplier (nbadder)/mejia_arr_mult2_Nov17.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685839740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605685840726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605685841412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605685841412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605685841535 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605685841535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "963 " "Implemented 963 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605685841535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605685841535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605685841575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 02:50:41 2020 " "Processing ended: Wed Nov 18 02:50:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605685841575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605685841575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605685841575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605685841575 ""}
