// Seed: 2061230161
module module_0;
  wire id_2;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
  assign id_2 = 1 - id_2;
endmodule
module module_2 (
    input  wand id_0,
    output tri0 id_1,
    input  wand id_2,
    output tri  id_3,
    input  wire id_4
);
  module_0 modCall_1 ();
  assign id_3 = id_4;
endmodule
module module_3 ();
  module_0 modCall_1 ();
  initial @(posedge id_1 or posedge "");
  wire id_2;
endmodule
