Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  3 13:16:09 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.512        0.000                      0                   61        0.141        0.000                      0                   61        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        34.512        0.000                      0                   61        0.141        0.000                      0                   61       19.500        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.512ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 1.154ns (22.581%)  route 3.956ns (77.419%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           1.076     3.769    image/smile_green[0]
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.992    image/clk_out
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.623    38.615    
                         clock uncertainty           -0.098    38.517    
    SLICE_X88Y136        FDRE (Setup_fdre_C_D)       -0.236    38.281    image/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                 34.512    

Slack (MET) :             34.604ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.154ns (23.046%)  route 3.853ns (76.954%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 37.998 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.973     3.666    image/smile_green[0]
    SLICE_X88Y147        FDRE                                         r  image/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.597    37.998    image/clk_out
    SLICE_X88Y147        FDRE                                         r  image/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.623    38.621    
                         clock uncertainty           -0.098    38.523    
    SLICE_X88Y147        FDRE (Setup_fdre_C_D)       -0.253    38.270    image/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         38.270    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 34.604    

Slack (MET) :             34.618ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 1.154ns (23.046%)  route 3.853ns (76.954%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 37.998 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.973     3.666    image/smile_green[0]
    SLICE_X88Y147        FDRE                                         r  image/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.597    37.998    image/clk_out
    SLICE_X88Y147        FDRE                                         r  image/red_reg[3]_lopt_replica/C
                         clock pessimism              0.623    38.621    
                         clock uncertainty           -0.098    38.523    
    SLICE_X88Y147        FDRE (Setup_fdre_C_D)       -0.239    38.284    image/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.284    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 34.618    

Slack (MET) :             34.684ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 1.154ns (23.449%)  route 3.767ns (76.551%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.887     3.580    image/smile_green[0]
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.992    image/clk_out
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.623    38.615    
                         clock uncertainty           -0.098    38.517    
    SLICE_X88Y136        FDRE (Setup_fdre_C_D)       -0.253    38.264    image/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                          -3.580    
  -------------------------------------------------------------------
                         slack                                 34.684    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.154ns (23.758%)  route 3.703ns (76.242%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 37.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.823     3.516    image/smile_green[0]
    SLICE_X88Y145        FDRE                                         r  image/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.596    37.997    image/clk_out
    SLICE_X88Y145        FDRE                                         r  image/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.623    38.620    
                         clock uncertainty           -0.098    38.522    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.253    38.269    image/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.269    
                         arrival time                          -3.516    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.881ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.154ns (24.404%)  route 3.575ns (75.596%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.694     3.388    image/smile_green[0]
    SLICE_X88Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.996    image/clk_out
    SLICE_X88Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)       -0.253    38.268    image/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         38.268    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 34.881    

Slack (MET) :             34.887ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.154ns (24.387%)  route 3.578ns (75.613%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 37.992 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.698     3.391    image/smile_green[0]
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.591    37.992    image/clk_out
    SLICE_X88Y136        FDRE                                         r  image/red_reg[3]/C
                         clock pessimism              0.623    38.615    
                         clock uncertainty           -0.098    38.517    
    SLICE_X88Y136        FDRE (Setup_fdre_C_D)       -0.239    38.278    image/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 34.887    

Slack (MET) :             34.984ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.126ns (23.234%)  route 3.720ns (76.766%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 37.995 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.332     2.665 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.840     3.505    image/smile_blue[0]
    SLICE_X88Y139        FDRE                                         r  image/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.594    37.995    image/clk_out
    SLICE_X88Y139        FDRE                                         r  image/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.623    38.618    
                         clock uncertainty           -0.098    38.520    
    SLICE_X88Y139        FDRE (Setup_fdre_C_D)       -0.031    38.489    image/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.489    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 34.984    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 1.154ns (25.422%)  route 3.385ns (74.578%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.360     2.693 r  VGA_vertical/red[3]_i_1/O
                         net (fo=8, routed)           0.505     3.198    image/smile_green[0]
    SLICE_X88Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.996    image/clk_out
    SLICE_X88Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X88Y142        FDRE (Setup_fdre_C_D)       -0.239    38.282    image/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.128ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.126ns (23.940%)  route 3.577ns (76.060%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.341ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.714    -1.341    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.823 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          1.073     0.249    VGA_vertical/v_counter_value[3]
    SLICE_X89Y143        LUT5 (Prop_lut5_I1_O)        0.124     0.373 r  VGA_vertical/red_reg[3]_i_8/O
                         net (fo=7, routed)           0.856     1.229    VGA_vertical/red_reg[3]_i_8_n_0
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.152     1.381 r  VGA_vertical/red[3]_i_2/O
                         net (fo=2, routed)           0.952     2.333    VGA_vertical/red[3]_i_2_n_0
    SLICE_X86Y143        LUT3 (Prop_lut3_I0_O)        0.332     2.665 r  VGA_vertical/blue[3]_i_1/O
                         net (fo=4, routed)           0.697     3.362    image/smile_blue[0]
    SLICE_X88Y141        FDRE                                         r  image/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          1.595    37.996    image/clk_out
    SLICE_X88Y141        FDRE                                         r  image/blue_reg[3]/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X88Y141        FDRE (Setup_fdre_C_D)       -0.031    38.490    image/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                 35.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_vertical/CLK
    SLICE_X89Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  VGA_vertical/v_counter_value_reg[4]/Q
                         net (fo=12, routed)          0.089    -0.388    VGA_vertical/v_counter_value[4]
    SLICE_X88Y143        LUT6 (Prop_lut6_I1_O)        0.045    -0.343 r  VGA_vertical/v_counter_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.343    VGA_vertical/v_counter_value[1]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.853    VGA_vertical/CLK
    SLICE_X88Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
                         clock pessimism              0.249    -0.604    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.121    -0.483    VGA_vertical/v_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.618    VGA_vertical/CLK
    SLICE_X85Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  VGA_vertical/v_counter_value_reg[0]/Q
                         net (fo=11, routed)          0.134    -0.344    VGA_vertical/v_counter_value[0]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.048    -0.296 r  VGA_vertical/v_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    VGA_vertical/v_counter_value[3]_i_1_n_0
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.854    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.133    -0.472    VGA_vertical/v_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.767%)  route 0.115ns (38.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.618    VGA_horizontal/CLK
    SLICE_X87Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  VGA_horizontal/h_counter_value_reg[5]/Q
                         net (fo=14, routed)          0.115    -0.362    VGA_horizontal/Q[1]
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.045    -0.317 r  VGA_horizontal/h_counter_value[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    VGA_horizontal/p_0_in[8]
    SLICE_X86Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.854    VGA_horizontal/CLK
    SLICE_X86Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092    -0.513    VGA_horizontal/h_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.379%)  route 0.122ns (39.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.618    VGA_horizontal/CLK
    SLICE_X86Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  VGA_horizontal/h_counter_value_reg[6]/Q
                         net (fo=13, routed)          0.122    -0.355    VGA_horizontal/h_counter_value[6]
    SLICE_X87Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.310 r  VGA_horizontal/h_counter_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.310    VGA_horizontal/p_0_in[9]
    SLICE_X87Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.854    VGA_horizontal/CLK
    SLICE_X87Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[9]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.513    VGA_horizontal/h_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.668%)  route 0.142ns (43.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_horizontal/CLK
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_horizontal/h_counter_value_reg[3]/Q
                         net (fo=10, routed)          0.142    -0.334    VGA_horizontal/h_counter_value[3]
    SLICE_X87Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.289 r  VGA_horizontal/h_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    VGA_horizontal/p_0_in[5]
    SLICE_X87Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.854    VGA_horizontal/CLK
    SLICE_X87Y142        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
                         clock pessimism              0.252    -0.602    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092    -0.510    VGA_horizontal/h_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.600    -0.618    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.454 f  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.128    -0.327    VGA_vertical/v_counter_value[3]
    SLICE_X85Y143        LUT5 (Prop_lut5_I0_O)        0.048    -0.279 r  VGA_vertical/v_counter_value[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    VGA_vertical/v_counter_value[0]_i_1_n_0
    SLICE_X85Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.871    -0.854    VGA_vertical/CLK
    SLICE_X85Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[0]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X85Y143        FDRE (Hold_fdre_C_D)         0.105    -0.500    VGA_vertical/v_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_horizontal/CLK
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_horizontal/h_counter_value_reg[1]/Q
                         net (fo=10, routed)          0.179    -0.297    VGA_horizontal/h_counter_value[1]
    SLICE_X87Y143        LUT3 (Prop_lut3_I0_O)        0.042    -0.255 r  VGA_horizontal/h_counter_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    VGA_horizontal/p_0_in[2]
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.853    VGA_horizontal/CLK
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
                         clock pessimism              0.236    -0.617    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.107    -0.510    VGA_horizontal/h_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (65.074%)  route 0.122ns (34.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_vertical/CLK
    SLICE_X86Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDRE (Prop_fdre_C_Q)         0.128    -0.489 r  VGA_vertical/v_counter_value_reg[6]/Q
                         net (fo=12, routed)          0.122    -0.367    VGA_vertical/v_counter_value[6]
    SLICE_X86Y144        LUT6 (Prop_lut6_I4_O)        0.099    -0.268 r  VGA_vertical/v_counter_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.268    VGA_vertical/p_0_in[9]
    SLICE_X86Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.853    VGA_vertical/CLK
    SLICE_X86Y144        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/C
                         clock pessimism              0.236    -0.617    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.091    -0.526    VGA_vertical/v_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_horizontal/CLK
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  VGA_horizontal/h_counter_value_reg[1]/Q
                         net (fo=10, routed)          0.181    -0.295    VGA_horizontal/h_counter_value[1]
    SLICE_X87Y143        LUT4 (Prop_lut4_I1_O)        0.043    -0.252 r  VGA_horizontal/h_counter_value[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VGA_horizontal/p_0_in[3]
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.853    VGA_horizontal/CLK
    SLICE_X87Y143        FDRE                                         r  VGA_horizontal/h_counter_value_reg[3]/C
                         clock pessimism              0.236    -0.617    
    SLICE_X87Y143        FDRE (Hold_fdre_C_D)         0.104    -0.513    VGA_horizontal/h_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.573%)  route 0.160ns (43.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.601    -0.617    VGA_vertical/CLK
    SLICE_X88Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=12, routed)          0.160    -0.293    VGA_vertical/v_counter_value[1]
    SLICE_X89Y143        LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  VGA_vertical/v_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    VGA_vertical/p_0_in[5]
    SLICE_X89Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.853    VGA_vertical/CLK
    SLICE_X89Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/C
                         clock pessimism              0.249    -0.604    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.092    -0.512    VGA_vertical/v_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y143    VGA_vertical/v_counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y143    VGA_vertical/v_counter_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y143    VGA_vertical/v_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y143    VGA_horizontal/h_counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y142    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y142    VGA_horizontal/h_counter_value_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



