Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat Jul 14 13:06:14 2018
| Host         : wojak-pc running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 133 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.818        0.000                      0                  170        0.067        0.000                      0                  170        0.538        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clkfbout_design_1_clk_wiz_0_1_1  {0.000 28.000}       56.000          17.857          
  pix_clk5_design_1_clk_wiz_0_1_1  {0.000 1.347}        2.693           371.280         
  pix_clk_design_1_clk_wiz_0_1_1   {0.000 6.733}        13.467          74.256          
sys_clock                          {0.000 4.000}        8.000           125.000         
  clkfbout_design_1_clk_wiz_0_1    {0.000 28.000}       56.000          17.857          
  pix_clk5_design_1_clk_wiz_0_1    {0.000 1.347}        2.693           371.280         
  pix_clk_design_1_clk_wiz_0_1     {0.000 6.733}        13.467          74.256          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                   44.000        0.000                       0                     3  
  pix_clk5_design_1_clk_wiz_0_1_1                                                                                                                                                    0.538        0.000                       0                     8  
  pix_clk_design_1_clk_wiz_0_1_1         8.820        0.000                      0                  170        0.192        0.000                      0                  170        6.233        0.000                       0                   129  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                     44.000        0.000                       0                     3  
  pix_clk5_design_1_clk_wiz_0_1                                                                                                                                                      0.538        0.000                       0                     8  
  pix_clk_design_1_clk_wiz_0_1           8.818        0.000                      0                  170        0.192        0.000                      0                  170        6.233        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk_design_1_clk_wiz_0_1    pix_clk_design_1_clk_wiz_0_1_1        8.818        0.000                      0                  170        0.067        0.000                      0                  170  
pix_clk_design_1_clk_wiz_0_1_1  pix_clk_design_1_clk_wiz_0_1          8.818        0.000                      0                  170        0.067        0.000                      0                  170  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk5_design_1_clk_wiz_0_1_1
  To Clock:  pix_clk5_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk5_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.693       0.538      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y126    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y125    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y130    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y129    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y122    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y121    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_design_1_clk_wiz_0_1_1
  To Clock:  pix_clk_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.123    12.645    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.123    12.645    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.123    12.645    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.123    12.643    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.438    design_1_i/timing_0/U0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.123    12.643    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.438    design_1_i/timing_0/U0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.123    12.643    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.438    design_1_i/timing_0/U0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.123    12.643    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.438    design_1_i/timing_0/U0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.123    12.645    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.009ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.123    12.645    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.009    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.251ns (30.484%)  route 2.853ns (69.516%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.144 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.357     3.425    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.846    12.144    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
                         clock pessimism              0.625    12.770    
                         clock uncertainty           -0.123    12.646    
    SLICE_X106Y120       FDRE (Setup_fdre_C_CE)      -0.205    12.441    design_1_i/timing_0/U0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  9.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.273    design_1_i/timing_0/U0/v_pos[10][2]
    SLICE_X107Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  design_1_i/timing_0/U0/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/timing_0/U0/v_sync0
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/C
                         clock pessimism              0.251    -0.511    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.091    -0.420    design_1_i/timing_0/U0/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/image_gen_0/U0/blue_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_2/U0/color_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/image_gen_0/U0/clk_in
    SLICE_X110Y124       FDRE                                         r  design_1_i/image_gen_0/U0/blue_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/image_gen_0/U0/blue_out_reg[7]/Q
                         net (fo=8, routed)           0.161    -0.224    design_1_i/encoder_2/U0/color[2]
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_2/U0/clk_in
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.070    -0.420    design_1_i/encoder_2/U0/color_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_0/U0/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.753%)  route 0.120ns (39.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/encoder_0/U0/clk_in
    SLICE_X110Y121       FDRE                                         r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/Q
                         net (fo=12, routed)          0.120    -0.262    design_1_i/encoder_0/U0/ones_cnt_qm_reg_n_0_[1]
    SLICE_X111Y120       LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/encoder_0/U0/disparity[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/encoder_0/U0/disparity[1]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.983    -0.757    design_1_i/encoder_0/U0/clk_in
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/encoder_0/U0/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.162    -0.223    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  design_1_i/encoder_1/U0/color_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/encoder_1/U0/color_out[4]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.392    design_1_i/encoder_1/U0/color_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.163    -0.222    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  design_1_i/encoder_1/U0/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/encoder_1/U0/color_out[1]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.120    -0.393    design_1_i/encoder_1/U0/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.038%)  route 0.140ns (42.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.140    -0.243    design_1_i/timing_0/U0/v_pos[10][8]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/timing_0/U0/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/timing_0/U0/v_cnt[9]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.419    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/image_gen_0/U0/h_sync_align_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y123       FDRE                                         r  design_1_i/timing_0/U0/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/timing_0/U0/h_sync_reg/Q
                         net (fo=1, routed)           0.136    -0.226    design_1_i/image_gen_0/U0/h_sync
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.976    -0.764    design_1_i/image_gen_0/U0/clk_in
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/C
                         clock pessimism              0.251    -0.513    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.057    -0.456    design_1_i/image_gen_0/U0/h_sync_align_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.191    -0.194    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  design_1_i/encoder_1/U0/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/encoder_1/U0/color_out[2]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.120    -0.392    design_1_i/encoder_1/U0/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.791%)  route 0.195ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.195    -0.190    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.145 r  design_1_i/encoder_1/U0/color_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/encoder_1/U0/color_out[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.391    design_1_i/encoder_1/U0/color_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.447%)  route 0.169ns (47.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/timing_0/U0/v_cnt_reg[1]/Q
                         net (fo=13, routed)          0.169    -0.213    design_1_i/timing_0/U0/v_pos[10][1]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  design_1_i/timing_0/U0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/timing_0/U0/v_cnt[7]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.251    -0.510    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.418    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.467      11.312     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         13.467      11.800     OLOGIC_X1Y128    design_1_i/selectio_wiz_0/inst/clk_fwd/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y128    design_1_i/selectio_wiz_0/inst/clk_fwd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y126    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y125    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y130    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y129    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y122    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y121    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.467      12.218     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y122   design_1_i/encoder_0/U0/color_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk5_design_1_clk_wiz_0_1
  To Clock:  pix_clk5_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk5_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.693       0.538      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y126    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y125    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y130    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y129    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y122    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.693       1.026      OLOGIC_X1Y121    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_design_1_clk_wiz_0_1
  To Clock:  pix_clk_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.251ns (30.484%)  route 2.853ns (69.516%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.144 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.357     3.425    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.846    12.144    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
                         clock pessimism              0.625    12.770    
                         clock uncertainty           -0.125    12.645    
    SLICE_X106Y120       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  9.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.273    design_1_i/timing_0/U0/v_pos[10][2]
    SLICE_X107Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  design_1_i/timing_0/U0/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/timing_0/U0/v_sync0
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/C
                         clock pessimism              0.251    -0.511    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.091    -0.420    design_1_i/timing_0/U0/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/image_gen_0/U0/blue_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_2/U0/color_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/image_gen_0/U0/clk_in
    SLICE_X110Y124       FDRE                                         r  design_1_i/image_gen_0/U0/blue_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/image_gen_0/U0/blue_out_reg[7]/Q
                         net (fo=8, routed)           0.161    -0.224    design_1_i/encoder_2/U0/color[2]
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_2/U0/clk_in
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.070    -0.420    design_1_i/encoder_2/U0/color_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_0/U0/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.753%)  route 0.120ns (39.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/encoder_0/U0/clk_in
    SLICE_X110Y121       FDRE                                         r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/Q
                         net (fo=12, routed)          0.120    -0.262    design_1_i/encoder_0/U0/ones_cnt_qm_reg_n_0_[1]
    SLICE_X111Y120       LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/encoder_0/U0/disparity[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/encoder_0/U0/disparity[1]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.983    -0.757    design_1_i/encoder_0/U0/clk_in
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.091    -0.417    design_1_i/encoder_0/U0/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.162    -0.223    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  design_1_i/encoder_1/U0/color_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/encoder_1/U0/color_out[4]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.392    design_1_i/encoder_1/U0/color_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.163    -0.222    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  design_1_i/encoder_1/U0/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/encoder_1/U0/color_out[1]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.120    -0.393    design_1_i/encoder_1/U0/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.038%)  route 0.140ns (42.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.140    -0.243    design_1_i/timing_0/U0/v_pos[10][8]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/timing_0/U0/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/timing_0/U0/v_cnt[9]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.250    -0.511    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.419    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/image_gen_0/U0/h_sync_align_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y123       FDRE                                         r  design_1_i/timing_0/U0/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/timing_0/U0/h_sync_reg/Q
                         net (fo=1, routed)           0.136    -0.226    design_1_i/image_gen_0/U0/h_sync
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.976    -0.764    design_1_i/image_gen_0/U0/clk_in
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/C
                         clock pessimism              0.251    -0.513    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.057    -0.456    design_1_i/image_gen_0/U0/h_sync_align_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.191    -0.194    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  design_1_i/encoder_1/U0/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/encoder_1/U0/color_out[2]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.120    -0.392    design_1_i/encoder_1/U0/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.791%)  route 0.195ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.195    -0.190    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.145 r  design_1_i/encoder_1/U0/color_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/encoder_1/U0/color_out[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.391    design_1_i/encoder_1/U0/color_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.447%)  route 0.169ns (47.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/timing_0/U0/v_cnt_reg[1]/Q
                         net (fo=13, routed)          0.169    -0.213    design_1_i/timing_0/U0/v_pos[10][1]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  design_1_i/timing_0/U0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/timing_0/U0/v_cnt[7]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.251    -0.510    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.418    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.467      11.312     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         13.467      11.800     OLOGIC_X1Y128    design_1_i/selectio_wiz_0/inst/clk_fwd/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y128    design_1_i/selectio_wiz_0/inst/clk_fwd/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y126    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y125    design_1_i/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y130    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y129    design_1_i/selectio_wiz_0/inst/pins[1].oserdese2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y122    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X1Y121    design_1_i/selectio_wiz_0/inst/pins[2].oserdese2_slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.467      12.218     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y122   design_1_i/encoder_0/U0/color_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X110Y120   design_1_i/encoder_0/U0/color_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y121   design_1_i/encoder_0/U0/color_in_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X112Y121   design_1_i/encoder_0/U0/color_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.733       6.233      SLICE_X113Y123   design_1_i/encoder_0/U0/color_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_design_1_clk_wiz_0_1
  To Clock:  pix_clk_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.251ns (30.484%)  route 2.853ns (69.516%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.144 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.357     3.425    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.846    12.144    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
                         clock pessimism              0.625    12.770    
                         clock uncertainty           -0.125    12.645    
    SLICE_X106Y120       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  9.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.273    design_1_i/timing_0/U0/v_pos[10][2]
    SLICE_X107Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  design_1_i/timing_0/U0/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/timing_0/U0/v_sync0
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.125    -0.386    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.091    -0.295    design_1_i/timing_0/U0/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/image_gen_0/U0/blue_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_2/U0/color_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/image_gen_0/U0/clk_in
    SLICE_X110Y124       FDRE                                         r  design_1_i/image_gen_0/U0/blue_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/image_gen_0/U0/blue_out_reg[7]/Q
                         net (fo=8, routed)           0.161    -0.224    design_1_i/encoder_2/U0/color[2]
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_2/U0/clk_in
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.125    -0.365    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.070    -0.295    design_1_i/encoder_2/U0/color_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_0/U0/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.753%)  route 0.120ns (39.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/encoder_0/U0/clk_in
    SLICE_X110Y121       FDRE                                         r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/Q
                         net (fo=12, routed)          0.120    -0.262    design_1_i/encoder_0/U0/ones_cnt_qm_reg_n_0_[1]
    SLICE_X111Y120       LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/encoder_0/U0/disparity[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/encoder_0/U0/disparity[1]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.983    -0.757    design_1_i/encoder_0/U0/clk_in
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.125    -0.383    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.091    -0.292    design_1_i/encoder_0/U0/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.162    -0.223    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  design_1_i/encoder_1/U0/color_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/encoder_1/U0/color_out[4]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.267    design_1_i/encoder_1/U0/color_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.163    -0.222    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  design_1_i/encoder_1/U0/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/encoder_1/U0/color_out[1]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.120    -0.268    design_1_i/encoder_1/U0/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.038%)  route 0.140ns (42.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.140    -0.243    design_1_i/timing_0/U0/v_pos[10][8]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/timing_0/U0/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/timing_0/U0/v_cnt[9]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.125    -0.386    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.294    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/image_gen_0/U0/h_sync_align_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y123       FDRE                                         r  design_1_i/timing_0/U0/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/timing_0/U0/h_sync_reg/Q
                         net (fo=1, routed)           0.136    -0.226    design_1_i/image_gen_0/U0/h_sync
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.976    -0.764    design_1_i/image_gen_0/U0/clk_in
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.057    -0.331    design_1_i/image_gen_0/U0/h_sync_align_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.191    -0.194    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  design_1_i/encoder_1/U0/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/encoder_1/U0/color_out[2]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.125    -0.387    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.120    -0.267    design_1_i/encoder_1/U0/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.791%)  route 0.195ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.195    -0.190    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.145 r  design_1_i/encoder_1/U0/color_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/encoder_1/U0/color_out[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.125    -0.387    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.266    design_1_i/encoder_1/U0/color_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.447%)  route 0.169ns (47.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/timing_0/U0/v_cnt_reg[1]/Q
                         net (fo=13, routed)          0.169    -0.213    design_1_i/timing_0/U0/v_pos[10][1]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  design_1_i/timing_0/U0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/timing_0/U0/v_cnt[7]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.251    -0.510    
                         clock uncertainty            0.125    -0.385    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.293    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  pix_clk_design_1_clk_wiz_0_1_1
  To Clock:  pix_clk_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[10]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.251ns (29.101%)  route 3.048ns (70.899%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.552     3.620    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X106Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[0]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[4]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 1.251ns (30.144%)  route 2.899ns (69.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 12.141 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.403     3.472    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.843    12.141    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[5]/C
                         clock pessimism              0.625    12.767    
                         clock uncertainty           -0.125    12.642    
    SLICE_X106Y122       FDRE (Setup_fdre_C_CE)      -0.205    12.437    design_1_i/timing_0/U0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[3]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.251ns (30.442%)  route 2.858ns (69.558%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 12.143 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.362     3.431    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.845    12.143    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
                         clock pessimism              0.625    12.769    
                         clock uncertainty           -0.125    12.644    
    SLICE_X107Y121       FDRE (Setup_fdre_C_CE)      -0.205    12.439    design_1_i/timing_0/U0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 design_1_i/timing_0/U0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (pix_clk_design_1_clk_wiz_0_1 rise@13.467ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.251ns (30.484%)  route 2.853ns (69.516%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 12.144 - 13.467 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         2.038    -0.678    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y122       FDRE                                         r  design_1_i/timing_0/U0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_fdre_C_Q)         0.478    -0.200 f  design_1_i/timing_0/U0/h_cnt_reg[4]/Q
                         net (fo=4, routed)           1.067     0.866    design_1_i/timing_0/U0/Q[4]
    SLICE_X110Y123       LUT4 (Prop_lut4_I3_O)        0.323     1.189 f  design_1_i/timing_0/U0/h_cnt[11]_i_4/O
                         net (fo=1, routed)           0.851     2.041    design_1_i/timing_0/U0/h_cnt[11]_i_4_n_0
    SLICE_X110Y123       LUT5 (Prop_lut5_I3_O)        0.326     2.367 f  design_1_i/timing_0/U0/h_cnt[11]_i_3/O
                         net (fo=12, routed)          0.578     2.945    design_1_i/timing_0/U0/h_cnt[11]_i_3_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I5_O)        0.124     3.069 r  design_1_i/timing_0/U0/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.357     3.425    design_1_i/timing_0/U0/v_cnt[10]_i_1_n_0
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                     13.467    13.467 r  
    H16                                               0.000    13.467 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.467    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.847 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.009    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     8.195 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.207    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.298 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.846    12.144    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
                         clock pessimism              0.625    12.770    
                         clock uncertainty           -0.125    12.645    
    SLICE_X106Y120       FDRE (Setup_fdre_C_CE)      -0.205    12.440    design_1_i/timing_0/U0/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  9.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y122       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[2]/Q
                         net (fo=6, routed)           0.110    -0.273    design_1_i/timing_0/U0/v_pos[10][2]
    SLICE_X107Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.228 r  design_1_i/timing_0/U0/v_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/timing_0/U0/v_sync0
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y122       FDRE                                         r  design_1_i/timing_0/U0/v_sync_reg/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.125    -0.386    
    SLICE_X107Y122       FDRE (Hold_fdre_C_D)         0.091    -0.295    design_1_i/timing_0/U0/v_sync_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/image_gen_0/U0/blue_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_2/U0/color_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.764%)  route 0.161ns (53.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/image_gen_0/U0/clk_in
    SLICE_X110Y124       FDRE                                         r  design_1_i/image_gen_0/U0/blue_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/image_gen_0/U0/blue_out_reg[7]/Q
                         net (fo=8, routed)           0.161    -0.224    design_1_i/encoder_2/U0/color[2]
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_2/U0/clk_in
    SLICE_X111Y126       FDRE                                         r  design_1_i/encoder_2/U0/color_in_reg[2]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.125    -0.365    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.070    -0.295    design_1_i/encoder_2/U0/color_in_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_0/U0/disparity_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.753%)  route 0.120ns (39.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/encoder_0/U0/clk_in
    SLICE_X110Y121       FDRE                                         r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/encoder_0/U0/ones_cnt_qm_reg[1]/Q
                         net (fo=12, routed)          0.120    -0.262    design_1_i/encoder_0/U0/ones_cnt_qm_reg_n_0_[1]
    SLICE_X111Y120       LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/encoder_0/U0/disparity[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/encoder_0/U0/disparity[1]_i_1_n_0
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.983    -0.757    design_1_i/encoder_0/U0/clk_in
    SLICE_X111Y120       FDRE                                         r  design_1_i/encoder_0/U0/disparity_reg[1]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.125    -0.383    
    SLICE_X111Y120       FDRE (Hold_fdre_C_D)         0.091    -0.292    design_1_i/encoder_0/U0/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.162    -0.223    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  design_1_i/encoder_1/U0/color_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/encoder_1/U0/color_out[4]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[4]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.121    -0.267    design_1_i/encoder_1/U0/color_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.163    -0.222    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y125       LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  design_1_i/encoder_1/U0/color_out[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    design_1_i/encoder_1/U0/color_out[1]_i_1_n_0
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.978    -0.762    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y125       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[1]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X112Y125       FDRE (Hold_fdre_C_D)         0.120    -0.268    design_1_i/encoder_1/U0/color_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.038%)  route 0.140ns (42.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.707    -0.524    design_1_i/timing_0/U0/clk_in
    SLICE_X107Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  design_1_i/timing_0/U0/v_cnt_reg[8]/Q
                         net (fo=10, routed)          0.140    -0.243    design_1_i/timing_0/U0/v_pos[10][8]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.198 r  design_1_i/timing_0/U0/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/timing_0/U0/v_cnt[9]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[9]/C
                         clock pessimism              0.250    -0.511    
                         clock uncertainty            0.125    -0.386    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.294    design_1_i/timing_0/U0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/image_gen_0/U0/h_sync_align_reg/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.648%)  route 0.136ns (45.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/timing_0/U0/clk_in
    SLICE_X108Y123       FDRE                                         r  design_1_i/timing_0/U0/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  design_1_i/timing_0/U0/h_sync_reg/Q
                         net (fo=1, routed)           0.136    -0.226    design_1_i/image_gen_0/U0/h_sync
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.976    -0.764    design_1_i/image_gen_0/U0/clk_in
    SLICE_X109Y123       FDRE                                         r  design_1_i/image_gen_0/U0/h_sync_align_reg/C
                         clock pessimism              0.251    -0.513    
                         clock uncertainty            0.125    -0.388    
    SLICE_X109Y123       FDRE (Hold_fdre_C_D)         0.057    -0.331    design_1_i/image_gen_0/U0/h_sync_align_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.191    -0.194    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  design_1_i/encoder_1/U0/color_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/encoder_1/U0/color_out[2]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[2]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.125    -0.387    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.120    -0.267    design_1_i/encoder_1/U0/color_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/encoder_1/U0/de_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/encoder_1/U0/color_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.791%)  route 0.195ns (51.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.705    -0.526    design_1_i/encoder_1/U0/clk_in
    SLICE_X113Y125       FDRE                                         r  design_1_i/encoder_1/U0/de_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/encoder_1/U0/de_reg_reg/Q
                         net (fo=10, routed)          0.195    -0.190    design_1_i/encoder_1/U0/de_reg
    SLICE_X112Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.145 r  design_1_i/encoder_1/U0/color_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/encoder_1/U0/color_out[5]_i_1_n_0
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/encoder_1/U0/clk_in
    SLICE_X112Y126       FDRE                                         r  design_1_i/encoder_1/U0/color_out_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.125    -0.387    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.266    design_1_i/encoder_1/U0/color_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/timing_0/U0/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            design_1_i/timing_0/U0/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pix_clk_design_1_clk_wiz_0_1  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             pix_clk_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk_design_1_clk_wiz_0_1 rise@0.000ns - pix_clk_design_1_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.447%)  route 0.169ns (47.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk_design_1_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.708    -0.523    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y120       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  design_1_i/timing_0/U0/v_cnt_reg[1]/Q
                         net (fo=13, routed)          0.169    -0.213    design_1_i/timing_0/U0/v_pos[10][1]
    SLICE_X106Y121       LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  design_1_i/timing_0/U0/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/timing_0/U0/v_cnt[7]_i_1_n_0
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/pix_clk_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.979    -0.761    design_1_i/timing_0/U0/clk_in
    SLICE_X106Y121       FDRE                                         r  design_1_i/timing_0/U0/v_cnt_reg[7]/C
                         clock pessimism              0.251    -0.510    
                         clock uncertainty            0.125    -0.385    
    SLICE_X106Y121       FDRE (Hold_fdre_C_D)         0.092    -0.293    design_1_i/timing_0/U0/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.125    





