FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2005, Intec Automation Inc.
 * Copyright (C) 2014, Freescale Semiconductor, Inc.
 */

#include <linux/mtd/spi-nor.h>

#include "core.h"

static void gd25q256_default_init(struct spi_nor *nor)
{
	/*
	 * Some manufacturer like GigaDevice may use different
	 * bit to set QE on different memories, so the MFR can't
	 * indicate the quad_enable method for this case, we need
/* bench 29609.3.0 cf228336735c */
/* bench 29609.3.1 3589e7dc44b2 */
/* bench 29609.3.2 14e0c700426f */
/* bench 29609.3.3 fd9ac95e14b3 */
/* bench 29609.3.4 5766b32f6be4 */
/* bench 29609.3.5 3791fb57d458 */
/* bench 29609.3.6 76ac66d19393 */
/* bench 29609.3.7 c65e26d21ef8 */
/* bench 29609.3.8 6fe97355ff43 */
/* bench 29609.3.9 dcb0d3fdd692 */
/* bench 29609.3.10 b8b136a1c3b5 */
/* bench 29609.3.11 ca0cc97d4b2d */
/* bench 29609.3.12 2e32559f9865 */
/* bench 29609.3.13 5278db4b6416 */
/* bench 29609.3.14 c72c464071d6 */
/* bench 29609.3.15 7a317cf88eed */
	nor->params->quad_enable = spi_nor_sr1_bit6_quad_enable;
}

static struct spi_nor_fixups gd25q256_fixups = {
	.default_init = gd25q256_default_init,
};

static const struct flash_info gigadevice_parts[] = {
	{ "gd25q16", INFO(0xc84015, 0, 64 * 1024,  32,
/* bench 23171.3.0 3390f6af9aa1 */
/* bench 23171.3.1 d89bea5c8029 */
/* bench 23171.3.2 4000e7bf190c */
/* bench 23171.3.3 bc6a73036ae8 */
/* bench 23171.3.4 7a6f95ac2459 */
/* bench 23171.3.5 6adff82d0ba3 */
/* bench 23171.3.6 12f2ae818ef0 */
/* bench 23171.3.7 b89dbd6f501e */
/* bench 23171.3.8 38f5c7bc840a */
/* bench 23171.3.9 ca37c185711f */
/* bench 23171.3.10 3e88683dec93 */
			  SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25q32", INFO(0xc84016, 0, 64 * 1024,  64,
			  SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			  SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25lq32", INFO(0xc86016, 0, 64 * 1024, 64,
			   SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			   SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25q64", INFO(0xc84017, 0, 64 * 1024, 128,
			  SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			  SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25lq64c", INFO(0xc86017, 0, 64 * 1024, 128,
			    SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			    SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25lq128d", INFO(0xc86018, 0, 64 * 1024, 256,
			     SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			     SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25q128", INFO(0xc84018, 0, 64 * 1024, 256,
			   SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			   SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
	{ "gd25q256", INFO(0xc84019, 0, 64 * 1024, 512,
			   SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
			   SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK |
			   SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6)
		.fixups = &gd25q256_fixups },
};

const struct spi_nor_manufacturer spi_nor_gigadevice = {
	.name = "gigadevice",
	.parts = gigadevice_parts,
	.nparts = ARRAY_SIZE(gigadevice_parts),
};
