Loading plugins phase: Elapsed time ==> 0s.243ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.105ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.474ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 module-centrifuge-psoc.v -verilog
======================================================================

======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 module-centrifuge-psoc.v -verilog
======================================================================

======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 -verilog module-centrifuge-psoc.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 10 11:26:32 2015


======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   vpp
Options  :    -yv2 -q10 module-centrifuge-psoc.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 10 11:26:32 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'module-centrifuge-psoc.ctl'.
module-centrifuge-psoc.v (line 638, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
module-centrifuge-psoc.v (line 3787, col 62):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 -verilog module-centrifuge-psoc.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 10 11:26:33 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\codegentemp\module-centrifuge-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\codegentemp\module-centrifuge-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  module-centrifuge-psoc.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 -verilog module-centrifuge-psoc.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 10 11:26:37 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\codegentemp\module-centrifuge-psoc.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\codegentemp\module-centrifuge-psoc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:SAR:Net_221\
	\ADC:SAR:Net_381\
	\ADC:bSAR_SEQ:sw_soc\
	\ADC:Net_3905\
	\ADC:Net_3867\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC:MODULE_1:g1:a0:xneq\
	\ADC:MODULE_1:g1:a0:xlt\
	\ADC:MODULE_1:g1:a0:xlte\
	\ADC:MODULE_1:g1:a0:xgt\
	\ADC:MODULE_1:g1:a0:xgte\
	\ADC:MODULE_1:lt\
	\ADC:MODULE_1:gt\
	\ADC:MODULE_1:gte\
	\ADC:MODULE_1:lte\
	\ADC:MODULE_1:neq\
	NU
	NV
	NW
	\Door_Motor_Speed:PWMUDB:km_run\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode2_2\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode2_1\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode2_0\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode1_2\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode1_1\
	\Door_Motor_Speed:PWMUDB:ctrl_cmpmode1_0\
	\Door_Motor_Speed:PWMUDB:capt_rising\
	\Door_Motor_Speed:PWMUDB:capt_falling\
	\Door_Motor_Speed:PWMUDB:trig_rise\
	\Door_Motor_Speed:PWMUDB:trig_fall\
	\Door_Motor_Speed:PWMUDB:sc_kill\
	\Door_Motor_Speed:PWMUDB:min_kill\
	\Door_Motor_Speed:PWMUDB:km_tc\
	\Door_Motor_Speed:PWMUDB:db_tc\
	\Door_Motor_Speed:PWMUDB:dith_sel\
	\Door_Motor_Speed:PWMUDB:compare2\
	\Door_Motor_Speed:Net_101\
	Net_21478
	Net_21479
	\Door_Motor_Speed:PWMUDB:cmp2\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_31\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_30\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_29\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_28\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_27\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_26\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_25\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_24\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_23\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_22\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_21\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_20\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_19\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_18\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_17\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_16\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_15\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_14\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_13\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_12\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_11\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_10\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_9\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_8\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_7\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_6\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_5\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_4\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_3\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_2\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_1\
	\Door_Motor_Speed:PWMUDB:MODULE_2:b_0\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_31\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_30\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_29\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_28\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_27\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_26\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_25\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_24\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_31\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_30\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_29\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_28\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_27\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_26\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_25\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_24\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_23\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_22\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_21\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_20\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_19\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_18\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_17\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_16\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_15\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_14\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_13\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_12\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_11\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_10\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_9\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_8\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_7\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_6\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_5\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_4\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_3\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_2\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_1\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:b_0\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_31\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_30\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_29\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_28\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_27\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_26\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_25\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_24\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_23\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_22\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_21\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_20\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_19\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_18\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_17\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_16\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_15\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_14\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_13\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_12\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_11\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_10\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_9\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_8\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_7\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_6\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_5\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_4\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_3\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_2\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_21480
	Net_21477
	\Door_Motor_Speed:Net_113\
	\Door_Motor_Speed:Net_107\
	\Door_Motor_Speed:Net_114\
	Net_17155
	Net_17156
	Net_17157
	Net_17158
	Net_17159
	Net_17160
	Net_17162
	Net_14415
	Net_14416
	Net_14417
	Net_14418
	Net_14419
	Net_14420
	Net_14421
	Net_18415
	Net_18414
	\Door_Step_Dist:Net_49\
	\Door_Step_Dist:Net_82\
	\Door_Step_Dist:Net_95\
	\Door_Step_Dist:Net_91\
	\Door_Step_Dist:Net_102\
	\Door_Step_Dist:CounterUDB:ctrl_cmod_2\
	\Door_Step_Dist:CounterUDB:ctrl_cmod_1\
	\Door_Step_Dist:CounterUDB:ctrl_cmod_0\
	\Door_Step_Dist:CounterUDB:reload_tc\
	Net_13681
	\CAN_1:Net_30\
	Net_14331
	\PositionCounter:Net_49\
	\PositionCounter:Net_82\
	\PositionCounter:Net_95\
	\PositionCounter:Net_91\
	\PositionCounter:Net_102\
	\PositionCounter:CounterUDB:ctrl_cmod_2\
	\PositionCounter:CounterUDB:ctrl_cmod_1\
	\PositionCounter:CounterUDB:ctrl_cmod_0\
	Net_14332
	\PositionCounter:CounterUDB:reload_tc\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_16550
	Net_16551
	\PWM:PWMUDB:MODULE_3:b_31\
	\PWM:PWMUDB:MODULE_3:b_30\
	\PWM:PWMUDB:MODULE_3:b_29\
	\PWM:PWMUDB:MODULE_3:b_28\
	\PWM:PWMUDB:MODULE_3:b_27\
	\PWM:PWMUDB:MODULE_3:b_26\
	\PWM:PWMUDB:MODULE_3:b_25\
	\PWM:PWMUDB:MODULE_3:b_24\
	\PWM:PWMUDB:MODULE_3:b_23\
	\PWM:PWMUDB:MODULE_3:b_22\
	\PWM:PWMUDB:MODULE_3:b_21\
	\PWM:PWMUDB:MODULE_3:b_20\
	\PWM:PWMUDB:MODULE_3:b_19\
	\PWM:PWMUDB:MODULE_3:b_18\
	\PWM:PWMUDB:MODULE_3:b_17\
	\PWM:PWMUDB:MODULE_3:b_16\
	\PWM:PWMUDB:MODULE_3:b_15\
	\PWM:PWMUDB:MODULE_3:b_14\
	\PWM:PWMUDB:MODULE_3:b_13\
	\PWM:PWMUDB:MODULE_3:b_12\
	\PWM:PWMUDB:MODULE_3:b_11\
	\PWM:PWMUDB:MODULE_3:b_10\
	\PWM:PWMUDB:MODULE_3:b_9\
	\PWM:PWMUDB:MODULE_3:b_8\
	\PWM:PWMUDB:MODULE_3:b_7\
	\PWM:PWMUDB:MODULE_3:b_6\
	\PWM:PWMUDB:MODULE_3:b_5\
	\PWM:PWMUDB:MODULE_3:b_4\
	\PWM:PWMUDB:MODULE_3:b_3\
	\PWM:PWMUDB:MODULE_3:b_2\
	\PWM:PWMUDB:MODULE_3:b_1\
	\PWM:PWMUDB:MODULE_3:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_16552
	Net_16549
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\
	\Counter_1:MODULE_4:b_31\
	\Counter_1:MODULE_4:b_30\
	\Counter_1:MODULE_4:b_29\
	\Counter_1:MODULE_4:b_28\
	\Counter_1:MODULE_4:b_27\
	\Counter_1:MODULE_4:b_26\
	\Counter_1:MODULE_4:b_25\
	\Counter_1:MODULE_4:b_24\
	\Counter_1:MODULE_4:b_23\
	\Counter_1:MODULE_4:b_22\
	\Counter_1:MODULE_4:b_21\
	\Counter_1:MODULE_4:b_20\
	\Counter_1:MODULE_4:b_19\
	\Counter_1:MODULE_4:b_18\
	\Counter_1:MODULE_4:b_17\
	\Counter_1:MODULE_4:b_16\
	\Counter_1:MODULE_4:b_15\
	\Counter_1:MODULE_4:b_14\
	\Counter_1:MODULE_4:b_13\
	\Counter_1:MODULE_4:b_12\
	\Counter_1:MODULE_4:b_11\
	\Counter_1:MODULE_4:b_10\
	\Counter_1:MODULE_4:b_9\
	\Counter_1:MODULE_4:b_8\
	\Counter_1:MODULE_4:b_7\
	\Counter_1:MODULE_4:b_6\
	\Counter_1:MODULE_4:b_5\
	\Counter_1:MODULE_4:b_4\
	\Counter_1:MODULE_4:b_3\
	\Counter_1:MODULE_4:b_2\
	\Counter_1:MODULE_4:b_1\
	\Counter_1:MODULE_4:b_0\
	\Counter_1:MODULE_4:g2:a0:a_31\
	\Counter_1:MODULE_4:g2:a0:a_30\
	\Counter_1:MODULE_4:g2:a0:a_29\
	\Counter_1:MODULE_4:g2:a0:a_28\
	\Counter_1:MODULE_4:g2:a0:a_27\
	\Counter_1:MODULE_4:g2:a0:a_26\
	\Counter_1:MODULE_4:g2:a0:a_25\
	\Counter_1:MODULE_4:g2:a0:a_24\
	\Counter_1:MODULE_4:g2:a0:b_31\
	\Counter_1:MODULE_4:g2:a0:b_30\
	\Counter_1:MODULE_4:g2:a0:b_29\
	\Counter_1:MODULE_4:g2:a0:b_28\
	\Counter_1:MODULE_4:g2:a0:b_27\
	\Counter_1:MODULE_4:g2:a0:b_26\
	\Counter_1:MODULE_4:g2:a0:b_25\
	\Counter_1:MODULE_4:g2:a0:b_24\
	\Counter_1:MODULE_4:g2:a0:b_23\
	\Counter_1:MODULE_4:g2:a0:b_22\
	\Counter_1:MODULE_4:g2:a0:b_21\
	\Counter_1:MODULE_4:g2:a0:b_20\
	\Counter_1:MODULE_4:g2:a0:b_19\
	\Counter_1:MODULE_4:g2:a0:b_18\
	\Counter_1:MODULE_4:g2:a0:b_17\
	\Counter_1:MODULE_4:g2:a0:b_16\
	\Counter_1:MODULE_4:g2:a0:b_15\
	\Counter_1:MODULE_4:g2:a0:b_14\
	\Counter_1:MODULE_4:g2:a0:b_13\
	\Counter_1:MODULE_4:g2:a0:b_12\
	\Counter_1:MODULE_4:g2:a0:b_11\
	\Counter_1:MODULE_4:g2:a0:b_10\
	\Counter_1:MODULE_4:g2:a0:b_9\
	\Counter_1:MODULE_4:g2:a0:b_8\
	\Counter_1:MODULE_4:g2:a0:b_7\
	\Counter_1:MODULE_4:g2:a0:b_6\
	\Counter_1:MODULE_4:g2:a0:b_5\
	\Counter_1:MODULE_4:g2:a0:b_4\
	\Counter_1:MODULE_4:g2:a0:b_3\
	\Counter_1:MODULE_4:g2:a0:b_2\
	\Counter_1:MODULE_4:g2:a0:b_1\
	\Counter_1:MODULE_4:g2:a0:b_0\
	\Counter_1:MODULE_4:g2:a0:s_31\
	\Counter_1:MODULE_4:g2:a0:s_30\
	\Counter_1:MODULE_4:g2:a0:s_29\
	\Counter_1:MODULE_4:g2:a0:s_28\
	\Counter_1:MODULE_4:g2:a0:s_27\
	\Counter_1:MODULE_4:g2:a0:s_26\
	\Counter_1:MODULE_4:g2:a0:s_25\
	\Counter_1:MODULE_4:g2:a0:s_24\
	\Counter_1:MODULE_4:g2:a0:s_23\
	\Counter_1:MODULE_4:g2:a0:s_22\
	\Counter_1:MODULE_4:g2:a0:s_21\
	\Counter_1:MODULE_4:g2:a0:s_20\
	\Counter_1:MODULE_4:g2:a0:s_19\
	\Counter_1:MODULE_4:g2:a0:s_18\
	\Counter_1:MODULE_4:g2:a0:s_17\
	\Counter_1:MODULE_4:g2:a0:s_16\
	\Counter_1:MODULE_4:g2:a0:s_15\
	\Counter_1:MODULE_4:g2:a0:s_14\
	\Counter_1:MODULE_4:g2:a0:s_13\
	\Counter_1:MODULE_4:g2:a0:s_12\
	\Counter_1:MODULE_4:g2:a0:s_11\
	\Counter_1:MODULE_4:g2:a0:s_10\
	\Counter_1:MODULE_4:g2:a0:s_9\
	\Counter_1:MODULE_4:g2:a0:s_8\
	\Counter_1:MODULE_4:g2:a0:s_7\
	\Counter_1:MODULE_4:g2:a0:s_6\
	\Counter_1:MODULE_4:g2:a0:s_5\
	\Counter_1:MODULE_4:g2:a0:s_4\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_1:MODULE_5:b_31\
	\FreqDiv_1:MODULE_5:b_30\
	\FreqDiv_1:MODULE_5:b_29\
	\FreqDiv_1:MODULE_5:b_28\
	\FreqDiv_1:MODULE_5:b_27\
	\FreqDiv_1:MODULE_5:b_26\
	\FreqDiv_1:MODULE_5:b_25\
	\FreqDiv_1:MODULE_5:b_24\
	\FreqDiv_1:MODULE_5:b_23\
	\FreqDiv_1:MODULE_5:b_22\
	\FreqDiv_1:MODULE_5:b_21\
	\FreqDiv_1:MODULE_5:b_20\
	\FreqDiv_1:MODULE_5:b_19\
	\FreqDiv_1:MODULE_5:b_18\
	\FreqDiv_1:MODULE_5:b_17\
	\FreqDiv_1:MODULE_5:b_16\
	\FreqDiv_1:MODULE_5:b_15\
	\FreqDiv_1:MODULE_5:b_14\
	\FreqDiv_1:MODULE_5:b_13\
	\FreqDiv_1:MODULE_5:b_12\
	\FreqDiv_1:MODULE_5:b_11\
	\FreqDiv_1:MODULE_5:b_10\
	\FreqDiv_1:MODULE_5:b_9\
	\FreqDiv_1:MODULE_5:b_8\
	\FreqDiv_1:MODULE_5:b_7\
	\FreqDiv_1:MODULE_5:b_6\
	\FreqDiv_1:MODULE_5:b_5\
	\FreqDiv_1:MODULE_5:b_4\
	\FreqDiv_1:MODULE_5:b_3\
	\FreqDiv_1:MODULE_5:b_2\
	\FreqDiv_1:MODULE_5:b_1\
	\FreqDiv_1:MODULE_5:b_0\
	\FreqDiv_1:MODULE_5:g2:a0:a_31\
	\FreqDiv_1:MODULE_5:g2:a0:a_30\
	\FreqDiv_1:MODULE_5:g2:a0:a_29\
	\FreqDiv_1:MODULE_5:g2:a0:a_28\
	\FreqDiv_1:MODULE_5:g2:a0:a_27\
	\FreqDiv_1:MODULE_5:g2:a0:a_26\
	\FreqDiv_1:MODULE_5:g2:a0:a_25\
	\FreqDiv_1:MODULE_5:g2:a0:a_24\
	\FreqDiv_1:MODULE_5:g2:a0:b_31\
	\FreqDiv_1:MODULE_5:g2:a0:b_30\
	\FreqDiv_1:MODULE_5:g2:a0:b_29\
	\FreqDiv_1:MODULE_5:g2:a0:b_28\
	\FreqDiv_1:MODULE_5:g2:a0:b_27\
	\FreqDiv_1:MODULE_5:g2:a0:b_26\
	\FreqDiv_1:MODULE_5:g2:a0:b_25\
	\FreqDiv_1:MODULE_5:g2:a0:b_24\
	\FreqDiv_1:MODULE_5:g2:a0:b_23\
	\FreqDiv_1:MODULE_5:g2:a0:b_22\
	\FreqDiv_1:MODULE_5:g2:a0:b_21\
	\FreqDiv_1:MODULE_5:g2:a0:b_20\
	\FreqDiv_1:MODULE_5:g2:a0:b_19\
	\FreqDiv_1:MODULE_5:g2:a0:b_18\
	\FreqDiv_1:MODULE_5:g2:a0:b_17\
	\FreqDiv_1:MODULE_5:g2:a0:b_16\
	\FreqDiv_1:MODULE_5:g2:a0:b_15\
	\FreqDiv_1:MODULE_5:g2:a0:b_14\
	\FreqDiv_1:MODULE_5:g2:a0:b_13\
	\FreqDiv_1:MODULE_5:g2:a0:b_12\
	\FreqDiv_1:MODULE_5:g2:a0:b_11\
	\FreqDiv_1:MODULE_5:g2:a0:b_10\
	\FreqDiv_1:MODULE_5:g2:a0:b_9\
	\FreqDiv_1:MODULE_5:g2:a0:b_8\
	\FreqDiv_1:MODULE_5:g2:a0:b_7\
	\FreqDiv_1:MODULE_5:g2:a0:b_6\
	\FreqDiv_1:MODULE_5:g2:a0:b_5\
	\FreqDiv_1:MODULE_5:g2:a0:b_4\
	\FreqDiv_1:MODULE_5:g2:a0:b_3\
	\FreqDiv_1:MODULE_5:g2:a0:b_2\
	\FreqDiv_1:MODULE_5:g2:a0:b_1\
	\FreqDiv_1:MODULE_5:g2:a0:b_0\
	\FreqDiv_1:MODULE_5:g2:a0:s_31\
	\FreqDiv_1:MODULE_5:g2:a0:s_30\
	\FreqDiv_1:MODULE_5:g2:a0:s_29\
	\FreqDiv_1:MODULE_5:g2:a0:s_28\
	\FreqDiv_1:MODULE_5:g2:a0:s_27\
	\FreqDiv_1:MODULE_5:g2:a0:s_26\
	\FreqDiv_1:MODULE_5:g2:a0:s_25\
	\FreqDiv_1:MODULE_5:g2:a0:s_24\
	\FreqDiv_1:MODULE_5:g2:a0:s_23\
	\FreqDiv_1:MODULE_5:g2:a0:s_22\
	\FreqDiv_1:MODULE_5:g2:a0:s_21\
	\FreqDiv_1:MODULE_5:g2:a0:s_20\
	\FreqDiv_1:MODULE_5:g2:a0:s_19\
	\FreqDiv_1:MODULE_5:g2:a0:s_18\
	\FreqDiv_1:MODULE_5:g2:a0:s_17\
	\FreqDiv_1:MODULE_5:g2:a0:s_16\
	\FreqDiv_1:MODULE_5:g2:a0:s_15\
	\FreqDiv_1:MODULE_5:g2:a0:s_14\
	\FreqDiv_1:MODULE_5:g2:a0:s_13\
	\FreqDiv_1:MODULE_5:g2:a0:s_12\
	\FreqDiv_1:MODULE_5:g2:a0:s_11\
	\FreqDiv_1:MODULE_5:g2:a0:s_10\
	\FreqDiv_1:MODULE_5:g2:a0:s_9\
	\FreqDiv_1:MODULE_5:g2:a0:s_8\
	\FreqDiv_1:MODULE_5:g2:a0:s_7\
	\FreqDiv_1:MODULE_5:g2:a0:s_6\
	\FreqDiv_1:MODULE_5:g2:a0:s_5\
	\FreqDiv_1:MODULE_5:g2:a0:s_4\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	OUT2
	OUT3
	OUT4
	OUT5
	OUT1
	OUT0
	Net_16695
	Net_16696
	Net_16697
	Net_16698
	Net_16699
	Net_16700
	Net_16701
	Net_16781
	Net_16782
	Net_16772
	Net_16773
	Net_16774
	Net_16775
	Net_16776
	Net_16777
	Net_16778
	\MODULE_6:g1:a0:gx:u0:albi_2\
	\MODULE_6:g1:a0:gx:u0:agbi_2\
	\MODULE_6:g1:a0:gx:u0:lt_3\
	\MODULE_6:g1:a0:gx:u0:gt_3\
	\MODULE_6:g1:a0:gx:u0:lti_1\
	\MODULE_6:g1:a0:gx:u0:gti_1\
	\MODULE_6:g1:a0:gx:u0:albi_1\
	\MODULE_6:g1:a0:gx:u0:agbi_1\
	\MODULE_6:g1:a0:gx:u0:albi_0\
	\MODULE_6:g1:a0:gx:u0:agbi_0\
	\MODULE_6:g1:a0:xneq\
	\MODULE_6:g1:a0:xlt\
	\MODULE_6:g1:a0:xlte\
	\MODULE_6:g1:a0:xgt\
	\MODULE_6:g1:a0:xgte\
	\MODULE_6:lt\
	\MODULE_6:gt\
	\MODULE_6:gte\
	\MODULE_6:lte\
	\MODULE_6:neq\

    Synthesized names
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Counter_1:add_vi_vv_MODGEN_4_31\
	\Counter_1:add_vi_vv_MODGEN_4_30\
	\Counter_1:add_vi_vv_MODGEN_4_29\
	\Counter_1:add_vi_vv_MODGEN_4_28\
	\Counter_1:add_vi_vv_MODGEN_4_27\
	\Counter_1:add_vi_vv_MODGEN_4_26\
	\Counter_1:add_vi_vv_MODGEN_4_25\
	\Counter_1:add_vi_vv_MODGEN_4_24\
	\Counter_1:add_vi_vv_MODGEN_4_23\
	\Counter_1:add_vi_vv_MODGEN_4_22\
	\Counter_1:add_vi_vv_MODGEN_4_21\
	\Counter_1:add_vi_vv_MODGEN_4_20\
	\Counter_1:add_vi_vv_MODGEN_4_19\
	\Counter_1:add_vi_vv_MODGEN_4_18\
	\Counter_1:add_vi_vv_MODGEN_4_17\
	\Counter_1:add_vi_vv_MODGEN_4_16\
	\Counter_1:add_vi_vv_MODGEN_4_15\
	\Counter_1:add_vi_vv_MODGEN_4_14\
	\Counter_1:add_vi_vv_MODGEN_4_13\
	\Counter_1:add_vi_vv_MODGEN_4_12\
	\Counter_1:add_vi_vv_MODGEN_4_11\
	\Counter_1:add_vi_vv_MODGEN_4_10\
	\Counter_1:add_vi_vv_MODGEN_4_9\
	\Counter_1:add_vi_vv_MODGEN_4_8\
	\Counter_1:add_vi_vv_MODGEN_4_7\
	\Counter_1:add_vi_vv_MODGEN_4_6\
	\Counter_1:add_vi_vv_MODGEN_4_5\
	\Counter_1:add_vi_vv_MODGEN_4_4\
	\FreqDiv_1:add_vi_vv_MODGEN_6_31\
	\FreqDiv_1:add_vi_vv_MODGEN_6_30\
	\FreqDiv_1:add_vi_vv_MODGEN_6_29\
	\FreqDiv_1:add_vi_vv_MODGEN_6_28\
	\FreqDiv_1:add_vi_vv_MODGEN_6_27\
	\FreqDiv_1:add_vi_vv_MODGEN_6_26\
	\FreqDiv_1:add_vi_vv_MODGEN_6_25\
	\FreqDiv_1:add_vi_vv_MODGEN_6_24\
	\FreqDiv_1:add_vi_vv_MODGEN_6_23\
	\FreqDiv_1:add_vi_vv_MODGEN_6_22\
	\FreqDiv_1:add_vi_vv_MODGEN_6_21\
	\FreqDiv_1:add_vi_vv_MODGEN_6_20\
	\FreqDiv_1:add_vi_vv_MODGEN_6_19\
	\FreqDiv_1:add_vi_vv_MODGEN_6_18\
	\FreqDiv_1:add_vi_vv_MODGEN_6_17\
	\FreqDiv_1:add_vi_vv_MODGEN_6_16\
	\FreqDiv_1:add_vi_vv_MODGEN_6_15\
	\FreqDiv_1:add_vi_vv_MODGEN_6_14\
	\FreqDiv_1:add_vi_vv_MODGEN_6_13\
	\FreqDiv_1:add_vi_vv_MODGEN_6_12\
	\FreqDiv_1:add_vi_vv_MODGEN_6_11\
	\FreqDiv_1:add_vi_vv_MODGEN_6_10\
	\FreqDiv_1:add_vi_vv_MODGEN_6_9\
	\FreqDiv_1:add_vi_vv_MODGEN_6_8\
	\FreqDiv_1:add_vi_vv_MODGEN_6_7\
	\FreqDiv_1:add_vi_vv_MODGEN_6_6\
	\FreqDiv_1:add_vi_vv_MODGEN_6_5\
	\FreqDiv_1:add_vi_vv_MODGEN_6_4\

Deleted 587 User equations/components.
Deleted 116 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__RotarySensor_W_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__RotarySensor_U_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \ADC:AMuxHw_2_Decoder_enable\ to tmpOE__RotarySensor_V_net_0
Aliasing \ADC:SAR:vp_ctl_0\ to zero
Aliasing \ADC:SAR:vp_ctl_2\ to zero
Aliasing \ADC:SAR:vn_ctl_1\ to zero
Aliasing \ADC:SAR:vn_ctl_3\ to zero
Aliasing \ADC:SAR:vp_ctl_1\ to zero
Aliasing \ADC:SAR:vp_ctl_3\ to zero
Aliasing \ADC:SAR:vn_ctl_0\ to zero
Aliasing \ADC:SAR:vn_ctl_2\ to zero
Aliasing \ADC:bSAR_SEQ:status_7\ to zero
Aliasing \ADC:bSAR_SEQ:status_6\ to zero
Aliasing \ADC:bSAR_SEQ:status_5\ to zero
Aliasing \ADC:bSAR_SEQ:status_4\ to zero
Aliasing \ADC:bSAR_SEQ:status_3\ to zero
Aliasing \ADC:bSAR_SEQ:status_2\ to zero
Aliasing \ADC:bSAR_SEQ:status_1\ to zero
Aliasing Net_16575 to \ADC:bSAR_SEQ:status_0\
Aliasing \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Current_HB1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Motor_Speed:PWMUDB:hwCapture\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:trig_out\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Motor_Speed:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:final_kill\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Motor_Speed:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:cs_addr_0\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:pwm1_i\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:pwm2_i\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_GO:rst\ to zero
Aliasing Net_13598 to zero
Aliasing tmpOE__Current_HB3_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Current_HB2_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Zacc_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Yacc_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Xacc_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__RotarySensor_SSI_DIO_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__RotarySensor_SSI_CLK_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__RotarySensor_Ncc_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \StartStop:clk\ to zero
Aliasing \StartStop:rst\ to zero
Aliasing tmpOE__Door_Bumper_Port_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Door_Step_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Step_Dist:Net_89\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Step_Dist:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Door_Step_Dist:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Door_Step_Dist:CounterUDB:capt_rising\ to zero
Aliasing tmpOE__CAN_BY_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \PositionCounter:Net_89\ to tmpOE__RotarySensor_V_net_0
Aliasing \PositionCounter:CounterUDB:ctrl_capmode_1\ to tmpOE__RotarySensor_V_net_0
Aliasing \PositionCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \PositionCounter:CounterUDB:status_4\ to \PositionCounter:CounterUDB:reload\
Aliasing Net_14237 to zero
Aliasing tmpOE__Rotary_PWM_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB1_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB2_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB3_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB1_En_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB2_En_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__HB3_En_1_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__RotarySensor_V_net_0
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__RotarySensor_V_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:status_6\ to zero
Aliasing \PWM:PWMUDB:status_4\ to zero
Aliasing \PWM:PWMUDB:cmp2\ to zero
Aliasing \PWM:PWMUDB:cmp1_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cmp2_status_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RotarySensor_V_net_0
Aliasing Net_12661 to tmpOE__RotarySensor_V_net_0
Aliasing \Counter_1:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RotarySensor_V_net_0
Aliasing Net_12663_3 to zero
Aliasing Net_12663_2 to tmpOE__RotarySensor_V_net_0
Aliasing Net_12663_1 to zero
Aliasing Net_12663_0 to tmpOE__RotarySensor_V_net_0
Aliasing Net_15151 to zero
Aliasing Net_15149 to tmpOE__RotarySensor_V_net_0
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_23\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_22\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_21\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_20\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_19\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_18\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_17\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_16\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_15\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_14\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_13\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_12\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_11\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_10\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_9\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_8\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_7\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_6\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_5\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:a_4\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RotarySensor_V_net_0
Aliasing \SSI_Enable:clk\ to zero
Aliasing \SSI_Enable:rst\ to zero
Aliasing \PhaseControl:clk\ to zero
Aliasing \PhaseControl:rst\ to zero
Aliasing \ControlMode:clk\ to zero
Aliasing \ControlMode:rst\ to zero
Aliasing \Door_Power:Net_83\ to zero
Aliasing \Door_Power:Net_81\ to zero
Aliasing \Door_Power:Net_82\ to zero
Aliasing tmpOE__Door_StepSizeA_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Door_StepSizeB_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Door_Direction_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Door_Enable_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing tmpOE__Door_CurrentRef_net_0 to tmpOE__RotarySensor_V_net_0
Aliasing MODIN8_3 to \Counter_1:MODIN5_3\
Aliasing MODIN8_2 to \Counter_1:MODIN5_2\
Aliasing MODIN8_1 to \Counter_1:MODIN5_1\
Aliasing MODIN8_0 to \Counter_1:MODIN5_0\
Aliasing \MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__RotarySensor_V_net_0
Aliasing \ADC:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC:MODIN1_5\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC:MODIN1_4\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC:MODIN1_3\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC:MODIN1_2\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC:MODIN1_1\
Aliasing \ADC:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC:MODIN1_0\
Aliasing \ADC:bSAR_SEQ:state_2\\D\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:min_kill_reg\\D\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Motor_Speed:PWMUDB:prevCapture\\D\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:trig_last\\D\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RotarySensor_V_net_0
Aliasing \Door_Step_Dist:CounterUDB:prevCapture\\D\ to zero
Aliasing \Door_Step_Dist:CounterUDB:cmp_out_reg_i\\D\ to \Door_Step_Dist:CounterUDB:prevCompare\\D\
Aliasing \PositionCounter:CounterUDB:cmp_out_reg_i\\D\ to \PositionCounter:CounterUDB:prevCompare\\D\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__RotarySensor_V_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RotarySensor_V_net_0
Aliasing \PWM:PWMUDB:prevCompare1\\D\ to \PWM:PWMUDB:pwm_temp\
Aliasing \PWM:PWMUDB:tc_i_reg\\D\ to \PWM:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__RotarySensor_W_net_0[9] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__RotarySensor_U_net_0[15] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_enable\[20] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \ADC:cmp_vv_vv_MODGEN_1\[22] = \ADC:MODULE_1:g1:a0:xeq\[364]
Removing Lhs of wire \ADC:clock\[23] = Net_16620[264]
Removing Rhs of wire \ADC:ch_addr_5\[25] = \ADC:bSAR_SEQ:count_5\[224]
Removing Rhs of wire \ADC:ch_addr_4\[27] = \ADC:bSAR_SEQ:count_4\[225]
Removing Rhs of wire \ADC:ch_addr_3\[29] = \ADC:bSAR_SEQ:count_3\[226]
Removing Rhs of wire \ADC:ch_addr_2\[31] = \ADC:bSAR_SEQ:count_2\[227]
Removing Rhs of wire \ADC:ch_addr_1\[33] = \ADC:bSAR_SEQ:count_1\[228]
Removing Rhs of wire \ADC:ch_addr_0\[35] = \ADC:bSAR_SEQ:count_0\[229]
Removing Lhs of wire \ADC:SAR:vp_ctl_0\[169] = zero[2]
Removing Lhs of wire \ADC:SAR:vp_ctl_2\[170] = zero[2]
Removing Lhs of wire \ADC:SAR:vn_ctl_1\[171] = zero[2]
Removing Lhs of wire \ADC:SAR:vn_ctl_3\[172] = zero[2]
Removing Lhs of wire \ADC:SAR:vp_ctl_1\[173] = zero[2]
Removing Lhs of wire \ADC:SAR:vp_ctl_3\[174] = zero[2]
Removing Lhs of wire \ADC:SAR:vn_ctl_0\[175] = zero[2]
Removing Lhs of wire \ADC:SAR:vn_ctl_2\[176] = zero[2]
Removing Lhs of wire \ADC:SAR:Net_188\[177] = Net_16620[264]
Removing Rhs of wire \ADC:soc_out\[183] = \ADC:bSAR_SEQ:state_0\[248]
Removing Rhs of wire \ADC:bSAR_SEQ:enable\[214] = \ADC:bSAR_SEQ:control_0\[215]
Removing Rhs of wire \ADC:bSAR_SEQ:load_period\[216] = \ADC:bSAR_SEQ:control_1\[217]
Removing Lhs of wire \ADC:bSAR_SEQ:status_7\[230] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_6\[231] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_5\[232] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_4\[233] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_3\[234] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_2\[235] = zero[2]
Removing Lhs of wire \ADC:bSAR_SEQ:status_1\[236] = zero[2]
Removing Rhs of wire \ADC:bSAR_SEQ:status_0\[237] = \ADC:bSAR_SEQ:nrq_edge_detect_reg\[238]
Removing Rhs of wire Net_16575[245] = \ADC:bSAR_SEQ:status_0\[237]
Removing Rhs of wire \ADC:bSAR_SEQ:soc_in\[246] = \ADC:bSAR_SEQ:soc_edge_detect_reg\[247]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_5\[275] = \ADC:MODIN1_5\[276]
Removing Lhs of wire \ADC:MODIN1_5\[276] = \ADC:ch_addr_5\[25]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_4\[277] = \ADC:MODIN1_4\[278]
Removing Lhs of wire \ADC:MODIN1_4\[278] = \ADC:ch_addr_4\[27]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_3\[279] = \ADC:MODIN1_3\[280]
Removing Lhs of wire \ADC:MODIN1_3\[280] = \ADC:ch_addr_3\[29]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_2\[281] = \ADC:MODIN1_2\[282]
Removing Lhs of wire \ADC:MODIN1_2\[282] = \ADC:ch_addr_2\[31]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_1\[283] = \ADC:MODIN1_1\[284]
Removing Lhs of wire \ADC:MODIN1_1\[284] = \ADC:ch_addr_1\[33]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newa_0\[285] = \ADC:MODIN1_0\[286]
Removing Lhs of wire \ADC:MODIN1_0\[286] = \ADC:ch_addr_0\[35]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_5\[287] = \ADC:MODIN2_5\[288]
Removing Lhs of wire \ADC:MODIN2_5\[288] = \ADC:AMuxHw_2_Decoder_old_id_5\[24]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_4\[289] = \ADC:MODIN2_4\[290]
Removing Lhs of wire \ADC:MODIN2_4\[290] = \ADC:AMuxHw_2_Decoder_old_id_4\[26]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_3\[291] = \ADC:MODIN2_3\[292]
Removing Lhs of wire \ADC:MODIN2_3\[292] = \ADC:AMuxHw_2_Decoder_old_id_3\[28]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_2\[293] = \ADC:MODIN2_2\[294]
Removing Lhs of wire \ADC:MODIN2_2\[294] = \ADC:AMuxHw_2_Decoder_old_id_2\[30]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_1\[295] = \ADC:MODIN2_1\[296]
Removing Lhs of wire \ADC:MODIN2_1\[296] = \ADC:AMuxHw_2_Decoder_old_id_1\[32]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:newb_0\[297] = \ADC:MODIN2_0\[298]
Removing Lhs of wire \ADC:MODIN2_0\[298] = \ADC:AMuxHw_2_Decoder_old_id_0\[34]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_5\[299] = \ADC:ch_addr_5\[25]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_4\[300] = \ADC:ch_addr_4\[27]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_3\[301] = \ADC:ch_addr_3\[29]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_2\[302] = \ADC:ch_addr_2\[31]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_1\[303] = \ADC:ch_addr_1\[33]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:dataa_0\[304] = \ADC:ch_addr_0\[35]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_5\[305] = \ADC:AMuxHw_2_Decoder_old_id_5\[24]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_4\[306] = \ADC:AMuxHw_2_Decoder_old_id_4\[26]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_3\[307] = \ADC:AMuxHw_2_Decoder_old_id_3\[28]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_2\[308] = \ADC:AMuxHw_2_Decoder_old_id_2\[30]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_1\[309] = \ADC:AMuxHw_2_Decoder_old_id_1\[32]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:datab_0\[310] = \ADC:AMuxHw_2_Decoder_old_id_0\[34]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_5\[311] = \ADC:ch_addr_5\[25]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_4\[312] = \ADC:ch_addr_4\[27]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_3\[313] = \ADC:ch_addr_3\[29]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_2\[314] = \ADC:ch_addr_2\[31]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_1\[315] = \ADC:ch_addr_1\[33]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:a_0\[316] = \ADC:ch_addr_0\[35]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_5\[317] = \ADC:AMuxHw_2_Decoder_old_id_5\[24]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_4\[318] = \ADC:AMuxHw_2_Decoder_old_id_4\[26]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_3\[319] = \ADC:AMuxHw_2_Decoder_old_id_3\[28]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_2\[320] = \ADC:AMuxHw_2_Decoder_old_id_2\[30]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_1\[321] = \ADC:AMuxHw_2_Decoder_old_id_1\[32]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:b_0\[322] = \ADC:AMuxHw_2_Decoder_old_id_0\[34]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:aeqb_0\[329] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eq_0\[330] = \ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\[328]
Removing Lhs of wire \ADC:MODULE_1:g1:a0:gx:u0:eqi_0\[336] = \ADC:MODULE_1:g1:a0:gx:u0:eq_5\[335]
Removing Rhs of wire \ADC:MODULE_1:g1:a0:xeq\[364] = \ADC:MODULE_1:g1:a0:gx:u0:aeqb_1\[337]
Removing Lhs of wire tmpOE__Current_HB1_net_0[378] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[384] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:ctrl_enable\[404] = \Door_Motor_Speed:PWMUDB:control_7\[396]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:hwCapture\[414] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:hwEnable\[415] = \Door_Motor_Speed:PWMUDB:control_7\[396]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:trig_out\[419] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:runmode_enable\\R\[421] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:runmode_enable\\S\[422] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:final_enable\[423] = \Door_Motor_Speed:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\R\[427] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\S\[428] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:min_kill_reg\\R\[429] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:min_kill_reg\\S\[430] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:final_kill\[433] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_1\[437] = \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\[703]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:add_vi_vv_MODGEN_2_0\[439] = \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\[704]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:dith_count_1\\R\[440] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:dith_count_1\\S\[441] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:dith_count_0\\R\[442] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:dith_count_0\\S\[443] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:cs_addr_2\[445] = \Door_Motor_Speed:PWMUDB:tc_i\[425]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:cs_addr_1\[446] = \Door_Motor_Speed:PWMUDB:runmode_enable\[420]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:cs_addr_0\[447] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:compare1\[529] = \Door_Motor_Speed:PWMUDB:cmp1_less\[499]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:pwm1_i\[534] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:pwm2_i\[536] = zero[2]
Removing Rhs of wire \Door_Motor_Speed:Net_96\[539] = \Door_Motor_Speed:PWMUDB:pwm_i_reg\[531]
Removing Rhs of wire \Door_Motor_Speed:PWMUDB:pwm_temp\[542] = \Door_Motor_Speed:PWMUDB:cmp1\[543]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_23\[585] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_22\[586] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_21\[587] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_20\[588] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_19\[589] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_18\[590] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_17\[591] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_16\[592] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_15\[593] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_14\[594] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_13\[595] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_12\[596] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_11\[597] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_10\[598] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_9\[599] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_8\[600] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_7\[601] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_6\[602] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_5\[603] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_4\[604] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_3\[605] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_2\[606] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_1\[607] = \Door_Motor_Speed:PWMUDB:MODIN3_1\[608]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODIN3_1\[608] = \Door_Motor_Speed:PWMUDB:dith_count_1\[436]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:a_0\[609] = \Door_Motor_Speed:PWMUDB:MODIN3_0\[610]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODIN3_0\[610] = \Door_Motor_Speed:PWMUDB:dith_count_0\[438]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[742] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[743] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire Net_17161[744] = \Door_Motor_Speed:Net_96\[539]
Removing Lhs of wire \Door_GO:clk\[751] = Net_17044[393]
Removing Lhs of wire \Door_GO:rst\[752] = zero[2]
Removing Rhs of wire Net_17151[753] = \Door_GO:control_out_0\[754]
Removing Rhs of wire Net_17151[753] = \Door_GO:control_0\[777]
Removing Lhs of wire Net_13598[778] = zero[2]
Removing Lhs of wire tmpOE__Current_HB3_net_0[780] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Current_HB2_net_0[786] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Zacc_net_0[792] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Yacc_net_0[798] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Xacc_net_0[804] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__RotarySensor_SSI_DIO_net_0[810] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__RotarySensor_SSI_CLK_net_0[816] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__RotarySensor_Ncc_net_0[823] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \StartStop:clk\[829] = zero[2]
Removing Lhs of wire \StartStop:rst\[830] = zero[2]
Removing Rhs of wire Net_13954[831] = \StartStop:control_out_0\[832]
Removing Rhs of wire Net_13954[831] = \StartStop:control_0\[855]
Removing Lhs of wire tmpOE__Door_Bumper_Port_net_0[857] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Door_Step_net_0[863] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Step_Dist:Net_89\[874] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:ctrl_capmode_1\[883] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:ctrl_capmode_0\[884] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:ctrl_enable\[896] = \Door_Step_Dist:CounterUDB:control_7\[888]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:capt_rising\[898] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:capt_falling\[899] = \Door_Step_Dist:CounterUDB:prevCapture\[897]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:reload\[902] = Net_17151[753]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:final_enable\[903] = \Door_Step_Dist:CounterUDB:control_7\[888]
Removing Rhs of wire \Door_Step_Dist:CounterUDB:status_0\[908] = \Door_Step_Dist:CounterUDB:cmp_out_status\[909]
Removing Rhs of wire \Door_Step_Dist:CounterUDB:status_1\[910] = \Door_Step_Dist:CounterUDB:per_zero\[911]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:status_2\[912] = \Door_Step_Dist:CounterUDB:overflow_status\[905]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:status_3\[913] = \Door_Step_Dist:CounterUDB:underflow_status\[906]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:status_4\[914] = \Door_Step_Dist:CounterUDB:hwCapture\[901]
Removing Rhs of wire \Door_Step_Dist:CounterUDB:status_5\[915] = \Door_Step_Dist:CounterUDB:fifo_full\[916]
Removing Rhs of wire \Door_Step_Dist:CounterUDB:status_6\[917] = \Door_Step_Dist:CounterUDB:fifo_nempty\[918]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:dp_dir\[921] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire Net_16882[932] = \Door_Step_Dist:CounterUDB:cmp_out_reg_i\[931]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:cs_addr_2\[936] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:cs_addr_1\[937] = \Door_Step_Dist:CounterUDB:count_enable\[934]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:cs_addr_0\[938] = Net_17151[753]
Removing Lhs of wire tmpOE__CAN_BY_net_0[1113] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[1128] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire Net_14312[1133] = \PositionCounter:Net_43\[1134]
Removing Lhs of wire \PositionCounter:Net_89\[1138] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PositionCounter:CounterUDB:ctrl_capmode_1\[1149] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PositionCounter:CounterUDB:ctrl_capmode_0\[1150] = zero[2]
Removing Lhs of wire \PositionCounter:CounterUDB:ctrl_enable\[1162] = \PositionCounter:CounterUDB:control_7\[1154]
Removing Lhs of wire \PositionCounter:CounterUDB:reload\[1168] = \PositionCounter:CounterUDB:hwCapture\[1167]
Removing Lhs of wire \PositionCounter:CounterUDB:counter_enable\[1170] = \PositionCounter:CounterUDB:final_enable\[1169]
Removing Rhs of wire \PositionCounter:CounterUDB:status_0\[1171] = \PositionCounter:CounterUDB:cmp_out_status\[1172]
Removing Rhs of wire \PositionCounter:CounterUDB:status_1\[1173] = \PositionCounter:CounterUDB:per_zero\[1174]
Removing Rhs of wire \PositionCounter:CounterUDB:status_2\[1175] = \PositionCounter:CounterUDB:overflow_status\[1176]
Removing Rhs of wire \PositionCounter:CounterUDB:status_3\[1177] = \PositionCounter:CounterUDB:underflow_status\[1178]
Removing Lhs of wire \PositionCounter:CounterUDB:status_4\[1179] = \PositionCounter:CounterUDB:hwCapture\[1167]
Removing Rhs of wire \PositionCounter:CounterUDB:status_5\[1180] = \PositionCounter:CounterUDB:fifo_full\[1181]
Removing Rhs of wire \PositionCounter:CounterUDB:status_6\[1182] = \PositionCounter:CounterUDB:fifo_nempty\[1183]
Removing Lhs of wire Net_14237[1185] = zero[2]
Removing Lhs of wire \PositionCounter:CounterUDB:dp_dir\[1187] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire \PositionCounter:CounterUDB:cmp_out_i\[1194] = \PositionCounter:CounterUDB:cmp_less\[1195]
Removing Lhs of wire \PositionCounter:CounterUDB:cs_addr_2\[1203] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PositionCounter:CounterUDB:cs_addr_1\[1204] = \PositionCounter:CounterUDB:count_enable\[1201]
Removing Lhs of wire \PositionCounter:CounterUDB:cs_addr_0\[1205] = \PositionCounter:CounterUDB:hwCapture\[1167]
Removing Lhs of wire tmpOE__Rotary_PWM_net_0[1285] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB1_1_net_0[1291] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB2_1_net_0[1298] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB3_1_net_0[1305] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB1_En_1_net_0[1315] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB2_En_1_net_0[1322] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__HB3_En_1_net_0[1329] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire Net_13955[1344] = \PWM:Net_96\[1520]
Removing Rhs of wire Net_13955[1344] = \PWM:PWMUDB:pwm_i_reg\[1512]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[1361] = \PWM:PWMUDB:control_7\[1353]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[1371] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[1372] = \PWM:PWMUDB:control_7\[1353]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[1376] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[1378] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[1380] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[1381] = \PWM:PWMUDB:runmode_enable\[1377]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[1385] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[1386] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[1387] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[1388] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[1391] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_1\[1395] = \PWM:PWMUDB:MODULE_3:g2:a0:s_1\[1682]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_3_0\[1397] = \PWM:PWMUDB:MODULE_3:g2:a0:s_0\[1683]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[1398] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[1399] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[1400] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[1401] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:status_6\[1404] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_5\[1405] = \PWM:PWMUDB:final_kill_reg\[1419]
Removing Lhs of wire \PWM:PWMUDB:status_4\[1406] = zero[2]
Removing Rhs of wire \PWM:PWMUDB:status_3\[1407] = \PWM:PWMUDB:fifo_full\[1426]
Removing Rhs of wire \PWM:PWMUDB:status_1\[1409] = \PWM:PWMUDB:cmp2_status_reg\[1418]
Removing Rhs of wire \PWM:PWMUDB:status_0\[1410] = \PWM:PWMUDB:cmp1_status_reg\[1417]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status\[1415] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2\[1416] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\R\[1420] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\S\[1421] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\R\[1422] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\S\[1423] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\R\[1424] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\S\[1425] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[1427] = \PWM:PWMUDB:tc_i\[1383]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[1428] = \PWM:PWMUDB:runmode_enable\[1377]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[1429] = Net_6959[1379]
Removing Lhs of wire \PWM:PWMUDB:compare1\[1510] = \PWM:PWMUDB:cmp1_less\[1481]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[1515] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[1517] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_temp\[1523] = \PWM:PWMUDB:cmp1\[1413]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_23\[1564] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_22\[1565] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_21\[1566] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_20\[1567] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_19\[1568] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_18\[1569] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_17\[1570] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_16\[1571] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_15\[1572] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_14\[1573] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_13\[1574] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_12\[1575] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_11\[1576] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_10\[1577] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_9\[1578] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_8\[1579] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_7\[1580] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_6\[1581] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_5\[1582] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_4\[1583] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_3\[1584] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_2\[1585] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_1\[1586] = \PWM:PWMUDB:MODIN4_1\[1587]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_1\[1587] = \PWM:PWMUDB:dith_count_1\[1394]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:a_0\[1588] = \PWM:PWMUDB:MODIN4_0\[1589]
Removing Lhs of wire \PWM:PWMUDB:MODIN4_0\[1589] = \PWM:PWMUDB:dith_count_0\[1396]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1721] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1722] = tmpOE__RotarySensor_V_net_0[1]
Removing Rhs of wire Net_12662[1730] = cmp_vv_vv_MODGEN_5[1938]
Removing Rhs of wire Net_12662[1730] = \MODULE_6:g1:a0:xeq\[2382]
Removing Rhs of wire Net_12662[1730] = \MODULE_6:g1:a0:gx:u0:aeqb_1\[2361]
Removing Lhs of wire Net_12661[1731] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_4_3\[1732] = \Counter_1:MODULE_4:g2:a0:s_3\[1895]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_4_2\[1734] = \Counter_1:MODULE_4:g2:a0:s_2\[1896]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_4_1\[1736] = \Counter_1:MODULE_4:g2:a0:s_1\[1897]
Removing Lhs of wire \Counter_1:add_vi_vv_MODGEN_4_0\[1738] = \Counter_1:MODULE_4:g2:a0:s_0\[1898]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_23\[1779] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_22\[1780] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_21\[1781] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_20\[1782] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_19\[1783] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_18\[1784] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_17\[1785] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_16\[1786] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_15\[1787] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_14\[1788] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_13\[1789] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_12\[1790] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_11\[1791] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_10\[1792] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_9\[1793] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_8\[1794] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_7\[1795] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_6\[1796] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_5\[1797] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_4\[1798] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_3\[1799] = \Counter_1:MODIN5_3\[1800]
Removing Lhs of wire \Counter_1:MODIN5_3\[1800] = CounterOutput_3[1729]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_2\[1801] = \Counter_1:MODIN5_2\[1802]
Removing Lhs of wire \Counter_1:MODIN5_2\[1802] = CounterOutput_2[1733]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_1\[1803] = \Counter_1:MODIN5_1\[1804]
Removing Lhs of wire \Counter_1:MODIN5_1\[1804] = CounterOutput_1[1735]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:a_0\[1805] = \Counter_1:MODIN5_0\[1806]
Removing Lhs of wire \Counter_1:MODIN5_0\[1806] = CounterOutput_0[1737]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1936] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1937] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire Net_12663_3[1939] = zero[2]
Removing Lhs of wire Net_12663_2[1940] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire Net_12663_1[1941] = zero[2]
Removing Lhs of wire Net_12663_0[1942] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire Net_15151[1956] = zero[2]
Removing Lhs of wire Net_15149[1957] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_3\[1962] = \FreqDiv_1:MODULE_5:g2:a0:s_3\[2122]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_2\[1963] = \FreqDiv_1:MODULE_5:g2:a0:s_2\[2123]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_1\[1964] = \FreqDiv_1:MODULE_5:g2:a0:s_1\[2124]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_0\[1965] = \FreqDiv_1:MODULE_5:g2:a0:s_0\[2125]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_23\[2006] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_22\[2007] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_21\[2008] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_20\[2009] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_19\[2010] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_18\[2011] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_17\[2012] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_16\[2013] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_15\[2014] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_14\[2015] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_13\[2016] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_12\[2017] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_11\[2018] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_10\[2019] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_9\[2020] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_8\[2021] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_7\[2022] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_6\[2023] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_5\[2024] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_4\[2025] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_3\[2026] = \FreqDiv_1:MODIN6_3\[2027]
Removing Lhs of wire \FreqDiv_1:MODIN6_3\[2027] = \FreqDiv_1:count_3\[1958]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_2\[2028] = \FreqDiv_1:MODIN6_2\[2029]
Removing Lhs of wire \FreqDiv_1:MODIN6_2\[2029] = \FreqDiv_1:count_2\[1959]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_1\[2030] = \FreqDiv_1:MODIN6_1\[2031]
Removing Lhs of wire \FreqDiv_1:MODIN6_1\[2031] = \FreqDiv_1:count_1\[1960]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:a_0\[2032] = \FreqDiv_1:MODIN6_0\[2033]
Removing Lhs of wire \FreqDiv_1:MODIN6_0\[2033] = \FreqDiv_1:count_0\[1961]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2163] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2164] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \SSI_Enable:clk\[2176] = zero[2]
Removing Lhs of wire \SSI_Enable:rst\[2177] = zero[2]
Removing Rhs of wire Net_14059[2178] = \SSI_Enable:control_out_0\[2179]
Removing Rhs of wire Net_14059[2178] = \SSI_Enable:control_0\[2202]
Removing Lhs of wire \PhaseControl:clk\[2213] = zero[2]
Removing Lhs of wire \PhaseControl:rst\[2214] = zero[2]
Removing Rhs of wire Net_16769[2215] = \PhaseControl:control_out_0\[2216]
Removing Rhs of wire Net_16769[2215] = \PhaseControl:control_0\[2239]
Removing Rhs of wire Net_16724[2217] = \PhaseControl:control_out_1\[2218]
Removing Rhs of wire Net_16724[2217] = \PhaseControl:control_1\[2238]
Removing Rhs of wire Net_16725[2219] = \PhaseControl:control_out_2\[2220]
Removing Rhs of wire Net_16725[2219] = \PhaseControl:control_2\[2237]
Removing Rhs of wire Net_16760[2221] = \PhaseControl:control_out_3\[2222]
Removing Rhs of wire Net_16760[2221] = \PhaseControl:control_3\[2236]
Removing Rhs of wire Net_16797[2223] = \PhaseControl:control_out_4\[2224]
Removing Rhs of wire Net_16797[2223] = \PhaseControl:control_4\[2235]
Removing Rhs of wire Net_16796[2225] = \PhaseControl:control_out_5\[2226]
Removing Rhs of wire Net_16796[2225] = \PhaseControl:control_5\[2234]
Removing Lhs of wire \ControlMode:clk\[2240] = zero[2]
Removing Lhs of wire \ControlMode:rst\[2241] = zero[2]
Removing Rhs of wire ControlModeWire[2242] = \ControlMode:control_out_0\[2243]
Removing Rhs of wire ControlModeWire[2242] = \ControlMode:control_0\[2266]
Removing Lhs of wire \Door_Power:Net_83\[2282] = zero[2]
Removing Lhs of wire \Door_Power:Net_81\[2283] = zero[2]
Removing Lhs of wire \Door_Power:Net_82\[2284] = zero[2]
Removing Lhs of wire tmpOE__Door_StepSizeA_net_0[2290] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Door_StepSizeB_net_0[2296] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Door_Direction_net_0[2302] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Door_Enable_net_0[2308] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire tmpOE__Door_CurrentRef_net_0[2314] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newa_3\[2319] = MODIN7_3[2320]
Removing Lhs of wire MODIN7_3[2320] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newa_2\[2321] = MODIN7_2[2322]
Removing Lhs of wire MODIN7_2[2322] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newa_1\[2323] = MODIN7_1[2324]
Removing Lhs of wire MODIN7_1[2324] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:newa_0\[2325] = MODIN7_0[2326]
Removing Lhs of wire MODIN7_0[2326] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:newb_3\[2327] = CounterOutput_3[1729]
Removing Lhs of wire MODIN8_3[2328] = CounterOutput_3[1729]
Removing Lhs of wire \MODULE_6:g1:a0:newb_2\[2329] = CounterOutput_2[1733]
Removing Lhs of wire MODIN8_2[2330] = CounterOutput_2[1733]
Removing Lhs of wire \MODULE_6:g1:a0:newb_1\[2331] = CounterOutput_1[1735]
Removing Lhs of wire MODIN8_1[2332] = CounterOutput_1[1735]
Removing Lhs of wire \MODULE_6:g1:a0:newb_0\[2333] = CounterOutput_0[1737]
Removing Lhs of wire MODIN8_0[2334] = CounterOutput_0[1737]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_3\[2335] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_2\[2336] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_1\[2337] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:dataa_0\[2338] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:datab_3\[2339] = CounterOutput_3[1729]
Removing Lhs of wire \MODULE_6:g1:a0:datab_2\[2340] = CounterOutput_2[1733]
Removing Lhs of wire \MODULE_6:g1:a0:datab_1\[2341] = CounterOutput_1[1735]
Removing Lhs of wire \MODULE_6:g1:a0:datab_0\[2342] = CounterOutput_0[1737]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_3\[2343] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_2\[2344] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_1\[2345] = zero[2]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:a_0\[2346] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_3\[2347] = CounterOutput_3[1729]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_2\[2348] = CounterOutput_2[1733]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_1\[2349] = CounterOutput_1[1735]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:b_0\[2350] = CounterOutput_0[1737]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:aeqb_0\[2355] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eq_0\[2356] = \MODULE_6:g1:a0:gx:u0:xnor_array_0\[2354]
Removing Lhs of wire \MODULE_6:g1:a0:gx:u0:eqi_0\[2360] = \MODULE_6:g1:a0:gx:u0:eq_3\[2359]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_5\\D\[2393] = \ADC:ch_addr_5\[25]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_4\\D\[2394] = \ADC:ch_addr_4\[27]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_3\\D\[2395] = \ADC:ch_addr_3\[29]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_2\\D\[2396] = \ADC:ch_addr_2\[31]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_1\\D\[2397] = \ADC:ch_addr_1\[33]
Removing Lhs of wire \ADC:AMuxHw_2_Decoder_old_id_0\\D\[2398] = \ADC:ch_addr_0\[35]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_edge_detect_reg\\D\[2463] = \ADC:bSAR_SEQ:nrq_edge_detect\[244]
Removing Lhs of wire \ADC:bSAR_SEQ:nrq_reg\\D\[2465] = \ADC:bSAR_SEQ:bus_clk_nrq_reg\[241]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_edge_detect_reg\\D\[2466] = \ADC:bSAR_SEQ:soc_edge_detect\[251]
Removing Lhs of wire \ADC:bSAR_SEQ:soc_reg\\D\[2468] = Net_16623[250]
Removing Lhs of wire \ADC:bSAR_SEQ:state_2\\D\[2469] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:min_kill_reg\\D\[2471] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:prevCapture\\D\[2472] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:trig_last\\D\[2473] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:ltch_kill_reg\\D\[2476] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:pwm_i_reg\\D\[2479] = \Door_Motor_Speed:PWMUDB:pwm_i\[532]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:pwm1_i_reg\\D\[2480] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:pwm2_i_reg\\D\[2481] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:prevCapture\\D\[2483] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:overflow_reg_i\\D\[2485] = \Door_Step_Dist:CounterUDB:overflow\[920]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:underflow_reg_i\\D\[2486] = \Door_Step_Dist:CounterUDB:underflow\[923]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:tc_reg_i\\D\[2487] = \Door_Step_Dist:CounterUDB:tc_i\[926]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:prevCompare\\D\[2488] = \Door_Step_Dist:CounterUDB:cmp_out_i\[928]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:cmp_out_reg_i\\D\[2489] = \Door_Step_Dist:CounterUDB:cmp_out_i\[928]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:count_stored_i\\D\[2490] = Net_17161[744]
Removing Lhs of wire \PositionCounter:CounterUDB:prevCapture\\D\[2491] = Net_14325[1141]
Removing Lhs of wire \PositionCounter:CounterUDB:overflow_reg_i\\D\[2492] = \PositionCounter:CounterUDB:overflow\[1186]
Removing Lhs of wire \PositionCounter:CounterUDB:underflow_reg_i\\D\[2493] = \PositionCounter:CounterUDB:underflow\[1189]
Removing Lhs of wire \PositionCounter:CounterUDB:tc_reg_i\\D\[2494] = \PositionCounter:CounterUDB:tc_i\[1192]
Removing Lhs of wire \PositionCounter:CounterUDB:prevCompare\\D\[2495] = \PositionCounter:CounterUDB:cmp_out_i\[1194]
Removing Lhs of wire \PositionCounter:CounterUDB:cmp_out_reg_i\\D\[2496] = \PositionCounter:CounterUDB:cmp_out_i\[1194]
Removing Lhs of wire \PositionCounter:CounterUDB:count_stored_i\\D\[2497] = Net_14304[1200]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[2498] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[2499] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[2500] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[2503] = tmpOE__RotarySensor_V_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCompare1\\D\[2506] = \PWM:PWMUDB:cmp1\[1413]
Removing Lhs of wire \PWM:PWMUDB:cmp1_status_reg\\D\[2507] = \PWM:PWMUDB:cmp1_status\[1414]
Removing Lhs of wire \PWM:PWMUDB:cmp2_status_reg\\D\[2508] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[2510] = \PWM:PWMUDB:pwm_i\[1513]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[2511] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[2512] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:tc_i_reg\\D\[2513] = \PWM:PWMUDB:status_2\[1408]
Removing Lhs of wire \EdgeDetect_1:last\\D\[2524] = Output0[1337]

------------------------------------------------------
Aliased 0 equations, 467 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RotarySensor_V_net_0' (cost = 0):
tmpOE__RotarySensor_V_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC:ch_addr_4\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_4\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC:ch_addr_1\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_1\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\));

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:pwm_temp\' (cost = 0):
\Door_Motor_Speed:PWMUDB:pwm_temp\ <= (\Door_Motor_Speed:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Door_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Door_Motor_Speed:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Door_Motor_Speed:PWMUDB:dith_count_1\ and \Door_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_19257' (cost = 2):
Net_19257 <= ((Net_14059 and Net_16713));

Note:  Expanding virtual equation for 'Net_16914' (cost = 0):
Net_16914 <= (not Net_16882);

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:capt_either_edge\' (cost = 0):
\Door_Step_Dist:CounterUDB:capt_either_edge\ <= (\Door_Step_Dist:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:overflow\' (cost = 0):
\Door_Step_Dist:CounterUDB:overflow\ <= (\Door_Step_Dist:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:underflow\' (cost = 0):
\Door_Step_Dist:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:counter_enable\' (cost = 1):
\Door_Step_Dist:CounterUDB:counter_enable\ <= ((not \Door_Step_Dist:CounterUDB:disable_run_i\ and \Door_Step_Dist:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:cmp_out_i\' (cost = 0):
\Door_Step_Dist:CounterUDB:cmp_out_i\ <= (not \Door_Step_Dist:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:capt_rising\' (cost = 1):
\PositionCounter:CounterUDB:capt_rising\ <= ((not \PositionCounter:CounterUDB:prevCapture\ and Net_14325));

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:capt_falling\' (cost = 2):
\PositionCounter:CounterUDB:capt_falling\ <= ((not Net_14325 and \PositionCounter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:capt_either_edge\' (cost = 0):
\PositionCounter:CounterUDB:capt_either_edge\ <= ((not Net_14325 and \PositionCounter:CounterUDB:prevCapture\)
	OR (not \PositionCounter:CounterUDB:prevCapture\ and Net_14325));

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:final_enable\' (cost = 1):
\PositionCounter:CounterUDB:final_enable\ <= ((Net_14325 and \PositionCounter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:overflow\' (cost = 0):
\PositionCounter:CounterUDB:overflow\ <= (\PositionCounter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PositionCounter:CounterUDB:underflow\' (cost = 0):
\PositionCounter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_16845' (cost = 1):
Net_16845 <= ((Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16844' (cost = 1):
Net_16844 <= ((Net_16725 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16843' (cost = 1):
Net_16843 <= ((Net_16724 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16853' (cost = 1):
Net_16853 <= ((Net_16769 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16836' (cost = 1):
Net_16836 <= ((Net_16796 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16846' (cost = 1):
Net_16846 <= ((Net_16797 and ControlModeWire));

Note:  Expanding virtual equation for '\PWM:PWMUDB:cmp1\' (cost = 0):
\PWM:PWMUDB:cmp1\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (CounterOutput_0);

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:s_0\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:s_0\ <= (not CounterOutput_0);

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'NCounterOutput2' (cost = 0):
NCounterOutput2 <= (not CounterOutput_2);

Note:  Expanding virtual equation for 'NCounterOutput1' (cost = 0):
NCounterOutput1 <= (not CounterOutput_1);

Note:  Expanding virtual equation for 'NCounterOutput0' (cost = 0):
NCounterOutput0 <= (not CounterOutput_0);

Note:  Expanding virtual equation for 'NCounterOutput3' (cost = 0):
NCounterOutput3 <= (not CounterOutput_3);

Note:  Expanding virtual equation for 'Net_1566' (cost = 1):
Net_1566 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for 'Net_1571' (cost = 1):
Net_1571 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_0 and CounterOutput_1));

Note:  Expanding virtual equation for 'Net_1576' (cost = 1):
Net_1576 <= ((not CounterOutput_3 and not CounterOutput_2 and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for 'Net_1581' (cost = 1):
Net_1581 <= ((not CounterOutput_3 and not CounterOutput_1 and not CounterOutput_0 and CounterOutput_2));

Note:  Expanding virtual equation for 'Net_1586' (cost = 1):
Net_1586 <= ((not CounterOutput_3 and not CounterOutput_1 and CounterOutput_2 and CounterOutput_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'NControlModeWire' (cost = 0):
NControlModeWire <= (not ControlModeWire);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= (not CounterOutput_3);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (CounterOutput_2);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not CounterOutput_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (CounterOutput_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not CounterOutput_1 and CounterOutput_2 and CounterOutput_0));

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:gt_0\ <= (not CounterOutput_0);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_6:g1:a0:gx:u0:lt_1\ <= (CounterOutput_1);

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:gt_1\ <= ((not CounterOutput_1 and not CounterOutput_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\ADC:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC:MODULE_1:g1:a0:xeq\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Door_Motor_Speed:PWMUDB:dith_count_0\ and \Door_Motor_Speed:PWMUDB:dith_count_1\)
	OR (not \Door_Motor_Speed:PWMUDB:dith_count_1\ and \Door_Motor_Speed:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:overflow_status\' (cost = 1):
\Door_Step_Dist:CounterUDB:overflow_status\ <= ((not \Door_Step_Dist:CounterUDB:overflow_reg_i\ and \Door_Step_Dist:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Door_Step_Dist:CounterUDB:underflow_status\' (cost = 0):
\Door_Step_Dist:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_16850' (cost = 1):
Net_16850 <= ((not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for 'Net_16851' (cost = 1):
Net_16851 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_0 and not ControlModeWire and CounterOutput_1));

Note:  Expanding virtual equation for 'Net_16840' (cost = 1):
Net_16840 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not ControlModeWire and CounterOutput_0));

Note:  Expanding virtual equation for 'Net_16848' (cost = 1):
Net_16848 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_2 and CounterOutput_0));

Note:  Expanding virtual equation for 'Net_16849' (cost = 1):
Net_16849 <= ((not CounterOutput_3 and not CounterOutput_1 and not CounterOutput_0 and not ControlModeWire and CounterOutput_2));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not CounterOutput_3 and not CounterOutput_1 and CounterOutput_2 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:s_1\' (cost = 2):
\Counter_1:MODULE_4:g2:a0:s_1\ <= ((not CounterOutput_0 and CounterOutput_1)
	OR (not CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1561' (cost = 1):
Net_1561 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not CounterOutput_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_1\' (cost = 8):
\FreqDiv_1:MODULE_5:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Virtual signal \ADC:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC:AMuxHw_2_Decoder_is_active\ <= ((not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_0\ and not \ADC:ch_addr_0\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_1\ and not \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_2\ and not \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_3\ and not \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_4\ and not \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (not \ADC:AMuxHw_2_Decoder_old_id_5\ and not \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\)
	OR (\ADC:AMuxHw_2_Decoder_old_id_5\ and \ADC:ch_addr_5\ and \ADC:AMuxHw_2_Decoder_old_id_4\ and \ADC:ch_addr_4\ and \ADC:AMuxHw_2_Decoder_old_id_3\ and \ADC:ch_addr_3\ and \ADC:AMuxHw_2_Decoder_old_id_2\ and \ADC:ch_addr_2\ and \ADC:AMuxHw_2_Decoder_old_id_1\ and \ADC:ch_addr_1\ and \ADC:AMuxHw_2_Decoder_old_id_0\ and \ADC:ch_addr_0\));

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Output3' (cost = 4):
Output3 <= ((not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and CounterOutput_1 and CounterOutput_0)
	OR (Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for 'Output2' (cost = 4):
Output2 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_0 and not ControlModeWire and CounterOutput_1)
	OR (Net_16725 and ControlModeWire));

Note:  Expanding virtual equation for 'Output1' (cost = 4):
Output1 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not ControlModeWire and CounterOutput_0)
	OR (Net_16724 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_16833' (cost = 1):
Net_16833 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not CounterOutput_0 and not ControlModeWire));

Note:  Expanding virtual equation for 'Output5' (cost = 4):
Output5 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_2 and CounterOutput_0)
	OR (Net_16796 and ControlModeWire));

Note:  Expanding virtual equation for 'Output4' (cost = 4):
Output4 <= ((not CounterOutput_3 and not CounterOutput_1 and not CounterOutput_0 and not ControlModeWire and CounterOutput_2)
	OR (Net_16797 and ControlModeWire));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_12662' (cost = 80):
Net_12662 <= ((not CounterOutput_3 and not CounterOutput_1 and CounterOutput_2 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((CounterOutput_2 and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:s_2\' (cost = 12):
\Counter_1:MODULE_4:g2:a0:s_2\ <= ((not CounterOutput_1 and CounterOutput_2)
	OR (not CounterOutput_0 and CounterOutput_2)
	OR (not CounterOutput_2 and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((CounterOutput_3 and CounterOutput_2 and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_2\' (cost = 12):
\FreqDiv_1:MODULE_5:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_14877' (cost = 6):
Net_14877 <= ((not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and CounterOutput_1)
	OR (Net_16725 and ControlModeWire)
	OR (Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for 'Output0' (cost = 6):
Output0 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not CounterOutput_0 and not ControlModeWire)
	OR (Net_16769 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_14965' (cost = 6):
Net_14965 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_2)
	OR (Net_16797 and ControlModeWire)
	OR (Net_16796 and ControlModeWire));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:s_3\' (cost = 16):
\Counter_1:MODULE_4:g2:a0:s_3\ <= ((not CounterOutput_2 and CounterOutput_3)
	OR (not CounterOutput_1 and CounterOutput_3)
	OR (not CounterOutput_0 and CounterOutput_3)
	OR (not CounterOutput_3 and CounterOutput_2 and CounterOutput_1 and CounterOutput_0));

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:s_3\' (cost = 16):
\FreqDiv_1:MODULE_5:g2:a0:s_3\ <= ((not \FreqDiv_1:count_2\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_3\)
	OR (not \FreqDiv_1:count_3\ and \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_12637' (cost = 3):
Net_12637 <= ((not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and Net_13955 and CounterOutput_1)
	OR (Net_13955 and Net_16725 and ControlModeWire)
	OR (Net_13955 and Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_13929' (cost = 3):
Net_13929 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and Net_13955 and CounterOutput_2)
	OR (Net_13955 and Net_16797 and ControlModeWire)
	OR (Net_13955 and Net_16796 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_13951' (cost = 7):
Net_13951 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_2 and CounterOutput_0)
	OR (Net_16796 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_0 and not ControlModeWire)
	OR (Net_16769 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and CounterOutput_1)
	OR (Net_16725 and ControlModeWire)
	OR (Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_13935' (cost = 7):
Net_13935 <= ((not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_2)
	OR (Net_16797 and ControlModeWire)
	OR (Net_16796 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_1 and not ControlModeWire and CounterOutput_0)
	OR (Net_16724 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_0 and not ControlModeWire and CounterOutput_1)
	OR (Net_16725 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_14914' (cost = 6):
Net_14914 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not ControlModeWire)
	OR (Net_16769 and ControlModeWire)
	OR (Net_16724 and ControlModeWire));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_14915' (cost = 3):
Net_14915 <= ((not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not ControlModeWire and Net_13955)
	OR (Net_13955 and Net_16769 and ControlModeWire)
	OR (Net_13955 and Net_16724 and ControlModeWire));

Note:  Expanding virtual equation for 'Net_13926' (cost = 7):
Net_13926 <= ((not CounterOutput_3 and not CounterOutput_1 and not CounterOutput_0 and not ControlModeWire)
	OR (Net_16797 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_2 and not CounterOutput_1 and not ControlModeWire)
	OR (Net_16769 and ControlModeWire)
	OR (Net_16724 and ControlModeWire)
	OR (not CounterOutput_3 and not CounterOutput_2 and not ControlModeWire and CounterOutput_0)
	OR (Net_16760 and ControlModeWire));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 185 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Door_Motor_Speed:PWMUDB:final_capture\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Door_Step_Dist:CounterUDB:hwCapture\ to zero
Aliasing \Door_Step_Dist:CounterUDB:underflow_status\ to zero
Aliasing \Door_Step_Dist:CounterUDB:underflow\ to zero
Aliasing \PositionCounter:CounterUDB:status_3\ to zero
Aliasing \PositionCounter:CounterUDB:underflow\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__RotarySensor_V_net_0
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:final_capture\[449] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[713] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[723] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[733] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:hwCapture\[901] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:underflow_status\[906] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:underflow\[923] = zero[2]
Removing Lhs of wire \Door_Step_Dist:CounterUDB:tc_i\[926] = \Door_Step_Dist:CounterUDB:per_equal\[922]
Removing Lhs of wire \PositionCounter:CounterUDB:status_3\[1177] = zero[2]
Removing Lhs of wire \PositionCounter:CounterUDB:underflow\[1189] = zero[2]
Removing Lhs of wire \PositionCounter:CounterUDB:tc_i\[1192] = \PositionCounter:CounterUDB:per_equal\[1188]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[1431] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1692] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1702] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1712] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1907] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1917] = zero[2]
Removing Lhs of wire \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1927] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2134] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2144] = zero[2]
Removing Lhs of wire \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2154] = zero[2]
Removing Lhs of wire \Door_Motor_Speed:PWMUDB:runmode_enable\\D\[2474] = \Door_Motor_Speed:PWMUDB:control_7\[396]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[2501] = \PWM:PWMUDB:control_7\[1353]
Removing Lhs of wire \PWM:PWMUDB:final_kill_reg\\D\[2509] = zero[2]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[2519] = tmpOE__RotarySensor_V_net_0[1]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -dcpsoc3 module-centrifuge-psoc.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.528ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Thursday, 10 December 2015 11:26:39
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sim\Documents\git\module-centrifuge-psoc\module-centrifuge-psoc.cydsn\module-centrifuge-psoc.cyprj -d CY8C5868AXI-LP035 module-centrifuge-psoc.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Counter_1:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Door_Motor_Speed:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_6:g1:a0:gx:u0:lti_0\ kept \MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_6:g1:a0:gx:u0:gti_0\ kept \MODULE_6:g1:a0:gx:u0:gt_2\
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \ADC:bSAR_SEQ:state_2\ from registered to combinatorial
    Converted constant MacroCell: \Door_Motor_Speed:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Door_Motor_Speed:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Door_Motor_Speed:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Door_Motor_Speed:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Door_Step_Dist:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Door_Step_Dist:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PositionCounter:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock ADC_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=3, Signal=Net_14259
    Digital Clock 1: Automatic-assigning  clock 'Clock_5'. Fanout=2, Signal=Net_14644
    Digital Clock 2: Automatic-assigning  clock 'Clock_7'. Fanout=74, Signal=Net_16620
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_14301
    Digital Clock 4: Automatic-assigning  clock 'Door_Clock'. Fanout=4, Signal=Net_17044
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_16713
    Digital Clock 6: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_16787
    Digital Clock 7: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_16619
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \ADC:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: \ADC:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \Door_Motor_Speed:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Door_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Door_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Door_Step_Dist:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Door_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Door_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Door_Step_Dist:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Door_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Door_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \PositionCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PositionCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_16524:macrocell.q
        Effective Clock: Clock_1
        Enable Signal: Net_16524:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Door_Step_Dist:CounterUDB:prevCompare\, Duplicate of Net_16882 
    MacroCell: Name=\Door_Step_Dist:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Door_Step_Dist:CounterUDB:cmp_less\
        );
        Output = \Door_Step_Dist:CounterUDB:prevCompare\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CAN_BY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_BY(0)__PA ,
            pad => CAN_BY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Current_HB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_HB1(0)__PA ,
            analog_term => Net_7675 ,
            pad => Current_HB1(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = Current_HB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_HB2(0)__PA ,
            analog_term => Net_7676 ,
            pad => Current_HB2(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = Current_HB3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Current_HB3(0)__PA ,
            analog_term => Net_7678 ,
            pad => Current_HB3(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
        Properties:
        {
        }

    Pin : Name = Door_Bumper_Port(0)
        Attributes:
            Alias: Door_Bumper_Port_Open_Limit
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_Bumper_Port(0)__PA ,
            fb => Net_18044 ,
            pad => Door_Bumper_Port(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_CurrentRef(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_CurrentRef(0)__PA ,
            analog_term => Net_16962 ,
            pad => Door_CurrentRef(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_Direction(0)__PA ,
            pad => Door_Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_Enable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_Enable(0)__PA ,
            pad => Door_Enable(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_Step(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_Step(0)__PA ,
            input => Net_17757 ,
            pad => Door_Step(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_StepSizeA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_StepSizeA(0)__PA ,
            pad => Door_StepSizeA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Door_StepSizeB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Door_StepSizeB(0)__PA ,
            pad => Door_StepSizeB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB1_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB1_1(0)__PA ,
            input => Net_13915 ,
            pad => HB1_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB1_En_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB1_En_1(0)__PA ,
            input => Net_16566 ,
            pad => HB1_En_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB2_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB2_1(0)__PA ,
            input => Net_12638 ,
            pad => HB2_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB2_En_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB2_En_1(0)__PA ,
            input => Net_16567 ,
            pad => HB2_En_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB3_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB3_1(0)__PA ,
            input => Net_16561 ,
            pad => HB3_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HB3_En_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HB3_En_1(0)__PA ,
            input => Net_16568 ,
            pad => HB3_En_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_Ncc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_Ncc(0)__PA ,
            input => Net_16690 ,
            pad => RotarySensor_Ncc(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_SSI_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_SSI_CLK(0)__PA ,
            input => Net_19257 ,
            pad => RotarySensor_SSI_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_SSI_DIO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_SSI_DIO(0)__PA ,
            pad => RotarySensor_SSI_DIO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_U(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_U(0)__PA ,
            pad => RotarySensor_U(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_V(0)__PA ,
            pad => RotarySensor_V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RotarySensor_W(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RotarySensor_W(0)__PA ,
            pad => RotarySensor_W(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rotary_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rotary_PWM(0)__PA ,
            fb => Net_14325 ,
            pad => Rotary_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_11 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_12 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Xacc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Xacc(0)__PA ,
            analog_term => Net_11442 ,
            pad => Xacc(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );
        Properties:
        {
        }

    Pin : Name = Yacc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Yacc(0)__PA ,
            analog_term => Net_11443 ,
            pad => Yacc(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );
        Properties:
        {
        }

    Pin : Name = Zacc(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Zacc(0)__PA ,
            analog_term => Net_11445 ,
            pad => Zacc(0)_PAD ,
            input => \ADC:AMuxHw_2_Decoder_one_hot_5\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=CounterOutput_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = CounterOutput_0 (fanout=8)

    MacroCell: Name=CounterOutput_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 2 pterms
        !(
              !CounterOutput_3 * CounterOutput_2 * !CounterOutput_1
            + !CounterOutput_0
        );
        Output = CounterOutput_1 (fanout=11)

    MacroCell: Name=CounterOutput_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * CounterOutput_2 * CounterOutput_0
            + CounterOutput_1 * CounterOutput_0
        );
        Output = CounterOutput_2 (fanout=11)

    MacroCell: Name=CounterOutput_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 1 pterm
        (
              CounterOutput_2 * CounterOutput_1 * CounterOutput_0
        );
        Output = CounterOutput_3 (fanout=10)

    MacroCell: Name=Net_12638, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * !CounterOutput_2 * 
              !CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16769 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16724 * ControlModeWire
        );
        Output = Net_12638 (fanout=1)

    MacroCell: Name=Net_13915, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * !CounterOutput_2 * 
              CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16725 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16760 * ControlModeWire
        );
        Output = Net_13915 (fanout=1)

    MacroCell: Name=Net_13955, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_13955 (fanout=3)

    MacroCell: Name=Net_16524, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_16524 * !\FreqDiv_1:not_last_reset\
            + !Net_16524 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_16524 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_16524 (fanout=5)

    MacroCell: Name=Net_16561, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * CounterOutput_2 * 
              !CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16797 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16796 * ControlModeWire
        );
        Output = Net_16561 (fanout=1)

    MacroCell: Name=Net_16566, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + !CounterOutput_2 * !CounterOutput_1 * CounterOutput_0 * 
              !ControlModeWire
            + CounterOutput_2 * CounterOutput_1 * !ControlModeWire
            + CounterOutput_2 * !CounterOutput_0 * !ControlModeWire
            + !Net_16769 * !Net_16725 * !Net_16760 * !Net_16796 * 
              ControlModeWire
        );
        Output = Net_16566 (fanout=1)

    MacroCell: Name=Net_16567, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + CounterOutput_2 * CounterOutput_0 * !ControlModeWire
            + CounterOutput_1 * !CounterOutput_0 * !ControlModeWire
            + !Net_16769 * !Net_16724 * !Net_16760 * !Net_16797 * 
              ControlModeWire
        );
        Output = Net_16567 (fanout=1)

    MacroCell: Name=Net_16568, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + !CounterOutput_2 * !CounterOutput_1 * !CounterOutput_0 * 
              !ControlModeWire
            + CounterOutput_2 * CounterOutput_1 * !ControlModeWire
            + CounterOutput_1 * CounterOutput_0 * !ControlModeWire
            + !Net_16724 * !Net_16725 * !Net_16797 * !Net_16796 * 
              ControlModeWire
        );
        Output = Net_16568 (fanout=1)

    MacroCell: Name=Net_16575, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_16575 (fanout=4)

    MacroCell: Name=Net_16690, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14059
        );
        Output = Net_16690 (fanout=1)

    MacroCell: Name=Net_16882, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Door_Step_Dist:CounterUDB:cmp_less\
        );
        Output = Net_16882 (fanout=2)

    MacroCell: Name=Net_17161, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Door_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_17161 (fanout=3)

    MacroCell: Name=Net_17757, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161 * !Net_16882
        );
        Output = Net_17757 (fanout=1)

    MacroCell: Name=Net_19257, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14059 * Net_16713_local
        );
        Output = Net_19257 (fanout=2)

    MacroCell: Name=Net_19325, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_14059 * Net_16713_local
        );
        Output = Net_19325 (fanout=1)

    MacroCell: Name=Net_6959, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * !CounterOutput_2 * !CounterOutput_1 * 
              !CounterOutput_0 * !\EdgeDetect_1:last\ * !ControlModeWire
            + !\EdgeDetect_1:last\ * Net_16769 * ControlModeWire
        );
        Output = Net_6959 (fanout=5)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_16575
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_12311 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\ADC:bSAR_SEQ:soc_in\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              !\ADC:bSAR_SEQ:soc_reg\ * Net_16623
        );
        Output = \ADC:bSAR_SEQ:soc_in\ (fanout=1)

    MacroCell: Name=\ADC:bSAR_SEQ:soc_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              Net_16623
        );
        Output = \ADC:bSAR_SEQ:soc_reg\ (fanout=1)

    MacroCell: Name=\ADC:bSAR_SEQ:state_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * !\ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\
            + \ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:bSAR_SEQ:state_1\ (fanout=2)

    MacroCell: Name=\ADC:soc_out\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * \ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\ * !\ADC:bSAR_SEQ:cnt_tc\
            + !\ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:soc_in\ * !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:soc_out\ (fanout=3)

    MacroCell: Name=\Door_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Door_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161 * \Door_Step_Dist:CounterUDB:control_7\ * 
              !\Door_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Door_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Door_Step_Dist:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161
        );
        Output = \Door_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_17151 * \Door_Step_Dist:CounterUDB:disable_run_i\
            + !Net_17151 * \Door_Step_Dist:CounterUDB:per_equal\ * 
              !\Door_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Door_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Door_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Step_Dist:CounterUDB:per_equal\ * 
              !\Door_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Door_Step_Dist:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Door_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Door_Step_Dist:CounterUDB:cmp_less\ * !Net_16882
        );
        Output = \Door_Step_Dist:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * !CounterOutput_2 * !CounterOutput_1 * 
              !CounterOutput_0 * !ControlModeWire
            + Net_16769 * ControlModeWire
        );
        Output = \EdgeDetect_1:last\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)

    MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Reset  = (Net_6959)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Reset  = (Net_6959)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14325 * \PositionCounter:CounterUDB:control_7\ * 
              !\PositionCounter:CounterUDB:count_stored_i\ * Net_14304
        );
        Output = \PositionCounter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PositionCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14304
        );
        Output = \PositionCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14325 * \PositionCounter:CounterUDB:prevCapture\
        );
        Output = \PositionCounter:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\PositionCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:per_equal\
        );
        Output = \PositionCounter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14325
        );
        Output = \PositionCounter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:cmp_out_i\
        );
        Output = \PositionCounter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:cmp_out_i\ * 
              !\PositionCounter:CounterUDB:prevCompare\
        );
        Output = \PositionCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\PositionCounter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:per_equal\ * 
              !\PositionCounter:CounterUDB:overflow_reg_i\
        );
        Output = \PositionCounter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Door_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => \Door_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Door_Motor_Speed:PWMUDB:runmode_enable\ ,
            chain_out => \Door_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Door_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Door_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => \Door_Motor_Speed:PWMUDB:tc_i\ ,
            cs_addr_1 => \Door_Motor_Speed:PWMUDB:runmode_enable\ ,
            cl0_comb => \Door_Motor_Speed:PWMUDB:cmp1_less\ ,
            z0_comb => \Door_Motor_Speed:PWMUDB:tc_i\ ,
            chain_in => \Door_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Door_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_17151 ,
            chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_17151 ,
            chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u0\
        Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_17151 ,
            chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u1\
        Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_17044 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_17151 ,
            ce0_comb => \Door_Step_Dist:CounterUDB:per_equal\ ,
            z0_comb => \Door_Step_Dist:CounterUDB:status_1\ ,
            cl1_comb => \Door_Step_Dist:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \Door_Step_Dist:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Door_Step_Dist:CounterUDB:status_5\ ,
            chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_14644 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_6959 ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_14644 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_6959 ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PositionCounter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_14259 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PositionCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \PositionCounter:CounterUDB:hwCapture\ ,
            f0_load => \PositionCounter:CounterUDB:hwCapture\ ,
            chain_out => \PositionCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PositionCounter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\PositionCounter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_14259 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \PositionCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \PositionCounter:CounterUDB:hwCapture\ ,
            f0_load => \PositionCounter:CounterUDB:hwCapture\ ,
            ce0_comb => \PositionCounter:CounterUDB:per_equal\ ,
            z0_comb => \PositionCounter:CounterUDB:status_1\ ,
            cl1_comb => \PositionCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \PositionCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \PositionCounter:CounterUDB:status_5\ ,
            chain_in => \PositionCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PositionCounter:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => Net_16620 ,
            status_0 => Net_16575 ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Door_Step_Dist:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_17151 ,
            clock => Net_17044 ,
            status_6 => \Door_Step_Dist:CounterUDB:status_6\ ,
            status_5 => \Door_Step_Dist:CounterUDB:status_5\ ,
            status_2 => \Door_Step_Dist:CounterUDB:overflow_status\ ,
            status_1 => \Door_Step_Dist:CounterUDB:status_1\ ,
            status_0 => \Door_Step_Dist:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_6959 ,
            clock => Net_14644 ,
            status_3 => \PWM:PWMUDB:status_3\ ,
            status_2 => \PWM:PWMUDB:status_2\ ,
            status_0 => \PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PositionCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_14259 ,
            status_6 => \PositionCounter:CounterUDB:status_6\ ,
            status_5 => \PositionCounter:CounterUDB:status_5\ ,
            status_4 => \PositionCounter:CounterUDB:hwCapture\ ,
            status_2 => \PositionCounter:CounterUDB:status_2\ ,
            status_1 => \PositionCounter:CounterUDB:status_1\ ,
            status_0 => \PositionCounter:CounterUDB:status_0\ ,
            interrupt => Net_14312 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC:nrq\ ,
            out => \ADC:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_14259 ,
            in => Net_14301_local ,
            out => Net_14304 );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => Net_16620 ,
            in => Net_16619_local ,
            out => Net_16623 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => Net_16620 ,
            control_7 => \ADC:bSAR_SEQ:control_7\ ,
            control_6 => \ADC:bSAR_SEQ:control_6\ ,
            control_5 => \ADC:bSAR_SEQ:control_5\ ,
            control_4 => \ADC:bSAR_SEQ:control_4\ ,
            control_3 => \ADC:bSAR_SEQ:control_3\ ,
            control_2 => \ADC:bSAR_SEQ:control_2\ ,
            control_1 => \ADC:bSAR_SEQ:load_period\ ,
            control_0 => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ControlMode:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ControlMode:control_7\ ,
            control_6 => \ControlMode:control_6\ ,
            control_5 => \ControlMode:control_5\ ,
            control_4 => \ControlMode:control_4\ ,
            control_3 => \ControlMode:control_3\ ,
            control_2 => \ControlMode:control_2\ ,
            control_1 => \ControlMode:control_1\ ,
            control_0 => ControlModeWire );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Door_GO:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_17044 ,
            control_7 => \Door_GO:control_7\ ,
            control_6 => \Door_GO:control_6\ ,
            control_5 => \Door_GO:control_5\ ,
            control_4 => \Door_GO:control_4\ ,
            control_3 => \Door_GO:control_3\ ,
            control_2 => \Door_GO:control_2\ ,
            control_1 => \Door_GO:control_1\ ,
            control_0 => Net_17151 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Door_Motor_Speed:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_17044 ,
            control_7 => \Door_Motor_Speed:PWMUDB:control_7\ ,
            control_6 => \Door_Motor_Speed:PWMUDB:control_6\ ,
            control_5 => \Door_Motor_Speed:PWMUDB:control_5\ ,
            control_4 => \Door_Motor_Speed:PWMUDB:control_4\ ,
            control_3 => \Door_Motor_Speed:PWMUDB:control_3\ ,
            control_2 => \Door_Motor_Speed:PWMUDB:control_2\ ,
            control_1 => \Door_Motor_Speed:PWMUDB:control_1\ ,
            control_0 => \Door_Motor_Speed:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Door_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_17044 ,
            control_7 => \Door_Step_Dist:CounterUDB:control_7\ ,
            control_6 => \Door_Step_Dist:CounterUDB:control_6\ ,
            control_5 => \Door_Step_Dist:CounterUDB:control_5\ ,
            control_4 => \Door_Step_Dist:CounterUDB:control_4\ ,
            control_3 => \Door_Step_Dist:CounterUDB:control_3\ ,
            control_2 => \Door_Step_Dist:CounterUDB:control_2\ ,
            control_1 => \Door_Step_Dist:CounterUDB:control_1\ ,
            control_0 => \Door_Step_Dist:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_14644 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PhaseControl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PhaseControl:control_7\ ,
            control_6 => \PhaseControl:control_6\ ,
            control_5 => Net_16796 ,
            control_4 => Net_16797 ,
            control_3 => Net_16760 ,
            control_2 => Net_16725 ,
            control_1 => Net_16724 ,
            control_0 => Net_16769 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\PositionCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_14259 ,
            control_7 => \PositionCounter:CounterUDB:control_7\ ,
            control_6 => \PositionCounter:CounterUDB:control_6\ ,
            control_5 => \PositionCounter:CounterUDB:control_5\ ,
            control_4 => \PositionCounter:CounterUDB:control_4\ ,
            control_3 => \PositionCounter:CounterUDB:control_3\ ,
            control_2 => \PositionCounter:CounterUDB:control_2\ ,
            control_1 => \PositionCounter:CounterUDB:control_1\ ,
            control_0 => \PositionCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SSI_Enable:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SSI_Enable:control_7\ ,
            control_6 => \SSI_Enable:control_6\ ,
            control_5 => \SSI_Enable:control_5\ ,
            control_4 => \SSI_Enable:control_4\ ,
            control_3 => \SSI_Enable:control_3\ ,
            control_2 => \SSI_Enable:control_2\ ,
            control_1 => \SSI_Enable:control_1\ ,
            control_0 => Net_14059 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StartStop:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StartStop:control_7\ ,
            control_6 => \StartStop:control_6\ ,
            control_5 => \StartStop:control_5\ ,
            control_4 => \StartStop:control_4\ ,
            control_3 => \StartStop:control_3\ ,
            control_2 => \StartStop:control_2\ ,
            control_1 => \StartStop:control_1\ ,
            control_0 => Net_13954 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => Net_16620 ,
            load => \ADC:bSAR_SEQ:load_period\ ,
            enable => \ADC:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC:bSAR_SEQ:count_6\ ,
            count_5 => \ADC:ch_addr_5\ ,
            count_4 => \ADC:ch_addr_4\ ,
            count_3 => \ADC:ch_addr_3\ ,
            count_2 => \ADC:ch_addr_2\ ,
            count_1 => \ADC:ch_addr_1\ ,
            count_0 => \ADC:ch_addr_0\ ,
            tc => \ADC:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000101"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Door_Bumper_ISR
        PORT MAP (
            interrupt => Net_18044 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_16575 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_13680 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_ADC
        PORT MAP (
            interrupt => Net_16575 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_SSI_Read
        PORT MAP (
            interrupt => Net_19257 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_SSI_Write
        PORT MAP (
            interrupt => Net_19325 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_position
        PORT MAP (
            interrupt => Net_14312 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    8 :    0 :    8 : 100.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   32 :   40 :   72 :  44.44%
UDB Macrocells                :  125 :   67 :  192 :  65.10%
UDB Unique Pterms             :  159 :  225 :  384 :  41.41%
UDB Total Pterms              :  166 :      :      : 
UDB Datapath Cells            :   10 :   14 :   24 :  41.67%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
             Status Registers :    1 
            StatusI Registers :    3 
                   Sync Cells :    3 (in 1 status cell)
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :   11 :   13 :   24 :  45.83%
            Control Registers :   10 
                 Count7 Cells :    1 
DMA Channels                  :    2 :   22 :   24 :   8.33%
Interrupts                    :    7 :   25 :   32 :  21.88%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    1 :    0 :    1 : 100.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.354ms
Tech mapping phase: Elapsed time ==> 0s.938ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_12319" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12321" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12323" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12324" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12326" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12328" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12329" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12331" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12333" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12334" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12336" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12338" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12339" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12341" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12343" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12344" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12346" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12348" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12349" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12351" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12353" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12354" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12356" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12358" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12359" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12361" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12363" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12364" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12366" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12368" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12369" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12371" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12373" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12374" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12376" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12378" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12379" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12381" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12383" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12384" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12386" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12388" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12389" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12390" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12391" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12392" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12393" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12394" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12395" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12396" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12397" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12398" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12399" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12400" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12401" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12402" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12403" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_12404" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_BY(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Current_HB1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Current_HB2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Current_HB3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Door_Bumper_Port(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Door_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Door_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Door_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Door_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Door_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Door_StepSizeB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HB1_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : HB1_En_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : HB2_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : HB2_En_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : HB3_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : HB3_En_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RotarySensor_Ncc(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RotarySensor_SSI_CLK(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RotarySensor_SSI_DIO(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RotarySensor_U(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RotarySensor_V(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RotarySensor_W(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Rotary_PWM(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Rx_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Tx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Xacc(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Yacc(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Zacc(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \Door_Power:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 60% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(6)][IoId=(4)] : CAN_BY(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Current_HB1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Current_HB2(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Current_HB3(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Door_Bumper_Port(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : Door_CurrentRef(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Door_Direction(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Door_Enable(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Door_Step(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Door_StepSizeA(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Door_StepSizeB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : HB1_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : HB1_En_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : HB2_1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : HB2_En_1(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : HB3_1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : HB3_En_1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : RotarySensor_Ncc(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : RotarySensor_SSI_CLK(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : RotarySensor_SSI_DIO(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RotarySensor_U(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RotarySensor_V(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RotarySensor_W(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Rotary_PWM(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Rx_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Tx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Xacc(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Yacc(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Zacc(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:SAR:vRef_Vdda_1\
VIDAC[1]@[FFB(VIDAC,1)] : \Door_Power:viDAC8\

Analog Placement phase: Elapsed time ==> 7s.498ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_2803\ {
    sar_0_vplus
  }
  Net: Net_7675 {
    p2_3
  }
  Net: Net_7676 {
    p2_1
  }
  Net: Net_7678 {
    p2_2
  }
  Net: Net_11442 {
    p1_5
  }
  Net: Net_11443 {
    p1_6
  }
  Net: Net_11445 {
    p1_7
  }
  Net: Net_12319 {
  }
  Net: Net_12321 {
  }
  Net: Net_12323 {
  }
  Net: Net_12324 {
  }
  Net: Net_12326 {
  }
  Net: Net_12328 {
  }
  Net: Net_12329 {
  }
  Net: Net_12331 {
  }
  Net: Net_12333 {
  }
  Net: Net_12334 {
  }
  Net: Net_12336 {
  }
  Net: Net_12338 {
  }
  Net: Net_12339 {
  }
  Net: Net_12341 {
  }
  Net: Net_12343 {
  }
  Net: Net_12344 {
  }
  Net: Net_12346 {
  }
  Net: Net_12348 {
  }
  Net: Net_12349 {
  }
  Net: Net_12351 {
  }
  Net: Net_12353 {
  }
  Net: Net_12354 {
  }
  Net: Net_12356 {
  }
  Net: Net_12358 {
  }
  Net: Net_12359 {
  }
  Net: Net_12361 {
  }
  Net: Net_12363 {
  }
  Net: Net_12364 {
  }
  Net: Net_12366 {
  }
  Net: Net_12368 {
  }
  Net: Net_12369 {
  }
  Net: Net_12371 {
  }
  Net: Net_12373 {
  }
  Net: Net_12374 {
  }
  Net: Net_12376 {
  }
  Net: Net_12378 {
  }
  Net: Net_12379 {
  }
  Net: Net_12381 {
  }
  Net: Net_12383 {
  }
  Net: Net_12384 {
  }
  Net: Net_12386 {
  }
  Net: Net_12388 {
  }
  Net: Net_12389 {
  }
  Net: Net_12390 {
  }
  Net: Net_12391 {
  }
  Net: Net_12392 {
  }
  Net: Net_12393 {
  }
  Net: Net_12394 {
  }
  Net: Net_12395 {
  }
  Net: Net_12396 {
  }
  Net: Net_12397 {
  }
  Net: Net_12398 {
  }
  Net: Net_12399 {
  }
  Net: Net_12400 {
  }
  Net: Net_12401 {
  }
  Net: Net_12402 {
  }
  Net: Net_12403 {
  }
  Net: Net_12404 {
  }
  Net: Net_16962 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p15_3
    p15_3
  }
  Net: \ADC:SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:SAR:Net_215\ {
  }
  Net: \ADC:SAR:Net_248\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \Door_Power:Net_77\ {
  }
  Net: AmuxNet::\ADC:AMuxHw_2\ {
    sar_0_vplus
    agl2_x_sar_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_6
    agl3_x_sar_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    agl1_x_sar_0_vplus
    agl1
    agl1_x_agr1
    agr1
    agr1_x_p1_5
    agl2_x_p2_2
    agl1_x_p2_1
    agl3_x_p2_3
    p1_6
    p1_7
    p1_5
    p2_2
    p2_1
    p2_3
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_16962
  amuxbusr_x_vidac_1_vout                          -> Net_16962
  amuxbusr                                         -> Net_16962
  amuxbusr_x_p15_3                                 -> Net_16962
  p15_3                                            -> Net_16962
  sar_0_vrefhi                                     -> \ADC:SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:SAR:Net_126\
  sar_0_vminus                                     -> \ADC:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:SAR:Net_248\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:SAR:Net_248\
  sar_0_vref_vdda_vdda_2                           -> \ADC:SAR:Net_248\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:SAR:Net_248\
  sar_0_vref                                       -> \ADC:SAR:Net_248\
  sar_0_vplus                                      -> \ADC:Net_2803\
  p2_3                                             -> Net_7675
  p2_1                                             -> Net_7676
  p2_2                                             -> Net_7678
  p1_5                                             -> Net_11442
  p1_6                                             -> Net_11443
  p1_7                                             -> Net_11445
  agl2_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl2                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl2_x_agr2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr2                                             -> AmuxNet::\ADC:AMuxHw_2\
  agr2_x_p1_6                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl3                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_agr3                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr3                                             -> AmuxNet::\ADC:AMuxHw_2\
  agr3_x_p1_7                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_sar_0_vplus                               -> AmuxNet::\ADC:AMuxHw_2\
  agl1                                             -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_agr1                                      -> AmuxNet::\ADC:AMuxHw_2\
  agr1                                             -> AmuxNet::\ADC:AMuxHw_2\
  agr1_x_p1_5                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl2_x_p2_2                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl1_x_p2_1                                      -> AmuxNet::\ADC:AMuxHw_2\
  agl3_x_p2_3                                      -> AmuxNet::\ADC:AMuxHw_2\
}
Mux Info {
  Mux: \ADC:AMuxHw_2\ {
     Mouth: \ADC:Net_2803\
     Guts:  AmuxNet::\ADC:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_7675
      Outer: agl3_x_p2_3
      Inner: __open__
      Path {
        p2_3
        agl3_x_p2_3
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_7676
      Outer: agl1_x_p2_1
      Inner: __open__
      Path {
        p2_1
        agl1_x_p2_1
        agl1
        agl1_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_7678
      Outer: agl2_x_p2_2
      Inner: __open__
      Path {
        p2_2
        agl2_x_p2_2
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_11442
      Outer: agr1_x_p1_5
      Inner: agl1_x_agr1
      Path {
        p1_5
        agr1_x_p1_5
        agr1
        agl1_x_agr1
        agl1
        agl1_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 4 {
      Net:   Net_11443
      Outer: agr2_x_p1_6
      Inner: agl2_x_agr2
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agl2_x_agr2
        agl2
        agl2_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 5 {
      Net:   Net_11445
      Outer: agr3_x_p1_7
      Inner: agl3_x_agr3
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agl3_x_agr3
        agl3
        agl3_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 6 {
      Net:   Net_12319
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_12321
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_12323
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_12324
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_12326
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_12328
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_12329
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_12331
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_12333
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_12334
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_12336
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_12338
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_12339
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_12341
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_12343
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_12344
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_12346
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_12348
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_12349
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_12351
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_12353
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_12354
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_12356
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_12358
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_12359
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_12361
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_12363
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_12364
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_12366
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_12368
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_12369
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_12371
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_12373
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_12374
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_12376
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_12378
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_12379
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_12381
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_12383
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_12384
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_12386
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_12388
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_12389
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_12390
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_12391
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_12392
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_12393
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_12394
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_12395
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_12396
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_12397
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_12398
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_12399
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_12400
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_12401
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_12402
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_12403
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_12404
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.469ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 6.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            3.46
               Macrocells :            2.60
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.024ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 910, final cost is 910 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.75 :       5.21
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_16690, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14059
        );
        Output = Net_16690 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PositionCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:cmp_out_i\
        );
        Output = \PositionCounter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PositionCounter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:per_equal\ * 
              !\PositionCounter:CounterUDB:overflow_reg_i\
        );
        Output = \PositionCounter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PositionCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:per_equal\
        );
        Output = \PositionCounter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PositionCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PositionCounter:CounterUDB:cmp_out_i\ * 
              !\PositionCounter:CounterUDB:prevCompare\
        );
        Output = \PositionCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PositionCounter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_14259 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PositionCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \PositionCounter:CounterUDB:hwCapture\ ,
        f0_load => \PositionCounter:CounterUDB:hwCapture\ ,
        ce0_comb => \PositionCounter:CounterUDB:per_equal\ ,
        z0_comb => \PositionCounter:CounterUDB:status_1\ ,
        cl1_comb => \PositionCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \PositionCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \PositionCounter:CounterUDB:status_5\ ,
        chain_in => \PositionCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PositionCounter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\PositionCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_14259 ,
        status_6 => \PositionCounter:CounterUDB:status_6\ ,
        status_5 => \PositionCounter:CounterUDB:status_5\ ,
        status_4 => \PositionCounter:CounterUDB:hwCapture\ ,
        status_2 => \PositionCounter:CounterUDB:status_2\ ,
        status_1 => \PositionCounter:CounterUDB:status_1\ ,
        status_0 => \PositionCounter:CounterUDB:status_0\ ,
        interrupt => Net_14312 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_19257, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14059 * Net_16713_local
        );
        Output = Net_19257 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_19325, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_14059 * Net_16713_local
        );
        Output = Net_19325 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\SSI_Enable:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SSI_Enable:control_7\ ,
        control_6 => \SSI_Enable:control_6\ ,
        control_5 => \SSI_Enable:control_5\ ,
        control_4 => \SSI_Enable:control_4\ ,
        control_3 => \SSI_Enable:control_3\ ,
        control_2 => \SSI_Enable:control_2\ ,
        control_1 => \SSI_Enable:control_1\ ,
        control_0 => Net_14059 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => Net_16620 ,
        in => Net_16619_local ,
        out => Net_16623 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PositionCounter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14325 * \PositionCounter:CounterUDB:prevCapture\
        );
        Output = \PositionCounter:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PositionCounter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14325
        );
        Output = \PositionCounter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PositionCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14325 * \PositionCounter:CounterUDB:control_7\ * 
              !\PositionCounter:CounterUDB:count_stored_i\ * Net_14304
        );
        Output = \PositionCounter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PositionCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14259) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14304
        );
        Output = \PositionCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PositionCounter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_14259 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \PositionCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \PositionCounter:CounterUDB:hwCapture\ ,
        f0_load => \PositionCounter:CounterUDB:hwCapture\ ,
        chain_out => \PositionCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PositionCounter:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * \ADC:ch_addr_5\
            + !\ADC:AMuxHw_2_Decoder_old_id_4\ * \ADC:ch_addr_4\
            + !\ADC:AMuxHw_2_Decoder_old_id_3\ * \ADC:ch_addr_3\
            + !\ADC:AMuxHw_2_Decoder_old_id_2\ * \ADC:ch_addr_2\
            + \ADC:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\PositionCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_14259 ,
        control_7 => \PositionCounter:CounterUDB:control_7\ ,
        control_6 => \PositionCounter:CounterUDB:control_6\ ,
        control_5 => \PositionCounter:CounterUDB:control_5\ ,
        control_4 => \PositionCounter:CounterUDB:control_4\ ,
        control_3 => \PositionCounter:CounterUDB:control_3\ ,
        control_2 => \PositionCounter:CounterUDB:control_2\ ,
        control_1 => \PositionCounter:CounterUDB:control_1\ ,
        control_0 => \PositionCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_14259 ,
        in => Net_14301_local ,
        out => Net_14304 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_2\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_3\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_5\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_4\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\StartStop:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StartStop:control_7\ ,
        control_6 => \StartStop:control_6\ ,
        control_5 => \StartStop:control_5\ ,
        control_4 => \StartStop:control_4\ ,
        control_3 => \StartStop:control_3\ ,
        control_2 => \StartStop:control_2\ ,
        control_1 => \StartStop:control_1\ ,
        control_0 => Net_13954 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_16575
            + \ADC:Net_3935\
        );
        Output = \ADC:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Step_Dist:CounterUDB:per_equal\ * 
              !\Door_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Door_Step_Dist:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_16575, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\ * !\ADC:bSAR_SEQ:nrq_reg\
        );
        Output = Net_16575 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:bSAR_SEQ:soc_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              Net_16623
        );
        Output = \ADC:bSAR_SEQ:soc_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:bSAR_SEQ:soc_in\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              !\ADC:bSAR_SEQ:soc_reg\ * Net_16623
        );
        Output = \ADC:bSAR_SEQ:soc_in\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_17151 ,
        chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u1\

statuscell: Name =\ADC:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => Net_16620 ,
        status_0 => Net_16575 ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_17757, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161 * !Net_16882
        );
        Output = Net_17757 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161
        );
        Output = \Door_Step_Dist:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_17151 * \Door_Step_Dist:CounterUDB:disable_run_i\
            + !Net_17151 * \Door_Step_Dist:CounterUDB:per_equal\ * 
              !\Door_Step_Dist:CounterUDB:overflow_reg_i\
        );
        Output = \Door_Step_Dist:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_17161, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Motor_Speed:PWMUDB:runmode_enable\ * 
              \Door_Motor_Speed:PWMUDB:cmp1_less\
        );
        Output = Net_17161 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_17161 * \Door_Step_Dist:CounterUDB:control_7\ * 
              !\Door_Step_Dist:CounterUDB:disable_run_i\ * 
              !\Door_Step_Dist:CounterUDB:count_stored_i\
        );
        Output = \Door_Step_Dist:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_16882, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Door_Step_Dist:CounterUDB:cmp_less\
        );
        Output = Net_16882 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Step_Dist:CounterUDB:per_equal\
        );
        Output = \Door_Step_Dist:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Door_Step_Dist:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Door_Step_Dist:CounterUDB:cmp_less\ * !Net_16882
        );
        Output = \Door_Step_Dist:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_17151 ,
        ce0_comb => \Door_Step_Dist:CounterUDB:per_equal\ ,
        z0_comb => \Door_Step_Dist:CounterUDB:status_1\ ,
        cl1_comb => \Door_Step_Dist:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \Door_Step_Dist:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Door_Step_Dist:CounterUDB:status_5\ ,
        chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\Door_Step_Dist:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_17151 ,
        clock => Net_17044 ,
        status_6 => \Door_Step_Dist:CounterUDB:status_6\ ,
        status_5 => \Door_Step_Dist:CounterUDB:status_5\ ,
        status_2 => \Door_Step_Dist:CounterUDB:overflow_status\ ,
        status_1 => \Door_Step_Dist:CounterUDB:status_1\ ,
        status_0 => \Door_Step_Dist:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Door_Step_Dist:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_17044 ,
        control_7 => \Door_Step_Dist:CounterUDB:control_7\ ,
        control_6 => \Door_Step_Dist:CounterUDB:control_6\ ,
        control_5 => \Door_Step_Dist:CounterUDB:control_5\ ,
        control_4 => \Door_Step_Dist:CounterUDB:control_4\ ,
        control_3 => \Door_Step_Dist:CounterUDB:control_3\ ,
        control_2 => \Door_Step_Dist:CounterUDB:control_2\ ,
        control_1 => \Door_Step_Dist:CounterUDB:control_1\ ,
        control_0 => \Door_Step_Dist:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC:AMuxHw_2_Decoder_old_id_5\ * !\ADC:ch_addr_5\
            + \ADC:AMuxHw_2_Decoder_old_id_4\ * !\ADC:ch_addr_4\
            + \ADC:AMuxHw_2_Decoder_old_id_3\ * !\ADC:ch_addr_3\
            + \ADC:AMuxHw_2_Decoder_old_id_2\ * !\ADC:ch_addr_2\
            + !\ADC:AMuxHw_2_Decoder_old_id_1\ * \ADC:ch_addr_1\
            + \ADC:AMuxHw_2_Decoder_old_id_1\ * !\ADC:ch_addr_1\
            + !\ADC:AMuxHw_2_Decoder_old_id_0\ * \ADC:ch_addr_0\
            + \ADC:AMuxHw_2_Decoder_old_id_0\ * !\ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_1\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:ch_addr_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Door_Motor_Speed:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => \Door_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Door_Motor_Speed:PWMUDB:runmode_enable\ ,
        cl0_comb => \Door_Motor_Speed:PWMUDB:cmp1_less\ ,
        z0_comb => \Door_Motor_Speed:PWMUDB:tc_i\ ,
        chain_in => \Door_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Door_Motor_Speed:PWMUDB:sP16:pwmdp:u0\

synccell: Name =\ADC:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC:nrq\ ,
        out => \ADC:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_12311 * !\ADC:bSAR_SEQ:load_period\
        );
        Output = \ADC:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:bSAR_SEQ:state_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * !\ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\
            + \ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:bSAR_SEQ:state_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC:soc_out\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)
        Main Equation            : 2 pterms
        (
              !\ADC:soc_out\ * \ADC:Net_3830\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:state_1\ * !\ADC:bSAR_SEQ:cnt_tc\
            + !\ADC:soc_out\ * !\ADC:bSAR_SEQ:load_period\ * 
              \ADC:bSAR_SEQ:soc_in\ * !\ADC:bSAR_SEQ:state_1\
        );
        Output = \ADC:soc_out\ (fanout=3)
        Properties               : 
        {
        }
}

count7cell: Name =\ADC:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => Net_16620 ,
        load => \ADC:bSAR_SEQ:load_period\ ,
        enable => \ADC:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC:bSAR_SEQ:count_6\ ,
        count_5 => \ADC:ch_addr_5\ ,
        count_4 => \ADC:ch_addr_4\ ,
        count_3 => \ADC:ch_addr_3\ ,
        count_2 => \ADC:ch_addr_2\ ,
        count_1 => \ADC:ch_addr_1\ ,
        count_0 => \ADC:ch_addr_0\ ,
        tc => \ADC:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000101"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC:bSAR_SEQ:enable\)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Reset  = (Net_6959)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM:PWMUDB:prevCompare1\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6959, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * !CounterOutput_2 * !CounterOutput_1 * 
              !CounterOutput_0 * !\EdgeDetect_1:last\ * !ControlModeWire
            + !\EdgeDetect_1:last\ * Net_16769 * ControlModeWire
        );
        Output = Net_6959 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * !CounterOutput_2 * !CounterOutput_1 * 
              !CounterOutput_0 * !ControlModeWire
            + Net_16769 * ControlModeWire
        );
        Output = \EdgeDetect_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_12638, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * !CounterOutput_2 * 
              !CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16769 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16724 * ControlModeWire
        );
        Output = Net_12638 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:cmp1_less\
        );
        Output = \PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_13955, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_13955 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_14644 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_6959 ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM:PWMUDB:status_3\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\ADC:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => Net_16620 ,
        control_7 => \ADC:bSAR_SEQ:control_7\ ,
        control_6 => \ADC:bSAR_SEQ:control_6\ ,
        control_5 => \ADC:bSAR_SEQ:control_5\ ,
        control_4 => \ADC:bSAR_SEQ:control_4\ ,
        control_3 => \ADC:bSAR_SEQ:control_3\ ,
        control_2 => \ADC:bSAR_SEQ:control_2\ ,
        control_1 => \ADC:bSAR_SEQ:load_period\ ,
        control_0 => \ADC:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:tc_i\
        );
        Output = \PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_14644) => Global
            Reset  = (Net_6959)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_16568, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + !CounterOutput_2 * !CounterOutput_1 * !CounterOutput_0 * 
              !ControlModeWire
            + CounterOutput_2 * CounterOutput_1 * !ControlModeWire
            + CounterOutput_1 * CounterOutput_0 * !ControlModeWire
            + !Net_16724 * !Net_16725 * !Net_16797 * !Net_16796 * 
              ControlModeWire
        );
        Output = Net_16568 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_6959 ,
        clock => Net_14644 ,
        status_3 => \PWM:PWMUDB:status_3\ ,
        status_2 => \PWM:PWMUDB:status_2\ ,
        status_0 => \PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_14644 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_17151 ,
        chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u0\
    Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\Door_GO:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_17044 ,
        control_7 => \Door_GO:control_7\ ,
        control_6 => \Door_GO:control_6\ ,
        control_5 => \Door_GO:control_5\ ,
        control_4 => \Door_GO:control_4\ ,
        control_3 => \Door_GO:control_3\ ,
        control_2 => \Door_GO:control_2\ ,
        control_1 => \Door_GO:control_1\ ,
        control_0 => Net_17151 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Door_Motor_Speed:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17044) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Door_Motor_Speed:PWMUDB:control_7\
        );
        Output = \Door_Motor_Speed:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Door_Step_Dist:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Door_Step_Dist:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_17151 ,
        chain_in => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \Door_Step_Dist:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u1\
    Next in chain : \Door_Step_Dist:CounterUDB:sC32:counterdp:u3\

controlcell: Name =\Door_Motor_Speed:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_17044 ,
        control_7 => \Door_Motor_Speed:PWMUDB:control_7\ ,
        control_6 => \Door_Motor_Speed:PWMUDB:control_6\ ,
        control_5 => \Door_Motor_Speed:PWMUDB:control_5\ ,
        control_4 => \Door_Motor_Speed:PWMUDB:control_4\ ,
        control_3 => \Door_Motor_Speed:PWMUDB:control_3\ ,
        control_2 => \Door_Motor_Speed:PWMUDB:control_2\ ,
        control_1 => \Door_Motor_Speed:PWMUDB:control_1\ ,
        control_0 => \Door_Motor_Speed:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_16524, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_16524 * !\FreqDiv_1:not_last_reset\
            + !Net_16524 * \FreqDiv_1:count_3\ * !\FreqDiv_1:count_2\ * 
              !\FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
            + Net_16524 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_3\ * 
              \FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              !\FreqDiv_1:count_0\
        );
        Output = Net_16524 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_3\ * 
              !\FreqDiv_1:count_2\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_2\ * 
              \FreqDiv_1:count_1\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_2\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Door_Motor_Speed:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_17044 ,
        cs_addr_2 => \Door_Motor_Speed:PWMUDB:tc_i\ ,
        cs_addr_1 => \Door_Motor_Speed:PWMUDB:runmode_enable\ ,
        chain_out => \Door_Motor_Speed:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Door_Motor_Speed:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\ControlMode:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ControlMode:control_7\ ,
        control_6 => \ControlMode:control_6\ ,
        control_5 => \ControlMode:control_5\ ,
        control_4 => \ControlMode:control_4\ ,
        control_3 => \ControlMode:control_3\ ,
        control_2 => \ControlMode:control_2\ ,
        control_1 => \ControlMode:control_1\ ,
        control_0 => ControlModeWire );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_13915, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * !CounterOutput_2 * 
              CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16725 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16760 * ControlModeWire
        );
        Output = Net_13915 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=CounterOutput_1, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 2 pterms
        !(
              !CounterOutput_3 * CounterOutput_2 * !CounterOutput_1
            + !CounterOutput_0
        );
        Output = CounterOutput_1 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=CounterOutput_2, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 2 pterms
        (
              !CounterOutput_3 * CounterOutput_2 * CounterOutput_0
            + CounterOutput_1 * CounterOutput_0
        );
        Output = CounterOutput_2 (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=CounterOutput_0, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = CounterOutput_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16620) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC:AMuxHw_2_Decoder_is_active\ * 
              \ADC:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_14644 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_6959 ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PhaseControl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PhaseControl:control_7\ ,
        control_6 => \PhaseControl:control_6\ ,
        control_5 => Net_16796 ,
        control_4 => Net_16797 ,
        control_3 => Net_16760 ,
        control_2 => Net_16725 ,
        control_1 => Net_16724 ,
        control_0 => Net_16769 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_16567, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + CounterOutput_2 * CounterOutput_0 * !ControlModeWire
            + CounterOutput_1 * !CounterOutput_0 * !ControlModeWire
            + !Net_16769 * !Net_16724 * !Net_16760 * !Net_16797 * 
              ControlModeWire
        );
        Output = Net_16567 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_16561, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_13954 * Net_13955 * !CounterOutput_3 * CounterOutput_2 * 
              !CounterOutput_1 * !ControlModeWire
            + Net_13954 * Net_13955 * Net_16797 * ControlModeWire
            + Net_13954 * Net_13955 * Net_16796 * ControlModeWire
        );
        Output = Net_16561 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_16566, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_13954
            + CounterOutput_3 * !ControlModeWire
            + !CounterOutput_2 * !CounterOutput_1 * CounterOutput_0 * 
              !ControlModeWire
            + CounterOutput_2 * CounterOutput_1 * !ControlModeWire
            + CounterOutput_2 * !CounterOutput_0 * !ControlModeWire
            + !Net_16769 * !Net_16725 * !Net_16760 * !Net_16796 * 
              ControlModeWire
        );
        Output = Net_16566 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=CounterOutput_3, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_16787) => Global
            Clock Enable: PosEdge(Net_16524)
        Main Equation            : 1 pterm
        (
              CounterOutput_2 * CounterOutput_1 * CounterOutput_0
        );
        Output = CounterOutput_3 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Door_Bumper_ISR
        PORT MAP (
            interrupt => Net_18044 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_16575 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_ADC
        PORT MAP (
            interrupt => Net_16575 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_SSI_Read
        PORT MAP (
            interrupt => Net_19257 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_SSI_Write
        PORT MAP (
            interrupt => Net_19325 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_position
        PORT MAP (
            interrupt => Net_14312 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_13680 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\ADC:FinalBuf\
        PORT MAP (
            dmareq => \ADC:Net_3698\ ,
            termin => zero ,
            termout => \ADC:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\ADC:TempBuf\
        PORT MAP (
            dmareq => \ADC:Net_3830\ ,
            termin => zero ,
            termout => \ADC:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = HB1_En_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB1_En_1(0)__PA ,
        input => Net_16566 ,
        pad => HB1_En_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = HB1_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB1_1(0)__PA ,
        input => Net_13915 ,
        pad => HB1_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HB2_En_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB2_En_1(0)__PA ,
        input => Net_16567 ,
        pad => HB2_En_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = HB2_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB2_1(0)__PA ,
        input => Net_12638 ,
        pad => HB2_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Rotary_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rotary_PWM(0)__PA ,
        fb => Net_14325 ,
        pad => Rotary_PWM(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Xacc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Xacc(0)__PA ,
        analog_term => Net_11442 ,
        pad => Xacc(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_3\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Yacc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Yacc(0)__PA ,
        analog_term => Net_11443 ,
        pad => Yacc(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_4\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Zacc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Zacc(0)__PA ,
        analog_term => Net_11445 ,
        pad => Zacc(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_5\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Current_HB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_HB2(0)__PA ,
        analog_term => Net_7676 ,
        pad => Current_HB2(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Current_HB3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_HB3(0)__PA ,
        analog_term => Net_7678 ,
        pad => Current_HB3(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_2\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Current_HB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Current_HB1(0)__PA ,
        analog_term => Net_7675 ,
        pad => Current_HB1(0)_PAD ,
        input => \ADC:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Door_Bumper_Port(0)
    Attributes:
        Alias: Door_Bumper_Port_Open_Limit
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_Bumper_Port(0)__PA ,
        fb => Net_18044 ,
        pad => Door_Bumper_Port(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = HB3_En_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB3_En_1(0)__PA ,
        input => Net_16568 ,
        pad => HB3_En_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = HB3_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HB3_1(0)__PA ,
        input => Net_16561 ,
        pad => HB3_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = RotarySensor_SSI_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_SSI_CLK(0)__PA ,
        input => Net_19257 ,
        pad => RotarySensor_SSI_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RotarySensor_SSI_DIO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_SSI_DIO(0)__PA ,
        pad => RotarySensor_SSI_DIO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RotarySensor_Ncc(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_Ncc(0)__PA ,
        input => Net_16690 ,
        pad => RotarySensor_Ncc(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = CAN_BY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_BY(0)__PA ,
        pad => CAN_BY(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RotarySensor_U(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_U(0)__PA ,
        pad => RotarySensor_U(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RotarySensor_V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_V(0)__PA ,
        pad => RotarySensor_V(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RotarySensor_W(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RotarySensor_W(0)__PA ,
        pad => RotarySensor_W(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Door_StepSizeB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_StepSizeB(0)__PA ,
        pad => Door_StepSizeB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Door_StepSizeA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_StepSizeA(0)__PA ,
        pad => Door_StepSizeA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Door_Step(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_Step(0)__PA ,
        input => Net_17757 ,
        pad => Door_Step(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Door_Enable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_Enable(0)__PA ,
        pad => Door_Enable(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_11 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_12 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = Door_Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_Direction(0)__PA ,
        pad => Door_Direction(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Door_CurrentRef(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Door_CurrentRef(0)__PA ,
        analog_term => Net_16962 ,
        pad => Door_CurrentRef(0)_PAD );
    Properties:
    {
    }

CAN Fixed Block group 0: 
    CAN Block @ [FFB(CAN,0)]: 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_13679 ,
            interrupt => Net_13680 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_14259 ,
            dclk_0 => Net_14259_local ,
            dclk_glb_1 => Net_14644 ,
            dclk_1 => Net_14644_local ,
            dclk_glb_2 => Net_16620 ,
            dclk_2 => Net_16620_local ,
            dclk_glb_3 => Net_14301 ,
            dclk_3 => Net_14301_local ,
            dclk_glb_4 => Net_17044 ,
            dclk_4 => Net_17044_local ,
            dclk_glb_5 => Net_16713 ,
            dclk_5 => Net_16713_local ,
            dclk_glb_6 => Net_16787 ,
            dclk_6 => Net_16787_local ,
            dclk_glb_7 => Net_16619 ,
            dclk_7 => Net_16619_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: 
    VIDAC Block @ [FFB(VIDAC,1)]: 
    vidaccell: Name =\Door_Power:viDAC8\
        PORT MAP (
            vout => Net_16962 ,
            iout => \Door_Power:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: 
    Vref Block @ [FFB(Vref,13)]: 
    vrefcell: Name =\ADC:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:SAR:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC:Net_2803\ ,
            vminus => \ADC:SAR:Net_126\ ,
            ext_pin => \ADC:SAR:Net_215\ ,
            vrefhi_out => \ADC:SAR:Net_126\ ,
            vref => \ADC:SAR:Net_248\ ,
            clk_udb => Net_16620_local ,
            sof_udb => \ADC:soc_out\ ,
            irq => \ADC:SAR:Net_252\ ,
            next => Net_12311 ,
            data_out_udb_11 => \ADC:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC:SAR:Net_207_0\ ,
            eof_udb => \ADC:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_12404 ,
            muxin_62 => Net_12403 ,
            muxin_61 => Net_12402 ,
            muxin_60 => Net_12401 ,
            muxin_59 => Net_12400 ,
            muxin_58 => Net_12399 ,
            muxin_57 => Net_12398 ,
            muxin_56 => Net_12397 ,
            muxin_55 => Net_12396 ,
            muxin_54 => Net_12395 ,
            muxin_53 => Net_12394 ,
            muxin_52 => Net_12393 ,
            muxin_51 => Net_12392 ,
            muxin_50 => Net_12391 ,
            muxin_49 => Net_12390 ,
            muxin_48 => Net_12389 ,
            muxin_47 => Net_12388 ,
            muxin_46 => Net_12386 ,
            muxin_45 => Net_12384 ,
            muxin_44 => Net_12383 ,
            muxin_43 => Net_12381 ,
            muxin_42 => Net_12379 ,
            muxin_41 => Net_12378 ,
            muxin_40 => Net_12376 ,
            muxin_39 => Net_12374 ,
            muxin_38 => Net_12373 ,
            muxin_37 => Net_12371 ,
            muxin_36 => Net_12369 ,
            muxin_35 => Net_12368 ,
            muxin_34 => Net_12366 ,
            muxin_33 => Net_12364 ,
            muxin_32 => Net_12363 ,
            muxin_31 => Net_12361 ,
            muxin_30 => Net_12359 ,
            muxin_29 => Net_12358 ,
            muxin_28 => Net_12356 ,
            muxin_27 => Net_12354 ,
            muxin_26 => Net_12353 ,
            muxin_25 => Net_12351 ,
            muxin_24 => Net_12349 ,
            muxin_23 => Net_12348 ,
            muxin_22 => Net_12346 ,
            muxin_21 => Net_12344 ,
            muxin_20 => Net_12343 ,
            muxin_19 => Net_12341 ,
            muxin_18 => Net_12339 ,
            muxin_17 => Net_12338 ,
            muxin_16 => Net_12336 ,
            muxin_15 => Net_12334 ,
            muxin_14 => Net_12333 ,
            muxin_13 => Net_12331 ,
            muxin_12 => Net_12329 ,
            muxin_11 => Net_12328 ,
            muxin_10 => Net_12326 ,
            muxin_9 => Net_12324 ,
            muxin_8 => Net_12323 ,
            muxin_7 => Net_12321 ,
            muxin_6 => Net_12319 ,
            muxin_5 => Net_11445 ,
            muxin_4 => Net_11443 ,
            muxin_3 => Net_11442 ,
            muxin_2 => Net_7678 ,
            muxin_1 => Net_7676 ,
            muxin_0 => Net_7675 ,
            hw_ctrl_en_63 => \ADC:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC:AMuxHw_2_Decoder_one_hot_6\ ,
            vout => \ADC:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   0 |   4 |     * |      NONE |         CMOS_OUT |             HB1_En_1(0) | In(Net_16566)
     |   5 |     * |      NONE |         CMOS_OUT |                HB1_1(0) | In(Net_13915)
     |   6 |     * |      NONE |         CMOS_OUT |             HB2_En_1(0) | In(Net_16567)
     |   7 |     * |      NONE |         CMOS_OUT |                HB2_1(0) | In(Net_12638)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |           Rotary_PWM(0) | FB(Net_14325)
     |   5 |     * |      NONE |      HI_Z_ANALOG |                 Xacc(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_3\), Analog(Net_11442)
     |   6 |     * |      NONE |      HI_Z_ANALOG |                 Yacc(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_4\), Analog(Net_11443)
     |   7 |     * |      NONE |      HI_Z_ANALOG |                 Zacc(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_5\), Analog(Net_11445)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   2 |   1 |     * |      NONE |      HI_Z_ANALOG |          Current_HB2(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_7676)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          Current_HB3(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_2\), Analog(Net_7678)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          Current_HB1(0) | In(\ADC:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_7675)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |     Door_Bumper_Port(0) | FB(Net_18044)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   4 |   2 |     * |      NONE |         CMOS_OUT |             HB3_En_1(0) | In(Net_16568)
     |   3 |     * |      NONE |         CMOS_OUT |                HB3_1(0) | In(Net_16561)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT | RotarySensor_SSI_CLK(0) | In(Net_19257)
     |   1 |     * |      NONE | RES_PULL_UP_DOWN | RotarySensor_SSI_DIO(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |     RotarySensor_Ncc(0) | In(Net_16690)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |               CAN_BY(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       RotarySensor_U(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       RotarySensor_V(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       RotarySensor_W(0) | 
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_HI |       Door_StepSizeB(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_HI |       Door_StepSizeA(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |            Door_Step(0) | In(Net_17757)
     |   3 |     * |      NONE |         CMOS_OUT |          Door_Enable(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                 Rx_1(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |                 Tx_1(0) | In(Net_12)
-----+-----+-------+-----------+------------------+-------------------------+--------------------------------------------------------
  15 |   2 |     * |      NONE |         CMOS_OUT |       Door_Direction(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |      Door_CurrentRef(0) | Analog(Net_16962)
-------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.022ms
Digital Placement phase: Elapsed time ==> 7s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.082ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in module-centrifuge-psoc_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.510ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 24s.357ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 24s.526ms
API generation phase: Elapsed time ==> 4s.168ms
Dependency generation phase: Elapsed time ==> 0s.051ms
Cleanup phase: Elapsed time ==> 0s.000ms
