<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Combinational Circuits | Digital Design Blog</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="header">
        <div class="header-content">
            <h1><a href="index.html">⚡ Digital Design Blog</a></h1>
            <div class="nav-links">
                <a href="index.html">Home</a>
                <a href="01_Digital_Logic_Basics.html">← Prev</a>
                <a href="03_Sequential_Circuits.html">Next →</a>
            </div>
        </div>
    </div>
    
    <div class="container">
        <div class="article-header">
            <span class="article-number">Part 2 of 10</span>
            <h1>Combinational Circuits</h1>
            <p class="subtitle">Output depends only on current inputs - no memory</p>
            <p class="author">By <strong>Praveen Kumar Vagala</strong></p>
            <div class="view-counter">
                <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 4.5C7 4.5 2.73 7.61 1 12c1.73 4.39 6 7.5 11 7.5s9.27-3.11 11-7.5c-1.73-4.39-6-7.5-11-7.5zM12 17c-2.76 0-5-2.24-5-5s2.24-5 5-5 5 2.24 5 5-2.24 5-5 5zm0-8c-1.66 0-3 1.34-3 3s1.34 3 3 3 3-1.34 3-3-1.34-3-3-3z"/></svg>
                <span class="view-count">1,042</span> views
            </div>
        </div>

        <h2>What is Combinational Logic?</h2>
        <p><strong>Output = f(current inputs only)</strong></p>
        <p>No memory, no feedback, no clock. Change the input, output changes immediately.</p>

<div class="diagram">    Inputs         Outputs
       │             │
  A ───┤             ├─── Y
  B ───┤  Comb.      ├─── Z
  C ───┤  Logic      │
       │             │
       └─────────────┘
       
No clock! No storage!</div>

        <h2>Multiplexer (MUX)</h2>
        <p><strong>Selects one of many inputs and passes it to output.</strong></p>
        <p>Think of it as a "data switch" or "selector".</p>

        <h3>2:1 MUX</h3>
<div class="diagram">        ┌───────┐
  I0 ───┤       │
        │  MUX  ├─── Y
  I1 ───┤       │
        └───┬───┘
            │
           SEL

SEL=0 → Y=I0
SEL=1 → Y=I1

Y = (SEL' · I0) + (SEL · I1)</div>

<pre><code>// 2:1 MUX in Verilog
module mux2to1 (
    input  i0, i1, sel,
    output y
);
    assign y = sel ? i1 : i0;
endmodule</code></pre>

        <h3>4:1 MUX</h3>
<div class="diagram">        ┌───────┐
  I0 ───┤       │
  I1 ───┤  MUX  ├─── Y
  I2 ───┤       │
  I3 ───┤       │
        └───┬───┘
            │
         S1 S0

S1 S0 │ Y
──────┼───
0  0  │ I0
0  1  │ I1
1  0  │ I2
1  1  │ I3</div>

<pre><code>// 4:1 MUX in Verilog
module mux4to1 (
    input  [3:0] i,
    input  [1:0] sel,
    output y
);
    assign y = i[sel];  // Elegant!
    
    // Or explicit:
    // assign y = (sel==2'b00) ? i[0] :
    //            (sel==2'b01) ? i[1] :
    //            (sel==2'b10) ? i[2] : i[3];
endmodule</code></pre>

        <h2>Demultiplexer (DEMUX)</h2>
        <p><strong>Opposite of MUX - routes one input to one of many outputs.</strong></p>

<div class="diagram">            ┌───────┐
            │       ├─── Y0
  Din ──────┤ DEMUX ├─── Y1
            │       ├─── Y2
            │       ├─── Y3
            └───┬───┘
                │
             S1 S0

S1 S0 │ Y3  Y2  Y1  Y0
──────┼─────────────────
0  0  │ 0   0   0   Din
0  1  │ 0   0   Din 0
1  0  │ 0   Din 0   0
1  1  │ Din 0   0   0</div>

        <h2>Decoder</h2>
        <p><strong>Converts binary code to one-hot output.</strong></p>
        <p>Only ONE output is active at a time.</p>

        <h3>2-to-4 Decoder</h3>
<div class="diagram">        ┌─────────┐
  A ────┤         ├─── Y0 (A'B')
  B ────┤ DECODER ├─── Y1 (A'B)
        │         ├─── Y2 (AB')
        │         ├─── Y3 (AB)
        └─────────┘

A  B │ Y3  Y2  Y1  Y0
─────┼─────────────────
0  0 │ 0   0   0   1
0  1 │ 0   0   1   0
1  0 │ 0   1   0   0
1  1 │ 1   0   0   0</div>

<pre><code>// 2-to-4 Decoder in Verilog
module decoder2to4 (
    input  [1:0] in,
    output reg [3:0] out
);
    always @(*) begin
        out = 4'b0000;
        out[in] = 1'b1;  // Set only one bit
    end
endmodule</code></pre>

        <h2>Encoder</h2>
        <p><strong>Opposite of decoder - converts one-hot to binary.</strong></p>

        <h3>Priority Encoder</h3>
        <p>When multiple inputs are active, highest priority wins.</p>
<pre><code>// 4-to-2 Priority Encoder
module priority_enc (
    input  [3:0] in,
    output reg [1:0] out,
    output valid
);
    assign valid = |in;  // Any input active
    
    always @(*) begin
        casez (in)
            4'b1???: out = 2'd3;  // Highest priority
            4'b01??: out = 2'd2;
            4'b001?: out = 2'd1;
            4'b0001: out = 2'd0;
            default: out = 2'd0;
        endcase
    end
endmodule</code></pre>

        <h2>Adders</h2>

        <h3>Half Adder</h3>
        <p>Adds two 1-bit numbers. No carry input.</p>
<div class="diagram">A  B │ Sum  Carry
─────┼────────────
0  0 │  0    0
0  1 │  1    0
1  0 │  1    0
1  1 │  0    1

Sum = A ⊕ B (XOR)
Carry = A · B (AND)</div>

        <h3>Full Adder</h3>
        <p>Adds two 1-bit numbers plus carry input.</p>
<div class="diagram">A  B  Cin │ Sum  Cout
──────────┼───────────
0  0   0  │  0    0
0  0   1  │  1    0
0  1   0  │  1    0
0  1   1  │  0    1
1  0   0  │  1    0
1  0   1  │  0    1
1  1   0  │  0    1
1  1   1  │  1    1

Sum = A ⊕ B ⊕ Cin
Cout = (A·B) + (Cin·(A⊕B))</div>

<pre><code>// Full Adder in Verilog
module full_adder (
    input  a, b, cin,
    output sum, cout
);
    assign sum = a ^ b ^ cin;
    assign cout = (a & b) | (cin & (a ^ b));
endmodule</code></pre>

        <h3>Ripple Carry Adder</h3>
        <p>Chain full adders to add multi-bit numbers.</p>
<div class="diagram">A3 B3   A2 B2   A1 B1   A0 B0
 │  │    │  │    │  │    │  │
 ▼  ▼    ▼  ▼    ▼  ▼    ▼  ▼
┌────┐  ┌────┐  ┌────┐  ┌────┐
│ FA │◄─│ FA │◄─│ FA │◄─│ FA │◄─ 0
└─┬──┘  └─┬──┘  └─┬──┘  └─┬──┘
  │       │       │       │
 S3      S2      S1      S0

Carry "ripples" through - slow for large widths!</div>

<pre><code>// 4-bit Adder (simple)
module adder4 (
    input  [3:0] a, b,
    input        cin,
    output [3:0] sum,
    output       cout
);
    assign {cout, sum} = a + b + cin;
endmodule</code></pre>

        <h2>Comparator</h2>
        <p>Compares two numbers.</p>
<pre><code>// Magnitude Comparator
module comparator (
    input  [7:0] a, b,
    output       eq, lt, gt
);
    assign eq = (a == b);
    assign lt = (a < b);
    assign gt = (a > b);
endmodule</code></pre>

        <h2>Practical: ALU (Arithmetic Logic Unit)</h2>
        <p>Combines multiple operations, selected by opcode.</p>
<pre><code>module alu (
    input  [7:0] a, b,
    input  [2:0] op,
    output reg [7:0] result,
    output zero
);
    always @(*) begin
        case (op)
            3'b000: result = a + b;      // ADD
            3'b001: result = a - b;      // SUB
            3'b010: result = a & b;      // AND
            3'b011: result = a | b;      // OR
            3'b100: result = a ^ b;      // XOR
            3'b101: result = ~a;         // NOT
            3'b110: result = a << 1;     // Shift left
            3'b111: result = a >> 1;     // Shift right
        endcase
    end
    
    assign zero = (result == 8'b0);
endmodule</code></pre>

        <div class="summary">
            <h3>Summary</h3>
            <table>
                <tr><th>Circuit</th><th>Function</th><th>Key Point</th></tr>
                <tr><td>MUX</td><td>Select 1 of N inputs</td><td>Data selector</td></tr>
                <tr><td>DEMUX</td><td>Route to 1 of N outputs</td><td>Data distributor</td></tr>
                <tr><td>Decoder</td><td>Binary to one-hot</td><td>Address decoding</td></tr>
                <tr><td>Encoder</td><td>One-hot to binary</td><td>Priority logic</td></tr>
                <tr><td>Adder</td><td>Binary addition</td><td>Arithmetic core</td></tr>
                <tr><td>Comparator</td><td>Compare values</td><td>Decision making</td></tr>
            </table>
        </div>

        <div class="nav-buttons">
            <a href="01_Digital_Logic_Basics.html" class="nav-btn prev">← Digital Logic Basics</a>
            <a href="03_Sequential_Circuits.html" class="nav-btn next">Sequential Circuits →</a>
        </div>
    </div>
    
    <div class="footer">
        <p>Digital Design Blog Series | Part 2 of 10</p>
    </div>
</body>
</html>
