# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --assert --clk cfg_dev_aclk -O3 -Wno-MODDUP ../hw/ip_repo/aquila/hdl/core_rtl/alu.v ../hw/ip_repo/aquila/hdl/core_rtl/aquila_top.v ../hw/ip_repo/aquila/hdl/core_rtl/atomic_unit.v ../hw/ip_repo/aquila/hdl/core_rtl/bcu.v ../hw/ip_repo/aquila/hdl/core_rtl/bpu.v ../hw/ip_repo/aquila/hdl/core_rtl/clint.v ../hw/ip_repo/aquila/hdl/core_rtl/core2wishbone_if.v ../hw/ip_repo/aquila/hdl/core_rtl/core_top.v ../hw/ip_repo/aquila/hdl/core_rtl/csr_file.v ../hw/ip_repo/aquila/hdl/core_rtl/dcache.v ../hw/ip_repo/aquila/hdl/core_rtl/decode.v ../hw/ip_repo/aquila/hdl/core_rtl/distri_ram.v ../hw/ip_repo/aquila/hdl/core_rtl/execute.v ../hw/ip_repo/aquila/hdl/core_rtl/fetch.v ../hw/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v ../hw/ip_repo/aquila/hdl/core_rtl/icache.v ../hw/ip_repo/aquila/hdl/core_rtl/llsdspi.v ../hw/ip_repo/aquila/hdl/core_rtl/memory.v ../hw/ip_repo/aquila/hdl/core_rtl/muldiv.v ../hw/ip_repo/aquila/hdl/core_rtl/pipeline_control.v ../hw/ip_repo/aquila/hdl/core_rtl/program_counter.v ../hw/ip_repo/aquila/hdl/core_rtl/reg_file.v ../hw/ip_repo/aquila/hdl/core_rtl/sdspi.v ../hw/ip_repo/aquila/hdl/core_rtl/spicmd.v ../hw/ip_repo/aquila/hdl/core_rtl/spirxdata.v ../hw/ip_repo/aquila/hdl/core_rtl/spitxdata.v ../hw/ip_repo/aquila/hdl/core_rtl/sram_dp.v ../hw/ip_repo/aquila/hdl/core_rtl/sram.v ../hw/ip_repo/aquila/hdl/core_rtl/writeback.v ./vsrc/aquila_testharness.sv ./vsrc/dp_ram.sv ./vsrc/intc.v ./vsrc/mock_uart.sv ./vsrc/aquila_testharness.sv ./vsrc/dp_ram.sv ./vsrc/mock_uart.sv -I../hw/ip_repo/aquila/hdl/core_rtl --unroll-count 999999 -Wno-lint -Wno-style -Wno-fatal -Mdir core_obj_dir -CFLAGS -std=c++14 -I -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -LDFLAGS -lpthread --top-module aquila_testharness --trace-fst --trace-max-array 3000 --trace-max-width 2560 --exe csrc/aquila_core_tb.cpp csrc/sim_mem.cpp csrc/sdspisim.cpp"
S      4970 33127313  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/alu.v"
S      7337 33127300  1752822726     2181184  1752754027           0 "../hw/ip_repo/aquila/hdl/core_rtl/aquila_config.vh"
S     14892 33127311  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/aquila_top.v"
S      9680 33110842  1752822726      181196  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/atomic_unit.v"
S      3931 33110725  1752822726      181196  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/bcu.v"
S      8097 33127309  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/bpu.v"
S      4844 33110838  1752822726      181196  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/clint.v"
S      5227 33127318  1752832376   211303853  1752832376   211303853 "../hw/ip_repo/aquila/hdl/core_rtl/core2wishbone_if.v"
S     33283 33127305  1752822726     3181178  1752753995           0 "../hw/ip_repo/aquila/hdl/core_rtl/core_top.v"
S     42129 33123176  1752822726     2181184  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/csr_file.v"
S     30972 33127298  1752822726     2181184  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/dcache.v"
S     29714 33123175  1752822726     1181190  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/decode.v"
S      3405 33127310  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/distri_ram.v"
S     12779 33110845  1752822726      181196  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/execute.v"
S      6353 33127301  1752822726     2181184  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/fetch.v"
S      6601 33115570  1752822726     1181190  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/forwarding_unit.v"
S     18467 33110846  1752822726     1181190  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/icache.v"
S     12102 33127307  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/llsdspi.v"
S     10847 33127312  1752822726     3181178  1752753959           0 "../hw/ip_repo/aquila/hdl/core_rtl/memory.v"
S     10985 33125198  1752822726     2181184  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/muldiv.v"
S      4766 33127302  1752822726     2181184  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/pipeline_control.v"
S      6418 33127306  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/program_counter.v"
S      5814 33127308  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/reg_file.v"
S     26623 33127314  1752822726     4181172  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/sdspi.v"
S     12116 33127315  1752822726     4181172  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/spicmd.v"
S     15026 33127316  1752822726     4181172  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/spirxdata.v"
S     16159 33127317  1752822726     4181172  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/spitxdata.v"
S      3509 33127304  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/sram.v"
S      5005 33127303  1752822726     3181178  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/sram_dp.v"
S      6968 33123111  1752822726     1181190  1752738976           0 "../hw/ip_repo/aquila/hdl/core_rtl/writeback.v"
S  12287448  1064281  1744098684   297313868  1744098684   297313868 "/usr/local/bin/verilator_bin"
T      5408 33127892  1752832398   208682578  1752832398   208682578 "core_obj_dir/Vaquila_testharness.cpp"
T      3225 33127891  1752832398   208682578  1752832398   208682578 "core_obj_dir/Vaquila_testharness.h"
T      2190 33129001  1752832398   231682970  1752832398   231682970 "core_obj_dir/Vaquila_testharness.mk"
T     44037 33127887  1752832398   208682578  1752832398   208682578 "core_obj_dir/Vaquila_testharness__ConstPool_0.cpp"
T       714 33127886  1752832398   207682561  1752832398   207682561 "core_obj_dir/Vaquila_testharness__Dpi.cpp"
T       550 33127885  1752832398   207682561  1752832398   207682561 "core_obj_dir/Vaquila_testharness__Dpi.h"
T      8655 33127785  1752832398   207682561  1752832398   207682561 "core_obj_dir/Vaquila_testharness__Syms.cpp"
T      2488 33127883  1752832398   207682561  1752832398   207682561 "core_obj_dir/Vaquila_testharness__Syms.h"
T    860220 33128999  1752832398   231682970  1752832398   231682970 "core_obj_dir/Vaquila_testharness__Trace__0.cpp"
T   1040571 33128998  1752832398   226682885  1752832398   226682885 "core_obj_dir/Vaquila_testharness__Trace__0__Slow.cpp"
T      1241 33127893  1752832398   208682578  1752832398   208682578 "core_obj_dir/Vaquila_testharness___024root.h"
T       911 33127906  1752832398   212682647  1752832398   212682647 "core_obj_dir/Vaquila_testharness___024root__DepSet_h568d0bc1__0.cpp"
T      1371 33127904  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness___024root__DepSet_h568d0bc1__0__Slow.cpp"
T      9086 33127905  1752832398   212682647  1752832398   212682647 "core_obj_dir/Vaquila_testharness___024root__DepSet_h9dc2b255__0.cpp"
T      5611 33127903  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness___024root__DepSet_h9dc2b255__0__Slow.cpp"
T       815 33127902  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness___024root__Slow.cpp"
T      4764 33129002  1752832398   231682970  1752832398   231682970 "core_obj_dir/Vaquila_testharness__ver.d"
T         0        0  1752832398   231682970  1752832398   231682970 "core_obj_dir/Vaquila_testharness__verFiles.dat"
T     11783 33127894  1752832398   208682578  1752832398   208682578 "core_obj_dir/Vaquila_testharness_aquila_testharness.h"
T     18675 33127909  1752832398   212682647  1752832398   212682647 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h1ae1c236__0__Slow.cpp"
T    103565 33127910  1752832398   213682664  1752832398   213682664 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h5997e4c0__0.cpp"
T     12868 33127908  1752832398   212682647  1752832398   212682647 "core_obj_dir/Vaquila_testharness_aquila_testharness__DepSet_h5997e4c0__0__Slow.cpp"
T       896 33127907  1752832398   212682647  1752832398   212682647 "core_obj_dir/Vaquila_testharness_aquila_testharness__Slow.cpp"
T     14066 33127895  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_aquila_top.h"
T    261666 33127914  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_h134878e0__0.cpp"
T    131007 33127912  1752832398   214682681  1752832398   214682681 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_h134878e0__0__Slow.cpp"
T     23176 33127913  1752832398   214682681  1752832398   214682681 "core_obj_dir/Vaquila_testharness_aquila_top__DepSet_hd4174656__0__Slow.cpp"
T       824 33127911  1752832398   213682664  1752832398   213682664 "core_obj_dir/Vaquila_testharness_aquila_top__Slow.cpp"
T      3564 33129000  1752832398   231682970  1752832398   231682970 "core_obj_dir/Vaquila_testharness_classes.mk"
T     12627 33127900  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_core_top.h"
T      8442 33127947  1752832398   219682766  1752832398   219682766 "core_obj_dir/Vaquila_testharness_core_top__DepSet_h97500d30__0.cpp"
T     15816 33127945  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_core_top__DepSet_h97500d30__0__Slow.cpp"
T    163880 33127946  1752832398   219682766  1752832398   219682766 "core_obj_dir/Vaquila_testharness_core_top__DepSet_hdc01b3c6__0.cpp"
T     51072 33127941  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_core_top__DepSet_hdc01b3c6__0__Slow.cpp"
T       806 33127929  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_core_top__Slow.cpp"
T      2717 33127901  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_csr_file.h"
T      3394 33127950  1752832398   219682766  1752832398   219682766 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_h81683aad__0__Slow.cpp"
T     73406 33127953  1752832398   220682783  1752832398   220682783 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_hc6196cb9__0.cpp"
T     46626 33127949  1752832398   219682766  1752832398   219682766 "core_obj_dir/Vaquila_testharness_csr_file__DepSet_hc6196cb9__0__Slow.cpp"
T       806 33127948  1752832398   219682766  1752832398   219682766 "core_obj_dir/Vaquila_testharness_csr_file__Slow.cpp"
T      1887 33127896  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_dp_ram.h"
T      2111 33127919  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_h75eea882__0.cpp"
T      1765 33127917  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_h75eea882__0__Slow.cpp"
T     25110 33127918  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_hfd631e94__0.cpp"
T      3213 33127916  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_dp_ram__DepSet_hfd631e94__0__Slow.cpp"
T       972 33127915  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_dp_ram__Slow.cpp"
T      1881 33127897  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_intc.h"
T      6996 33127923  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_intc__DepSet_h09fffc54__0.cpp"
T     11148 33127921  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_intc__DepSet_h09fffc54__0__Slow.cpp"
T     10828 33127924  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_intc__DepSet_hca89c9c2__0.cpp"
T      2216 33127922  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_intc__DepSet_hca89c9c2__0__Slow.cpp"
T       770 33127920  1752832398   216682715  1752832398   216682715 "core_obj_dir/Vaquila_testharness_intc__Slow.cpp"
T      2086 33127898  1752832398   211682629  1752832398   211682629 "core_obj_dir/Vaquila_testharness_mock_uart.h"
T     12971 33127927  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_mock_uart__DepSet_h03d96f26__0.cpp"
T       541 33127928  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_mock_uart__DepSet_hc4a83910__0.cpp"
T      2249 33127926  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_mock_uart__DepSet_hc4a83910__0__Slow.cpp"
T       948 33127925  1752832398   217682732  1752832398   217682732 "core_obj_dir/Vaquila_testharness_mock_uart__Slow.cpp"
S     11434 33127356  1752822726     6181160  1752775387           0 "vsrc/aquila_testharness.sv"
S      7521 33127354  1752822726     6181160  1752744588           0 "vsrc/dp_ram.sv"
S      8666 33127355  1752822726     6181160  1752744588           0 "vsrc/intc.v"
S      8252 33127353  1752822726     5181166  1752744588           0 "vsrc/mock_uart.sv"
