#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Wed Nov 28 15:09:28 2018
# Process ID: 4704
# Log file: C:/Users/alejandro/Desktop/proyectologica/proyect/planAhead_run_5/planAhead.log
# Journal file: C:/Users/alejandro/Desktop/proyectologica/proyect/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1823 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/alejandro/Desktop/proyectologica/proyect/pa.fromHdl.tcl
# create_project -name proyect -dir "C:/Users/alejandro/Desktop/proyectologica/proyect/planAhead_run_5" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 386.137 ; gain = 57.285
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "pruebaRaiz.ucf" [current_fileset -constrset]
Adding file 'C:/Users/alejandro/Desktop/proyectologica/proyect/pruebaRaiz.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {raizInterno.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Raiz.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {pruebaRaiz.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top pruebaRaiz $srcset
# add_files [list {pruebaRaiz.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/alejandro/Desktop/proyectologica/proyect/pruebaRaiz.vhf" into library work
INFO: [Designutils 20-910] Reading macro library D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/pruebaRaiz.ucf]
Finished Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/pruebaRaiz.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 35c1afcd
open_rtl_design: Time (s): elapsed = 00:00:27 . Memory (MB): peak = 495.871 ; gain = 102.227
update_compile_order -fileset sim_1
set_property pulltype PULLUP [get_ports [list A0]]
set_property pulltype PULLUP [get_ports [list A1]]
set_property pulltype PULLUP [get_ports [list A2]]
set_property pulltype PULLUP [get_ports [list A3]]
startgroup
set_property package_pin L13 [get_ports A0]
endgroup
startgroup
set_property package_pin L14 [get_ports A1]
endgroup
startgroup
set_property package_pin H18 [get_ports A2]
endgroup
startgroup
set_property package_pin N17 [get_ports A3]
endgroup
startgroup
set_property package_pin F12 [get_ports S0]
endgroup
startgroup
set_property package_pin E12 [get_ports S1]
endgroup
startgroup
set_property package_pin E11 [get_ports S2]
endgroup
startgroup
set_property package_pin F11 [get_ports S3]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/alejandro/Desktop/proyectologica/proyect\planAhead_pid4704.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Nov 28 15:11:55 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
