$date
	Wed Aug 14 10:55:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1"
#10
0"
1#
#15
1!
1"
#20
0!
0"
0#
1$
#25
1"
#30
0"
1#
#35
1"
#40
0"
0#
#45
1"
#50
0"
1#
#55
1"
#60
0"
0#
#65
1"
#70
0"
1#
#75
1"
#80
0"
0#
#85
1"
#90
0"
1#
#95
1"
#100
0"
0#
