Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai7-SPI\spi.qsys --block-symbol-file --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai7-SPI\spi --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai7-SPI/spi.qsys
Progress: Reading input file
Progress: Adding Debug [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module Debug
Progress: Adding ID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module ID
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding spi [altera_avalon_spi 17.1]
Progress: Parameterizing module spi
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spi.Debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: spi.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: spi.ID: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\2024\FPGA\codeFPGA_NIOS2\Bai7-SPI\spi.qsys --synthesis=VERILOG --output-directory=D:\2024\FPGA\codeFPGA_NIOS2\Bai7-SPI\spi\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Bai7-SPI/spi.qsys
Progress: Reading input file
Progress: Adding Debug [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module Debug
Progress: Adding ID [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module ID
Progress: Adding RAM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module RAM
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding spi [altera_avalon_spi 17.1]
Progress: Parameterizing module spi
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spi.Debug: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: spi.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: spi.ID: Time stamp will be automatically updated when this component is generated.
Info: spi: Generating spi "spi" for QUARTUS_SYNTH
Info: Debug: Starting RTL generation for module 'spi_Debug'
Info: Debug:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=spi_Debug --dir=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0003_Debug_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0003_Debug_gen//spi_Debug_component_configuration.pl  --do_build_sim=0  ]
Info: Debug: Done RTL generation for module 'spi_Debug'
Info: Debug: "spi" instantiated altera_avalon_jtag_uart "Debug"
Info: ID: "spi" instantiated altera_avalon_sysid_qsys "ID"
Info: RAM: Starting RTL generation for module 'spi_RAM'
Info: RAM:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=spi_RAM --dir=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0005_RAM_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0005_RAM_gen//spi_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'spi_RAM'
Info: RAM: "spi" instantiated altera_avalon_onchip_memory2 "RAM"
Info: cpu: "spi" instantiated altera_nios2_gen2 "cpu"
Info: spi: Starting RTL generation for module 'spi_spi'
Info: spi:   Generation command is [exec D:/fpga/quartus/bin64/perl/bin/perl.exe -I D:/fpga/quartus/bin64/perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=spi_spi --dir=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0006_spi_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0006_spi_gen//spi_spi_component_configuration.pl  --do_build_sim=0  ]
Info: spi: Done RTL generation for module 'spi_spi'
Info: spi: "spi" instantiated altera_avalon_spi "spi"
Info: timer: Starting RTL generation for module 'spi_timer'
Info: timer:   Generation command is [exec D:/FPGA/quartus/bin64//perl/bin/perl.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=spi_timer --dir=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0007_timer_gen/ --quartus_dir=D:/fpga/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0007_timer_gen//spi_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'spi_timer'
Info: timer: "spi" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spi" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "spi" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "spi" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'spi_cpu_cpu'
Info: cpu:   Generation command is [exec D:/FPGA/quartus/bin64//eperlcmd.exe -I D:/FPGA/quartus/bin64//perl/lib -I D:/fpga/quartus/sopc_builder/bin/europa -I D:/fpga/quartus/sopc_builder/bin/perl_lib -I D:/fpga/quartus/sopc_builder/bin -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/fpga/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=spi_cpu_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0010_cpu_gen/ --quartus_bindir=D:/FPGA/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt0013_4038556903083526392.dir/0010_cpu_gen//spi_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.17 10:17:29 (*) Starting Nios II generation
Info: cpu: # 2024.10.17 10:17:29 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.17 10:17:30 (*)   Plaintext license not found.
Info: cpu: # 2024.10.17 10:17:30 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.10.17 10:17:30 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.17 10:17:30 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.17 10:17:30 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.17 10:17:30 (*)   Creating plain-text RTL
Info: cpu: # 2024.10.17 10:17:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'spi_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: Debug_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Debug_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: Debug_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Debug_avalon_jtag_slave_agent"
Info: Debug_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Debug_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/2024/FPGA/codeFPGA_NIOS2/Bai7-SPI/spi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2024/FPGA/codeFPGA_NIOS2/Bai7-SPI/spi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/2024/FPGA/codeFPGA_NIOS2/Bai7-SPI/spi/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spi: Done "spi" with 30 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
