<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Multi-gigabit transceivers (Virtex 2 Pro X) - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-b5179b2b.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="multi-gigabit-transceivers--virtex-2-pro-x"><a class="header" href="#multi-gigabit-transceivers--virtex-2-pro-x">Multi-gigabit transceivers — Virtex 2 Pro X</a></h1>
<p>TODO: document</p>
<h2 id="tile-gigabit10b"><a class="header" href="#tile-gigabit10b">Tile GIGABIT10.B</a></h2>
<p>Cells: 9</p>
<h3 id="bel-gt10"><a class="header" href="#bel-gt10">Bel GT10</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel GT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CHBONDDONE</td><td>output</td><td>TCELL0:OUT.FAN0.TMIN</td></tr>

<tr><td>CHBONDI0</td><td>input</td><td>TCELL0:IMUX.G0.DATA0</td></tr>

<tr><td>CHBONDI1</td><td>input</td><td>TCELL0:IMUX.G1.DATA0</td></tr>

<tr><td>CHBONDI2</td><td>input</td><td>TCELL0:IMUX.G2.DATA0</td></tr>

<tr><td>CHBONDI3</td><td>input</td><td>TCELL0:IMUX.G3.DATA0</td></tr>

<tr><td>CHBONDI4</td><td>input</td><td>TCELL0:IMUX.G0.DATA1</td></tr>

<tr><td>CHBONDO0</td><td>output</td><td>TCELL0:OUT.FAN2.TMIN</td></tr>

<tr><td>CHBONDO1</td><td>output</td><td>TCELL0:OUT.FAN3.TMIN</td></tr>

<tr><td>CHBONDO2</td><td>output</td><td>TCELL0:OUT.FAN4.TMIN</td></tr>

<tr><td>CHBONDO3</td><td>output</td><td>TCELL0:OUT.FAN5.TMIN</td></tr>

<tr><td>CHBONDO4</td><td>output</td><td>TCELL0:OUT.FAN6.TMIN</td></tr>

<tr><td>ENCHANSYNC</td><td>input</td><td>TCELL0:IMUX.G1.DATA1</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.G1.DATA7</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.G1.DATA4</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL0:IMUX.G0.DATA3</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL0:IMUX.G1.DATA3</td></tr>

<tr><td>PMAINIT</td><td>input</td><td>TCELL0:IMUX.G3.DATA1</td></tr>

<tr><td>PMAREGADDR0</td><td>input</td><td>TCELL6:IMUX.G0.DATA6</td></tr>

<tr><td>PMAREGADDR1</td><td>input</td><td>TCELL6:IMUX.G1.DATA6</td></tr>

<tr><td>PMAREGADDR2</td><td>input</td><td>TCELL6:IMUX.G2.DATA6</td></tr>

<tr><td>PMAREGADDR3</td><td>input</td><td>TCELL6:IMUX.G3.DATA6</td></tr>

<tr><td>PMAREGADDR4</td><td>input</td><td>TCELL6:IMUX.G0.DATA7</td></tr>

<tr><td>PMAREGADDR5</td><td>input</td><td>TCELL6:IMUX.G1.DATA7</td></tr>

<tr><td>PMAREGDATAIN0</td><td>input</td><td>TCELL6:IMUX.G0.DATA4</td></tr>

<tr><td>PMAREGDATAIN1</td><td>input</td><td>TCELL6:IMUX.G1.DATA4</td></tr>

<tr><td>PMAREGDATAIN2</td><td>input</td><td>TCELL6:IMUX.G2.DATA4</td></tr>

<tr><td>PMAREGDATAIN3</td><td>input</td><td>TCELL6:IMUX.G3.DATA4</td></tr>

<tr><td>PMAREGDATAIN4</td><td>input</td><td>TCELL6:IMUX.G0.DATA5</td></tr>

<tr><td>PMAREGDATAIN5</td><td>input</td><td>TCELL6:IMUX.G1.DATA5</td></tr>

<tr><td>PMAREGDATAIN6</td><td>input</td><td>TCELL6:IMUX.G2.DATA5</td></tr>

<tr><td>PMAREGDATAIN7</td><td>input</td><td>TCELL6:IMUX.G3.DATA5</td></tr>

<tr><td>PMAREGRW</td><td>input</td><td>TCELL6:IMUX.G1.DATA3</td></tr>

<tr><td>PMAREGSTROBE</td><td>input</td><td>TCELL6:IMUX.G2.DATA3</td></tr>

<tr><td>PMARXLOCK</td><td>output</td><td>TCELL0:OUT.SEC8.TMIN</td></tr>

<tr><td>PMARXLOCKSEL0</td><td>input</td><td>TCELL0:IMUX.G3.DATA6</td></tr>

<tr><td>PMARXLOCKSEL1</td><td>input</td><td>TCELL0:IMUX.G0.DATA7</td></tr>

<tr><td>POWERDOWN</td><td>input</td><td>TCELL0:IMUX.G0.DATA2</td></tr>

<tr><td>REFCLK</td><td>input</td><td>TCELL0:IMUX.DCMCLK2</td></tr>

<tr><td>REFCLK2</td><td>input</td><td>TCELL0:IMUX.DCMCLK3</td></tr>

<tr><td>REFCLKBSEL</td><td>input</td><td>TCELL0:IMUX.G3.DATA4</td></tr>

<tr><td>REFCLKSEL</td><td>input</td><td>TCELL0:IMUX.G2.DATA1</td></tr>

<tr><td>RXBLOCKSYNC64B66BUSE</td><td>input</td><td>TCELL4:IMUX.G1.DATA6</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL0:OUT.SEC15.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL0:OUT.SEC14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL1:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL2:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL3:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL4:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA4</td><td>output</td><td>TCELL5:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA5</td><td>output</td><td>TCELL6:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA6</td><td>output</td><td>TCELL7:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA7</td><td>output</td><td>TCELL8:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL1:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL2:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL3:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL4:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK4</td><td>output</td><td>TCELL5:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK5</td><td>output</td><td>TCELL6:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK6</td><td>output</td><td>TCELL7:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK7</td><td>output</td><td>TCELL8:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHECKINGCRC</td><td>output</td><td>TCELL4:OUT.SEC8.TMIN</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL0:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL0:OUT.SEC10.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL0:OUT.SEC9.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL0:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL4:IMUX.G2.DATA6</td></tr>

<tr><td>RXCRCERR</td><td>output</td><td>TCELL3:OUT.SEC8.TMIN</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL3:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL3:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL4:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL4:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL4:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL4:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL5:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL5:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL5:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL5:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL6:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL6:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL6:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL6:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL7:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL7:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL7:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL7:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL8:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL8:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL8:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL8:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA32</td><td>output</td><td>TCELL1:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA33</td><td>output</td><td>TCELL1:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA34</td><td>output</td><td>TCELL1:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA35</td><td>output</td><td>TCELL1:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA36</td><td>output</td><td>TCELL2:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA37</td><td>output</td><td>TCELL2:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA38</td><td>output</td><td>TCELL2:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA39</td><td>output</td><td>TCELL2:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA40</td><td>output</td><td>TCELL3:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA41</td><td>output</td><td>TCELL3:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA42</td><td>output</td><td>TCELL3:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA43</td><td>output</td><td>TCELL3:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA44</td><td>output</td><td>TCELL4:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA45</td><td>output</td><td>TCELL4:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA46</td><td>output</td><td>TCELL4:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA47</td><td>output</td><td>TCELL4:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA48</td><td>output</td><td>TCELL5:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA49</td><td>output</td><td>TCELL5:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA50</td><td>output</td><td>TCELL5:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA51</td><td>output</td><td>TCELL5:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA52</td><td>output</td><td>TCELL6:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA53</td><td>output</td><td>TCELL6:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA54</td><td>output</td><td>TCELL6:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA55</td><td>output</td><td>TCELL6:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA56</td><td>output</td><td>TCELL7:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA57</td><td>output</td><td>TCELL7:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA58</td><td>output</td><td>TCELL7:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA59</td><td>output</td><td>TCELL7:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA60</td><td>output</td><td>TCELL8:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA61</td><td>output</td><td>TCELL8:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA62</td><td>output</td><td>TCELL8:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA63</td><td>output</td><td>TCELL8:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G2.DATA4</td></tr>

<tr><td>RXDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G3.DATA4</td></tr>

<tr><td>RXDEC64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G0.DATA4</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL6:IMUX.G0.DATA3</td></tr>

<tr><td>RXDESCRAM64B66BUSE</td><td>input</td><td>TCELL4:IMUX.G0.DATA6</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL1:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL2:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL3:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL4:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR4</td><td>output</td><td>TCELL5:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR5</td><td>output</td><td>TCELL6:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR6</td><td>output</td><td>TCELL7:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR7</td><td>output</td><td>TCELL8:OUT.SEC14.TMIN</td></tr>

<tr><td>RXIGNOREBTF</td><td>input</td><td>TCELL5:IMUX.G1.DATA3</td></tr>

<tr><td>RXINTDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G2.DATA5</td></tr>

<tr><td>RXINTDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G3.DATA5</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL1:OUT.SEC8.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL2:OUT.SEC8.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL1:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL2:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL3:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL4:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE4</td><td>output</td><td>TCELL5:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE5</td><td>output</td><td>TCELL6:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE6</td><td>output</td><td>TCELL7:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE7</td><td>output</td><td>TCELL8:OUT.SEC13.TMIN</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL0:IMUX.G1.DATA2</td></tr>

<tr><td>RXREALIGN</td><td>output</td><td>TCELL0:OUT.SEC13.TMIN</td></tr>

<tr><td>RXRECCLK</td><td>output</td><td>TCELL0:OUT.FAN1.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL0:IMUX.SR0</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL1:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL2:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL3:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL4:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP4</td><td>output</td><td>TCELL5:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP5</td><td>output</td><td>TCELL6:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP6</td><td>output</td><td>TCELL7:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP7</td><td>output</td><td>TCELL8:OUT.SEC15.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL4:IMUX.G3.DATA6</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL0:IMUX.DCMCLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL0:IMUX.DCMCLK1</td></tr>

<tr><td>SCANEN</td><td>input</td><td>TCELL5:IMUX.G1.DATA6</td></tr>

<tr><td>SCANIN</td><td>input</td><td>TCELL5:IMUX.G0.DATA6</td></tr>

<tr><td>SCANMODE</td><td>input</td><td>TCELL5:IMUX.G2.DATA6</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>TCELL5:OUT.SEC8.TMIN</td></tr>

<tr><td>TESTMEMORY</td><td>input</td><td>TCELL5:IMUX.G0.DATA3</td></tr>

<tr><td>TXBUFERR</td><td>output</td><td>TCELL8:OUT.SEC8.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL1:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL2:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL3:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL4:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B4</td><td>input</td><td>TCELL5:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B5</td><td>input</td><td>TCELL6:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B6</td><td>input</td><td>TCELL7:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B7</td><td>input</td><td>TCELL8:IMUX.G0.DATA2</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL1:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL2:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL3:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL4:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE4</td><td>input</td><td>TCELL5:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE5</td><td>input</td><td>TCELL6:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE6</td><td>input</td><td>TCELL7:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE7</td><td>input</td><td>TCELL8:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL1:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL2:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL3:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL4:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL4</td><td>input</td><td>TCELL5:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL5</td><td>input</td><td>TCELL6:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL6</td><td>input</td><td>TCELL7:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL7</td><td>input</td><td>TCELL8:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL1:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL2:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL3:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL4:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK4</td><td>input</td><td>TCELL5:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK5</td><td>input</td><td>TCELL6:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK6</td><td>input</td><td>TCELL7:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK7</td><td>input</td><td>TCELL8:IMUX.G1.DATA2</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL3:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL3:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL4:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL4:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL4:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL4:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL5:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL5:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL5:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL5:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL6:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL6:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL6:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL6:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL7:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL7:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL7:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL7:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL8:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL8:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL8:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL8:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA32</td><td>input</td><td>TCELL1:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA33</td><td>input</td><td>TCELL1:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA34</td><td>input</td><td>TCELL1:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA35</td><td>input</td><td>TCELL1:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA36</td><td>input</td><td>TCELL2:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA37</td><td>input</td><td>TCELL2:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA38</td><td>input</td><td>TCELL2:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA39</td><td>input</td><td>TCELL2:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA40</td><td>input</td><td>TCELL3:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA41</td><td>input</td><td>TCELL3:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA42</td><td>input</td><td>TCELL3:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA43</td><td>input</td><td>TCELL3:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA44</td><td>input</td><td>TCELL4:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA45</td><td>input</td><td>TCELL4:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA46</td><td>input</td><td>TCELL4:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA47</td><td>input</td><td>TCELL4:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA48</td><td>input</td><td>TCELL5:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA49</td><td>input</td><td>TCELL5:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA50</td><td>input</td><td>TCELL5:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA51</td><td>input</td><td>TCELL5:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA52</td><td>input</td><td>TCELL6:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA53</td><td>input</td><td>TCELL6:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA54</td><td>input</td><td>TCELL6:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA55</td><td>input</td><td>TCELL6:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA56</td><td>input</td><td>TCELL7:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA57</td><td>input</td><td>TCELL7:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA58</td><td>input</td><td>TCELL7:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA59</td><td>input</td><td>TCELL7:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA60</td><td>input</td><td>TCELL8:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA61</td><td>input</td><td>TCELL8:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA62</td><td>input</td><td>TCELL8:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA63</td><td>input</td><td>TCELL8:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G0.DATA4</td></tr>

<tr><td>TXDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G1.DATA4</td></tr>

<tr><td>TXENC64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G3.DATA3</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL5:IMUX.G2.DATA3</td></tr>

<tr><td>TXFORCECRCERR</td><td>input</td><td>TCELL4:IMUX.G3.DATA3</td></tr>

<tr><td>TXGEARBOX64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G2.DATA4</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL0:IMUX.G3.DATA3</td></tr>

<tr><td>TXINTDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G0.DATA5</td></tr>

<tr><td>TXINTDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G1.DATA5</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL1:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL2:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL3:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL4:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR4</td><td>output</td><td>TCELL5:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR5</td><td>output</td><td>TCELL6:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR6</td><td>output</td><td>TCELL7:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR7</td><td>output</td><td>TCELL8:OUT.SEC9.TMIN</td></tr>

<tr><td>TXOUTCLK</td><td>output</td><td>TCELL0:OUT.FAN7.TMIN</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL0:IMUX.G2.DATA3</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL1:IMUX.SR0</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL1:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL2:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL3:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL4:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP4</td><td>output</td><td>TCELL5:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP5</td><td>output</td><td>TCELL6:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP6</td><td>output</td><td>TCELL7:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP7</td><td>output</td><td>TCELL8:OUT.SEC10.TMIN</td></tr>

<tr><td>TXSCRAM64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G1.DATA4</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL1:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL1:IMUX.CLK1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp"><a class="header" href="#bel-ipad_rxp">Bel IPAD_RXP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel IPAD_RXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn"><a class="header" href="#bel-ipad_rxn">Bel IPAD_RXN</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel IPAD_RXN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp"><a class="header" href="#bel-opad_txp">Bel OPAD_TXP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel OPAD_TXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn"><a class="header" href="#bel-opad_txn">Bel OPAD_TXN</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel OPAD_TXN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.DCMCLK0</td><td>GT10.RXUSRCLK</td></tr>

<tr><td>CELL0.IMUX.DCMCLK1</td><td>GT10.RXUSRCLK2</td></tr>

<tr><td>CELL0.IMUX.DCMCLK2</td><td>GT10.REFCLK</td></tr>

<tr><td>CELL0.IMUX.DCMCLK3</td><td>GT10.REFCLK2</td></tr>

<tr><td>CELL0.IMUX.SR0</td><td>GT10.RXRESET</td></tr>

<tr><td>CELL0.IMUX.G0.DATA0</td><td>GT10.CHBONDI0</td></tr>

<tr><td>CELL0.IMUX.G0.DATA1</td><td>GT10.CHBONDI4</td></tr>

<tr><td>CELL0.IMUX.G0.DATA2</td><td>GT10.POWERDOWN</td></tr>

<tr><td>CELL0.IMUX.G0.DATA3</td><td>GT10.LOOPBACK0</td></tr>

<tr><td>CELL0.IMUX.G0.DATA7</td><td>GT10.PMARXLOCKSEL1</td></tr>

<tr><td>CELL0.IMUX.G1.DATA0</td><td>GT10.CHBONDI1</td></tr>

<tr><td>CELL0.IMUX.G1.DATA1</td><td>GT10.ENCHANSYNC</td></tr>

<tr><td>CELL0.IMUX.G1.DATA2</td><td>GT10.RXPOLARITY</td></tr>

<tr><td>CELL0.IMUX.G1.DATA3</td><td>GT10.LOOPBACK1</td></tr>

<tr><td>CELL0.IMUX.G2.DATA0</td><td>GT10.CHBONDI2</td></tr>

<tr><td>CELL0.IMUX.G2.DATA1</td><td>GT10.REFCLKSEL</td></tr>

<tr><td>CELL0.IMUX.G2.DATA3</td><td>GT10.TXPOLARITY</td></tr>

<tr><td>CELL0.IMUX.G3.DATA0</td><td>GT10.CHBONDI3</td></tr>

<tr><td>CELL0.IMUX.G3.DATA1</td><td>GT10.PMAINIT</td></tr>

<tr><td>CELL0.IMUX.G3.DATA3</td><td>GT10.TXINHIBIT</td></tr>

<tr><td>CELL0.IMUX.G3.DATA4</td><td>GT10.REFCLKBSEL</td></tr>

<tr><td>CELL0.IMUX.G3.DATA6</td><td>GT10.PMARXLOCKSEL0</td></tr>

<tr><td>CELL0.OUT.FAN0.TMIN</td><td>GT10.CHBONDDONE</td></tr>

<tr><td>CELL0.OUT.FAN1.TMIN</td><td>GT10.RXRECCLK</td></tr>

<tr><td>CELL0.OUT.FAN2.TMIN</td><td>GT10.CHBONDO0</td></tr>

<tr><td>CELL0.OUT.FAN3.TMIN</td><td>GT10.CHBONDO1</td></tr>

<tr><td>CELL0.OUT.FAN4.TMIN</td><td>GT10.CHBONDO2</td></tr>

<tr><td>CELL0.OUT.FAN5.TMIN</td><td>GT10.CHBONDO3</td></tr>

<tr><td>CELL0.OUT.FAN6.TMIN</td><td>GT10.CHBONDO4</td></tr>

<tr><td>CELL0.OUT.FAN7.TMIN</td><td>GT10.TXOUTCLK</td></tr>

<tr><td>CELL0.OUT.SEC8.TMIN</td><td>GT10.PMARXLOCK</td></tr>

<tr><td>CELL0.OUT.SEC9.TMIN</td><td>GT10.RXCLKCORCNT2</td></tr>

<tr><td>CELL0.OUT.SEC10.TMIN</td><td>GT10.RXCLKCORCNT1</td></tr>

<tr><td>CELL0.OUT.SEC11.TMIN</td><td>GT10.RXCLKCORCNT0</td></tr>

<tr><td>CELL0.OUT.SEC12.TMIN</td><td>GT10.RXCOMMADET</td></tr>

<tr><td>CELL0.OUT.SEC13.TMIN</td><td>GT10.RXREALIGN</td></tr>

<tr><td>CELL0.OUT.SEC14.TMIN</td><td>GT10.RXBUFSTATUS1</td></tr>

<tr><td>CELL0.OUT.SEC15.TMIN</td><td>GT10.RXBUFSTATUS0</td></tr>

<tr><td>CELL1.IMUX.CLK0</td><td>GT10.TXUSRCLK</td></tr>

<tr><td>CELL1.IMUX.CLK1</td><td>GT10.TXUSRCLK2</td></tr>

<tr><td>CELL1.IMUX.SR0</td><td>GT10.TXRESET</td></tr>

<tr><td>CELL1.IMUX.G0.DATA0</td><td>GT10.TXDATA0</td></tr>

<tr><td>CELL1.IMUX.G0.DATA1</td><td>GT10.TXDATA32</td></tr>

<tr><td>CELL1.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B0</td></tr>

<tr><td>CELL1.IMUX.G1.DATA0</td><td>GT10.TXDATA1</td></tr>

<tr><td>CELL1.IMUX.G1.DATA1</td><td>GT10.TXDATA33</td></tr>

<tr><td>CELL1.IMUX.G1.DATA2</td><td>GT10.TXCHARISK0</td></tr>

<tr><td>CELL1.IMUX.G1.DATA4</td><td>GT10.ENPCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.G1.DATA7</td><td>GT10.ENMCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.G2.DATA0</td><td>GT10.TXDATA2</td></tr>

<tr><td>CELL1.IMUX.G2.DATA1</td><td>GT10.TXDATA34</td></tr>

<tr><td>CELL1.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE0</td></tr>

<tr><td>CELL1.IMUX.G3.DATA0</td><td>GT10.TXDATA3</td></tr>

<tr><td>CELL1.IMUX.G3.DATA1</td><td>GT10.TXDATA35</td></tr>

<tr><td>CELL1.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL0</td></tr>

<tr><td>CELL1.OUT.FAN0.TMIN</td><td>GT10.RXDATA0</td></tr>

<tr><td>CELL1.OUT.FAN1.TMIN</td><td>GT10.RXDATA1</td></tr>

<tr><td>CELL1.OUT.FAN2.TMIN</td><td>GT10.RXDATA2</td></tr>

<tr><td>CELL1.OUT.FAN3.TMIN</td><td>GT10.RXDATA3</td></tr>

<tr><td>CELL1.OUT.FAN4.TMIN</td><td>GT10.RXDATA32</td></tr>

<tr><td>CELL1.OUT.FAN5.TMIN</td><td>GT10.RXDATA33</td></tr>

<tr><td>CELL1.OUT.FAN6.TMIN</td><td>GT10.RXDATA34</td></tr>

<tr><td>CELL1.OUT.FAN7.TMIN</td><td>GT10.RXDATA35</td></tr>

<tr><td>CELL1.OUT.SEC8.TMIN</td><td>GT10.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL1.OUT.SEC9.TMIN</td><td>GT10.TXKERR0</td></tr>

<tr><td>CELL1.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP0</td></tr>

<tr><td>CELL1.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA0</td></tr>

<tr><td>CELL1.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK0</td></tr>

<tr><td>CELL1.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE0</td></tr>

<tr><td>CELL1.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR0</td></tr>

<tr><td>CELL1.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP0</td></tr>

<tr><td>CELL2.IMUX.G0.DATA0</td><td>GT10.TXDATA4</td></tr>

<tr><td>CELL2.IMUX.G0.DATA1</td><td>GT10.TXDATA36</td></tr>

<tr><td>CELL2.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B1</td></tr>

<tr><td>CELL2.IMUX.G1.DATA0</td><td>GT10.TXDATA5</td></tr>

<tr><td>CELL2.IMUX.G1.DATA1</td><td>GT10.TXDATA37</td></tr>

<tr><td>CELL2.IMUX.G1.DATA2</td><td>GT10.TXCHARISK1</td></tr>

<tr><td>CELL2.IMUX.G2.DATA0</td><td>GT10.TXDATA6</td></tr>

<tr><td>CELL2.IMUX.G2.DATA1</td><td>GT10.TXDATA38</td></tr>

<tr><td>CELL2.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE1</td></tr>

<tr><td>CELL2.IMUX.G3.DATA0</td><td>GT10.TXDATA7</td></tr>

<tr><td>CELL2.IMUX.G3.DATA1</td><td>GT10.TXDATA39</td></tr>

<tr><td>CELL2.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL1</td></tr>

<tr><td>CELL2.OUT.FAN0.TMIN</td><td>GT10.RXDATA4</td></tr>

<tr><td>CELL2.OUT.FAN1.TMIN</td><td>GT10.RXDATA5</td></tr>

<tr><td>CELL2.OUT.FAN2.TMIN</td><td>GT10.RXDATA6</td></tr>

<tr><td>CELL2.OUT.FAN3.TMIN</td><td>GT10.RXDATA7</td></tr>

<tr><td>CELL2.OUT.FAN4.TMIN</td><td>GT10.RXDATA36</td></tr>

<tr><td>CELL2.OUT.FAN5.TMIN</td><td>GT10.RXDATA37</td></tr>

<tr><td>CELL2.OUT.FAN6.TMIN</td><td>GT10.RXDATA38</td></tr>

<tr><td>CELL2.OUT.FAN7.TMIN</td><td>GT10.RXDATA39</td></tr>

<tr><td>CELL2.OUT.SEC8.TMIN</td><td>GT10.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL2.OUT.SEC9.TMIN</td><td>GT10.TXKERR1</td></tr>

<tr><td>CELL2.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP1</td></tr>

<tr><td>CELL2.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA1</td></tr>

<tr><td>CELL2.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK1</td></tr>

<tr><td>CELL2.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE1</td></tr>

<tr><td>CELL2.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR1</td></tr>

<tr><td>CELL2.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP1</td></tr>

<tr><td>CELL3.IMUX.G0.DATA0</td><td>GT10.TXDATA8</td></tr>

<tr><td>CELL3.IMUX.G0.DATA1</td><td>GT10.TXDATA40</td></tr>

<tr><td>CELL3.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B2</td></tr>

<tr><td>CELL3.IMUX.G1.DATA0</td><td>GT10.TXDATA9</td></tr>

<tr><td>CELL3.IMUX.G1.DATA1</td><td>GT10.TXDATA41</td></tr>

<tr><td>CELL3.IMUX.G1.DATA2</td><td>GT10.TXCHARISK2</td></tr>

<tr><td>CELL3.IMUX.G2.DATA0</td><td>GT10.TXDATA10</td></tr>

<tr><td>CELL3.IMUX.G2.DATA1</td><td>GT10.TXDATA42</td></tr>

<tr><td>CELL3.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE2</td></tr>

<tr><td>CELL3.IMUX.G3.DATA0</td><td>GT10.TXDATA11</td></tr>

<tr><td>CELL3.IMUX.G3.DATA1</td><td>GT10.TXDATA43</td></tr>

<tr><td>CELL3.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL2</td></tr>

<tr><td>CELL3.OUT.FAN0.TMIN</td><td>GT10.RXDATA8</td></tr>

<tr><td>CELL3.OUT.FAN1.TMIN</td><td>GT10.RXDATA9</td></tr>

<tr><td>CELL3.OUT.FAN2.TMIN</td><td>GT10.RXDATA10</td></tr>

<tr><td>CELL3.OUT.FAN3.TMIN</td><td>GT10.RXDATA11</td></tr>

<tr><td>CELL3.OUT.FAN4.TMIN</td><td>GT10.RXDATA40</td></tr>

<tr><td>CELL3.OUT.FAN5.TMIN</td><td>GT10.RXDATA41</td></tr>

<tr><td>CELL3.OUT.FAN6.TMIN</td><td>GT10.RXDATA42</td></tr>

<tr><td>CELL3.OUT.FAN7.TMIN</td><td>GT10.RXDATA43</td></tr>

<tr><td>CELL3.OUT.SEC8.TMIN</td><td>GT10.RXCRCERR</td></tr>

<tr><td>CELL3.OUT.SEC9.TMIN</td><td>GT10.TXKERR2</td></tr>

<tr><td>CELL3.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP2</td></tr>

<tr><td>CELL3.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA2</td></tr>

<tr><td>CELL3.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK2</td></tr>

<tr><td>CELL3.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE2</td></tr>

<tr><td>CELL3.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR2</td></tr>

<tr><td>CELL3.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP2</td></tr>

<tr><td>CELL4.IMUX.G0.DATA0</td><td>GT10.TXDATA12</td></tr>

<tr><td>CELL4.IMUX.G0.DATA1</td><td>GT10.TXDATA44</td></tr>

<tr><td>CELL4.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B3</td></tr>

<tr><td>CELL4.IMUX.G0.DATA4</td><td>GT10.TXDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G0.DATA5</td><td>GT10.TXINTDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G0.DATA6</td><td>GT10.RXDESCRAM64B66BUSE</td></tr>

<tr><td>CELL4.IMUX.G1.DATA0</td><td>GT10.TXDATA13</td></tr>

<tr><td>CELL4.IMUX.G1.DATA1</td><td>GT10.TXDATA45</td></tr>

<tr><td>CELL4.IMUX.G1.DATA2</td><td>GT10.TXCHARISK3</td></tr>

<tr><td>CELL4.IMUX.G1.DATA4</td><td>GT10.TXDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G1.DATA5</td><td>GT10.TXINTDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G1.DATA6</td><td>GT10.RXBLOCKSYNC64B66BUSE</td></tr>

<tr><td>CELL4.IMUX.G2.DATA0</td><td>GT10.TXDATA14</td></tr>

<tr><td>CELL4.IMUX.G2.DATA1</td><td>GT10.TXDATA46</td></tr>

<tr><td>CELL4.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE3</td></tr>

<tr><td>CELL4.IMUX.G2.DATA4</td><td>GT10.RXDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G2.DATA5</td><td>GT10.RXINTDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G2.DATA6</td><td>GT10.RXCOMMADETUSE</td></tr>

<tr><td>CELL4.IMUX.G3.DATA0</td><td>GT10.TXDATA15</td></tr>

<tr><td>CELL4.IMUX.G3.DATA1</td><td>GT10.TXDATA47</td></tr>

<tr><td>CELL4.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL3</td></tr>

<tr><td>CELL4.IMUX.G3.DATA3</td><td>GT10.TXFORCECRCERR</td></tr>

<tr><td>CELL4.IMUX.G3.DATA4</td><td>GT10.RXDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G3.DATA5</td><td>GT10.RXINTDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G3.DATA6</td><td>GT10.RXSLIDE</td></tr>

<tr><td>CELL4.OUT.FAN0.TMIN</td><td>GT10.RXDATA12</td></tr>

<tr><td>CELL4.OUT.FAN1.TMIN</td><td>GT10.RXDATA13</td></tr>

<tr><td>CELL4.OUT.FAN2.TMIN</td><td>GT10.RXDATA14</td></tr>

<tr><td>CELL4.OUT.FAN3.TMIN</td><td>GT10.RXDATA15</td></tr>

<tr><td>CELL4.OUT.FAN4.TMIN</td><td>GT10.RXDATA44</td></tr>

<tr><td>CELL4.OUT.FAN5.TMIN</td><td>GT10.RXDATA45</td></tr>

<tr><td>CELL4.OUT.FAN6.TMIN</td><td>GT10.RXDATA46</td></tr>

<tr><td>CELL4.OUT.FAN7.TMIN</td><td>GT10.RXDATA47</td></tr>

<tr><td>CELL4.OUT.SEC8.TMIN</td><td>GT10.RXCHECKINGCRC</td></tr>

<tr><td>CELL4.OUT.SEC9.TMIN</td><td>GT10.TXKERR3</td></tr>

<tr><td>CELL4.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP3</td></tr>

<tr><td>CELL4.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA3</td></tr>

<tr><td>CELL4.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK3</td></tr>

<tr><td>CELL4.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE3</td></tr>

<tr><td>CELL4.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR3</td></tr>

<tr><td>CELL4.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP3</td></tr>

<tr><td>CELL5.IMUX.G0.DATA0</td><td>GT10.TXDATA16</td></tr>

<tr><td>CELL5.IMUX.G0.DATA1</td><td>GT10.TXDATA48</td></tr>

<tr><td>CELL5.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B4</td></tr>

<tr><td>CELL5.IMUX.G0.DATA3</td><td>GT10.TESTMEMORY</td></tr>

<tr><td>CELL5.IMUX.G0.DATA4</td><td>GT10.RXDEC64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G0.DATA6</td><td>GT10.SCANIN</td></tr>

<tr><td>CELL5.IMUX.G1.DATA0</td><td>GT10.TXDATA17</td></tr>

<tr><td>CELL5.IMUX.G1.DATA1</td><td>GT10.TXDATA49</td></tr>

<tr><td>CELL5.IMUX.G1.DATA2</td><td>GT10.TXCHARISK4</td></tr>

<tr><td>CELL5.IMUX.G1.DATA3</td><td>GT10.RXIGNOREBTF</td></tr>

<tr><td>CELL5.IMUX.G1.DATA4</td><td>GT10.TXSCRAM64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G1.DATA6</td><td>GT10.SCANEN</td></tr>

<tr><td>CELL5.IMUX.G2.DATA0</td><td>GT10.TXDATA18</td></tr>

<tr><td>CELL5.IMUX.G2.DATA1</td><td>GT10.TXDATA50</td></tr>

<tr><td>CELL5.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE4</td></tr>

<tr><td>CELL5.IMUX.G2.DATA3</td><td>GT10.TXENC8B10BUSE</td></tr>

<tr><td>CELL5.IMUX.G2.DATA4</td><td>GT10.TXGEARBOX64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G2.DATA6</td><td>GT10.SCANMODE</td></tr>

<tr><td>CELL5.IMUX.G3.DATA0</td><td>GT10.TXDATA19</td></tr>

<tr><td>CELL5.IMUX.G3.DATA1</td><td>GT10.TXDATA51</td></tr>

<tr><td>CELL5.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL4</td></tr>

<tr><td>CELL5.IMUX.G3.DATA3</td><td>GT10.TXENC64B66BUSE</td></tr>

<tr><td>CELL5.OUT.FAN0.TMIN</td><td>GT10.RXDATA16</td></tr>

<tr><td>CELL5.OUT.FAN1.TMIN</td><td>GT10.RXDATA17</td></tr>

<tr><td>CELL5.OUT.FAN2.TMIN</td><td>GT10.RXDATA18</td></tr>

<tr><td>CELL5.OUT.FAN3.TMIN</td><td>GT10.RXDATA19</td></tr>

<tr><td>CELL5.OUT.FAN4.TMIN</td><td>GT10.RXDATA48</td></tr>

<tr><td>CELL5.OUT.FAN5.TMIN</td><td>GT10.RXDATA49</td></tr>

<tr><td>CELL5.OUT.FAN6.TMIN</td><td>GT10.RXDATA50</td></tr>

<tr><td>CELL5.OUT.FAN7.TMIN</td><td>GT10.RXDATA51</td></tr>

<tr><td>CELL5.OUT.SEC8.TMIN</td><td>GT10.SCANOUT</td></tr>

<tr><td>CELL5.OUT.SEC9.TMIN</td><td>GT10.TXKERR4</td></tr>

<tr><td>CELL5.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP4</td></tr>

<tr><td>CELL5.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA4</td></tr>

<tr><td>CELL5.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK4</td></tr>

<tr><td>CELL5.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE4</td></tr>

<tr><td>CELL5.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR4</td></tr>

<tr><td>CELL5.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP4</td></tr>

<tr><td>CELL6.IMUX.G0.DATA0</td><td>GT10.TXDATA20</td></tr>

<tr><td>CELL6.IMUX.G0.DATA1</td><td>GT10.TXDATA52</td></tr>

<tr><td>CELL6.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B5</td></tr>

<tr><td>CELL6.IMUX.G0.DATA3</td><td>GT10.RXDEC8B10BUSE</td></tr>

<tr><td>CELL6.IMUX.G0.DATA4</td><td>GT10.PMAREGDATAIN0</td></tr>

<tr><td>CELL6.IMUX.G0.DATA5</td><td>GT10.PMAREGDATAIN4</td></tr>

<tr><td>CELL6.IMUX.G0.DATA6</td><td>GT10.PMAREGADDR0</td></tr>

<tr><td>CELL6.IMUX.G0.DATA7</td><td>GT10.PMAREGADDR4</td></tr>

<tr><td>CELL6.IMUX.G1.DATA0</td><td>GT10.TXDATA21</td></tr>

<tr><td>CELL6.IMUX.G1.DATA1</td><td>GT10.TXDATA53</td></tr>

<tr><td>CELL6.IMUX.G1.DATA2</td><td>GT10.TXCHARISK5</td></tr>

<tr><td>CELL6.IMUX.G1.DATA3</td><td>GT10.PMAREGRW</td></tr>

<tr><td>CELL6.IMUX.G1.DATA4</td><td>GT10.PMAREGDATAIN1</td></tr>

<tr><td>CELL6.IMUX.G1.DATA5</td><td>GT10.PMAREGDATAIN5</td></tr>

<tr><td>CELL6.IMUX.G1.DATA6</td><td>GT10.PMAREGADDR1</td></tr>

<tr><td>CELL6.IMUX.G1.DATA7</td><td>GT10.PMAREGADDR5</td></tr>

<tr><td>CELL6.IMUX.G2.DATA0</td><td>GT10.TXDATA22</td></tr>

<tr><td>CELL6.IMUX.G2.DATA1</td><td>GT10.TXDATA54</td></tr>

<tr><td>CELL6.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE5</td></tr>

<tr><td>CELL6.IMUX.G2.DATA3</td><td>GT10.PMAREGSTROBE</td></tr>

<tr><td>CELL6.IMUX.G2.DATA4</td><td>GT10.PMAREGDATAIN2</td></tr>

<tr><td>CELL6.IMUX.G2.DATA5</td><td>GT10.PMAREGDATAIN6</td></tr>

<tr><td>CELL6.IMUX.G2.DATA6</td><td>GT10.PMAREGADDR2</td></tr>

<tr><td>CELL6.IMUX.G3.DATA0</td><td>GT10.TXDATA23</td></tr>

<tr><td>CELL6.IMUX.G3.DATA1</td><td>GT10.TXDATA55</td></tr>

<tr><td>CELL6.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL5</td></tr>

<tr><td>CELL6.IMUX.G3.DATA4</td><td>GT10.PMAREGDATAIN3</td></tr>

<tr><td>CELL6.IMUX.G3.DATA5</td><td>GT10.PMAREGDATAIN7</td></tr>

<tr><td>CELL6.IMUX.G3.DATA6</td><td>GT10.PMAREGADDR3</td></tr>

<tr><td>CELL6.OUT.FAN0.TMIN</td><td>GT10.RXDATA20</td></tr>

<tr><td>CELL6.OUT.FAN1.TMIN</td><td>GT10.RXDATA21</td></tr>

<tr><td>CELL6.OUT.FAN2.TMIN</td><td>GT10.RXDATA22</td></tr>

<tr><td>CELL6.OUT.FAN3.TMIN</td><td>GT10.RXDATA23</td></tr>

<tr><td>CELL6.OUT.FAN4.TMIN</td><td>GT10.RXDATA52</td></tr>

<tr><td>CELL6.OUT.FAN5.TMIN</td><td>GT10.RXDATA53</td></tr>

<tr><td>CELL6.OUT.FAN6.TMIN</td><td>GT10.RXDATA54</td></tr>

<tr><td>CELL6.OUT.FAN7.TMIN</td><td>GT10.RXDATA55</td></tr>

<tr><td>CELL6.OUT.SEC9.TMIN</td><td>GT10.TXKERR5</td></tr>

<tr><td>CELL6.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP5</td></tr>

<tr><td>CELL6.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA5</td></tr>

<tr><td>CELL6.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK5</td></tr>

<tr><td>CELL6.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE5</td></tr>

<tr><td>CELL6.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR5</td></tr>

<tr><td>CELL6.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP5</td></tr>

<tr><td>CELL7.IMUX.G0.DATA0</td><td>GT10.TXDATA24</td></tr>

<tr><td>CELL7.IMUX.G0.DATA1</td><td>GT10.TXDATA56</td></tr>

<tr><td>CELL7.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B6</td></tr>

<tr><td>CELL7.IMUX.G1.DATA0</td><td>GT10.TXDATA25</td></tr>

<tr><td>CELL7.IMUX.G1.DATA1</td><td>GT10.TXDATA57</td></tr>

<tr><td>CELL7.IMUX.G1.DATA2</td><td>GT10.TXCHARISK6</td></tr>

<tr><td>CELL7.IMUX.G2.DATA0</td><td>GT10.TXDATA26</td></tr>

<tr><td>CELL7.IMUX.G2.DATA1</td><td>GT10.TXDATA58</td></tr>

<tr><td>CELL7.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE6</td></tr>

<tr><td>CELL7.IMUX.G3.DATA0</td><td>GT10.TXDATA27</td></tr>

<tr><td>CELL7.IMUX.G3.DATA1</td><td>GT10.TXDATA59</td></tr>

<tr><td>CELL7.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL6</td></tr>

<tr><td>CELL7.OUT.FAN0.TMIN</td><td>GT10.RXDATA24</td></tr>

<tr><td>CELL7.OUT.FAN1.TMIN</td><td>GT10.RXDATA25</td></tr>

<tr><td>CELL7.OUT.FAN2.TMIN</td><td>GT10.RXDATA26</td></tr>

<tr><td>CELL7.OUT.FAN3.TMIN</td><td>GT10.RXDATA27</td></tr>

<tr><td>CELL7.OUT.FAN4.TMIN</td><td>GT10.RXDATA56</td></tr>

<tr><td>CELL7.OUT.FAN5.TMIN</td><td>GT10.RXDATA57</td></tr>

<tr><td>CELL7.OUT.FAN6.TMIN</td><td>GT10.RXDATA58</td></tr>

<tr><td>CELL7.OUT.FAN7.TMIN</td><td>GT10.RXDATA59</td></tr>

<tr><td>CELL7.OUT.SEC9.TMIN</td><td>GT10.TXKERR6</td></tr>

<tr><td>CELL7.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP6</td></tr>

<tr><td>CELL7.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA6</td></tr>

<tr><td>CELL7.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK6</td></tr>

<tr><td>CELL7.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE6</td></tr>

<tr><td>CELL7.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR6</td></tr>

<tr><td>CELL7.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP6</td></tr>

<tr><td>CELL8.IMUX.G0.DATA0</td><td>GT10.TXDATA28</td></tr>

<tr><td>CELL8.IMUX.G0.DATA1</td><td>GT10.TXDATA60</td></tr>

<tr><td>CELL8.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B7</td></tr>

<tr><td>CELL8.IMUX.G1.DATA0</td><td>GT10.TXDATA29</td></tr>

<tr><td>CELL8.IMUX.G1.DATA1</td><td>GT10.TXDATA61</td></tr>

<tr><td>CELL8.IMUX.G1.DATA2</td><td>GT10.TXCHARISK7</td></tr>

<tr><td>CELL8.IMUX.G2.DATA0</td><td>GT10.TXDATA30</td></tr>

<tr><td>CELL8.IMUX.G2.DATA1</td><td>GT10.TXDATA62</td></tr>

<tr><td>CELL8.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE7</td></tr>

<tr><td>CELL8.IMUX.G3.DATA0</td><td>GT10.TXDATA31</td></tr>

<tr><td>CELL8.IMUX.G3.DATA1</td><td>GT10.TXDATA63</td></tr>

<tr><td>CELL8.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL7</td></tr>

<tr><td>CELL8.OUT.FAN0.TMIN</td><td>GT10.RXDATA28</td></tr>

<tr><td>CELL8.OUT.FAN1.TMIN</td><td>GT10.RXDATA29</td></tr>

<tr><td>CELL8.OUT.FAN2.TMIN</td><td>GT10.RXDATA30</td></tr>

<tr><td>CELL8.OUT.FAN3.TMIN</td><td>GT10.RXDATA31</td></tr>

<tr><td>CELL8.OUT.FAN4.TMIN</td><td>GT10.RXDATA60</td></tr>

<tr><td>CELL8.OUT.FAN5.TMIN</td><td>GT10.RXDATA61</td></tr>

<tr><td>CELL8.OUT.FAN6.TMIN</td><td>GT10.RXDATA62</td></tr>

<tr><td>CELL8.OUT.FAN7.TMIN</td><td>GT10.RXDATA63</td></tr>

<tr><td>CELL8.OUT.SEC8.TMIN</td><td>GT10.TXBUFERR</td></tr>

<tr><td>CELL8.OUT.SEC9.TMIN</td><td>GT10.TXKERR7</td></tr>

<tr><td>CELL8.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP7</td></tr>

<tr><td>CELL8.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA7</td></tr>

<tr><td>CELL8.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK7</td></tr>

<tr><td>CELL8.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE7</td></tr>

<tr><td>CELL8.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR7</td></tr>

<tr><td>CELL8.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP7</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[6]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[5]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[4]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:ENABLE">GT10:ENABLE</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[3]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[2]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[1]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[0]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[7]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[5]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[4]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[2]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[1]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_CRC_USE">GT10:TX_CRC_USE</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TX_BUFFER_USE">GT10:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[7]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[6]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B18">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_FORMAT">GT10:CRC_FORMAT[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F3.B3">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CRC_FORMAT">GT10:CRC_FORMAT[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B34">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_DETECT">GT10:PCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B32">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B31">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[8]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B29">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[6]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_DETECT">GT10:MCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[8]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B18">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[6]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[4]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B12">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[9]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B9">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[8]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B8">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[7]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B7">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[6]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B6">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[5]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B5">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B3">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[2]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B2">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[1]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R1.F3.B1">
<a href="#tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B35">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_USE">GT10:CLK_COR_SEQ_2_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B32">
<a href="#tile-virtex2-GIGABIT10.B-GT10:DEC_MCOMMA_DETECT">GT10:DEC_MCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B31">
<a href="#tile-virtex2-GIGABIT10.B-GT10:DEC_PCOMMA_DETECT">GT10:DEC_PCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:DEC_VALID_COMMA_ONLY">GT10:DEC_VALID_COMMA_ONLY</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_BUFFER_USE">GT10:RX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_ONE_SHOT">GT10:CHAN_BOND_ONE_SHOT</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B12">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_KEEP_IDLE">GT10:CLK_COR_KEEP_IDLE</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_INSERT_IDLE_FLAG">GT10:CLK_COR_INSERT_IDLE_FLAG</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_CORRECT_USE">GT10:CLK_CORRECT_USE</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R2.F3.B2">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B35">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_CRC_USE">GT10:RX_CRC_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_6">GT10:TEST_MODE_6</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_5">GT10:TEST_MODE_5</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_4">GT10:TEST_MODE_4</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_3">GT10:TEST_MODE_3</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B12">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_2">GT10:TEST_MODE_2</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R3.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_1">GT10:TEST_MODE_1</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B35">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_USE">GT10:CHAN_BOND_SEQ_2_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[0]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOSS_OF_SYNC_FSM">GT10:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B21">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[5]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[4]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[3]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B18">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[7]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B12">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B9">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R4.F3.B8">
<a href="#tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[7]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[6]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[5]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[4]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[2]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B33">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_64B66B_SV">GT10:CHAN_BOND_64B66B_SV</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B32">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_8B10B_DE">GT10:CLK_COR_8B10B_DE</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[5]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B29">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[2]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[1]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[5]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[4]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[3]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B21">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B9">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B8">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B6">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B5">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B3">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B1">
<a href="#tile-virtex2-GIGABIT10.B-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R5.F3.B0">
<a href="#tile-virtex2-GIGABIT10.B-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R6</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[39]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[38]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[37]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[36]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[35]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[34]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[33]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[32]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[31]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[30]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[29]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[28]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[27]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[26]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[25]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[24]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[23]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[22]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[21]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[20]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[19]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[18]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[17]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[16]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[14]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[13]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[12]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[11]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[10]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[9]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[8]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[6]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[4]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_DROP">GT10:CLK_COR_SEQ_DROP</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B9">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B8">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B6">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B5">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R6.F3.B2">
<a href="#tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R7</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B79">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[119]</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B78">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[118]</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B77">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[117]</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B76">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[116]</a>
</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B75">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[115]</a>
</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B74">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[114]</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B73">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[113]</a>
</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B72">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[112]</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B71">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[111]</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B70">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[110]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B69">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[109]</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B68">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[108]</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B67">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[107]</a>
</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B66">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[106]</a>
</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B65">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[105]</a>
</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B64">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[104]</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B63">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[103]</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B62">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[102]</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B61">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[101]</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B60">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[100]</a>
</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B59">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[99]</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B58">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[98]</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B57">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[97]</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B56">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[96]</a>
</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B55">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[95]</a>
</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B54">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[94]</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B53">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[93]</a>
</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B52">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[92]</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B51">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[91]</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B50">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[90]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B49">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[89]</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B48">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[88]</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B47">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[87]</a>
</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B46">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[86]</a>
</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B45">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[85]</a>
</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B44">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[84]</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B43">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[83]</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B42">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[82]</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B41">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[81]</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B40">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[80]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B39">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[79]</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B38">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[78]</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B37">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[77]</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B36">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[76]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B35">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[75]</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B34">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[74]</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B33">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[73]</a>
</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B32">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[72]</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B31">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[71]</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[70]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B29">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[69]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[68]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[67]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[66]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[65]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[64]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[63]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[62]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B21">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[61]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[60]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[59]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B18">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[58]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[57]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[56]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[55]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B14">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[54]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B13">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[53]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B12">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[52]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B11">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[51]</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B10">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[50]</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B9">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[49]</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B8">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[48]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B7">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[47]</a>
</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B6">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[46]</a>
</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B5">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[45]</a>
</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B4">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[44]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B2">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[42]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B1">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[41]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R7.F3.B0">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[40]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.B rect R8</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
</tr>

</thead>

<tbody>
<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B30">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B29">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[6]</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B28">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[5]</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B27">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B26">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[3]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B25">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B24">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B23">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B22">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[7]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B21">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[6]</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B20">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[5]</a>
</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B19">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B18">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[3]</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B17">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[2]</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B16">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B15">
<a href="#tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[0]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R8.F3.B2">
<a href="#tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED[43]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD</th>
<th>5.F3.B1</th>
<th>5.F3.B0</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_64B66B_SV">GT10:CHAN_BOND_64B66B_SV</th>
<th>5.F3.B33</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_ONE_SHOT">GT10:CHAN_BOND_ONE_SHOT</th>
<th>2.F3.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_USE">GT10:CHAN_BOND_SEQ_2_USE</th>
<th>4.F3.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_CORRECT_USE">GT10:CLK_CORRECT_USE</th>
<th>2.F3.B10</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_8B10B_DE">GT10:CLK_COR_8B10B_DE</th>
<th>5.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_INSERT_IDLE_FLAG">GT10:CLK_COR_INSERT_IDLE_FLAG</th>
<th>2.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_KEEP_IDLE">GT10:CLK_COR_KEEP_IDLE</th>
<th>2.F3.B12</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_USE">GT10:CLK_COR_SEQ_2_USE</th>
<th>2.F3.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_DROP">GT10:CLK_COR_SEQ_DROP</th>
<th>6.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:DEC_MCOMMA_DETECT">GT10:DEC_MCOMMA_DETECT</th>
<th>2.F3.B32</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:DEC_PCOMMA_DETECT">GT10:DEC_PCOMMA_DETECT</th>
<th>2.F3.B31</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:DEC_VALID_COMMA_ONLY">GT10:DEC_VALID_COMMA_ONLY</th>
<th>2.F3.B30</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:ENABLE">GT10:ENABLE</th>
<th>0.F3.B74</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:MCOMMA_DETECT">GT10:MCOMMA_DETECT</th>
<th>1.F3.B22</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:PCOMMA_DETECT">GT10:PCOMMA_DETECT</th>
<th>1.F3.B34</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:RX_BUFFER_USE">GT10:RX_BUFFER_USE</th>
<th>2.F3.B25</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:RX_CRC_USE">GT10:RX_CRC_USE</th>
<th>3.F3.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:RX_LOSS_OF_SYNC_FSM">GT10:RX_LOSS_OF_SYNC_FSM</th>
<th>4.F3.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_1">GT10:TEST_MODE_1</th>
<th>3.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_2">GT10:TEST_MODE_2</th>
<th>3.F3.B12</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_3">GT10:TEST_MODE_3</th>
<th>3.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_4">GT10:TEST_MODE_4</th>
<th>3.F3.B14</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_5">GT10:TEST_MODE_5</th>
<th>3.F3.B15</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TEST_MODE_6">GT10:TEST_MODE_6</th>
<th>3.F3.B16</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TX_BUFFER_USE">GT10:TX_BUFFER_USE</th>
<th>0.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TX_CRC_USE">GT10:TX_CRC_USE</th>
<th>0.F3.B37</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT</th>
<th>4.F3.B28</th>
<th>4.F3.B27</th>
<th>4.F3.B26</th>
<th>4.F3.B25</th>
<th>4.F3.B24</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX</th>
<th>5.F3.B17</th>
<th>5.F3.B16</th>
<th>5.F3.B15</th>
<th>5.F3.B14</th>
<th>5.F3.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT</th>
<th>2.F3.B17</th>
<th>2.F3.B16</th>
<th>2.F3.B15</th>
<th>2.F3.B14</th>
<th>2.F3.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE</th>
<th>2.F3.B4</th>
<th>2.F3.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MASTER</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SLAVE_1_HOP</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SLAVE_2_HOPS</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1</th>
<th>3.F3.B79</th>
<th>3.F3.B78</th>
<th>3.F3.B77</th>
<th>3.F3.B76</th>
<th>3.F3.B75</th>
<th>3.F3.B74</th>
<th>3.F3.B73</th>
<th>3.F3.B72</th>
<th>3.F3.B71</th>
<th>3.F3.B70</th>
<th>3.F3.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2</th>
<th>3.F3.B68</th>
<th>3.F3.B67</th>
<th>3.F3.B66</th>
<th>3.F3.B65</th>
<th>3.F3.B64</th>
<th>3.F3.B63</th>
<th>3.F3.B62</th>
<th>3.F3.B61</th>
<th>3.F3.B60</th>
<th>3.F3.B59</th>
<th>3.F3.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3</th>
<th>3.F3.B57</th>
<th>3.F3.B56</th>
<th>3.F3.B55</th>
<th>3.F3.B54</th>
<th>3.F3.B53</th>
<th>3.F3.B52</th>
<th>3.F3.B51</th>
<th>3.F3.B50</th>
<th>3.F3.B49</th>
<th>3.F3.B48</th>
<th>3.F3.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4</th>
<th>3.F3.B46</th>
<th>3.F3.B45</th>
<th>3.F3.B44</th>
<th>3.F3.B43</th>
<th>3.F3.B42</th>
<th>3.F3.B41</th>
<th>3.F3.B40</th>
<th>3.F3.B39</th>
<th>3.F3.B38</th>
<th>3.F3.B37</th>
<th>3.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1</th>
<th>4.F3.B79</th>
<th>4.F3.B78</th>
<th>4.F3.B77</th>
<th>4.F3.B76</th>
<th>4.F3.B75</th>
<th>4.F3.B74</th>
<th>4.F3.B73</th>
<th>4.F3.B72</th>
<th>4.F3.B71</th>
<th>4.F3.B70</th>
<th>4.F3.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2</th>
<th>4.F3.B68</th>
<th>4.F3.B67</th>
<th>4.F3.B66</th>
<th>4.F3.B65</th>
<th>4.F3.B64</th>
<th>4.F3.B63</th>
<th>4.F3.B62</th>
<th>4.F3.B61</th>
<th>4.F3.B60</th>
<th>4.F3.B59</th>
<th>4.F3.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3</th>
<th>4.F3.B57</th>
<th>4.F3.B56</th>
<th>4.F3.B55</th>
<th>4.F3.B54</th>
<th>4.F3.B53</th>
<th>4.F3.B52</th>
<th>4.F3.B51</th>
<th>4.F3.B50</th>
<th>4.F3.B49</th>
<th>4.F3.B48</th>
<th>4.F3.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4</th>
<th>4.F3.B46</th>
<th>4.F3.B45</th>
<th>4.F3.B44</th>
<th>4.F3.B43</th>
<th>4.F3.B42</th>
<th>4.F3.B41</th>
<th>4.F3.B40</th>
<th>4.F3.B39</th>
<th>4.F3.B38</th>
<th>4.F3.B37</th>
<th>4.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1</th>
<th>1.F3.B79</th>
<th>1.F3.B78</th>
<th>1.F3.B77</th>
<th>1.F3.B76</th>
<th>1.F3.B75</th>
<th>1.F3.B74</th>
<th>1.F3.B73</th>
<th>1.F3.B72</th>
<th>1.F3.B71</th>
<th>1.F3.B70</th>
<th>1.F3.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2</th>
<th>1.F3.B68</th>
<th>1.F3.B67</th>
<th>1.F3.B66</th>
<th>1.F3.B65</th>
<th>1.F3.B64</th>
<th>1.F3.B63</th>
<th>1.F3.B62</th>
<th>1.F3.B61</th>
<th>1.F3.B60</th>
<th>1.F3.B59</th>
<th>1.F3.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3</th>
<th>1.F3.B57</th>
<th>1.F3.B56</th>
<th>1.F3.B55</th>
<th>1.F3.B54</th>
<th>1.F3.B53</th>
<th>1.F3.B52</th>
<th>1.F3.B51</th>
<th>1.F3.B50</th>
<th>1.F3.B49</th>
<th>1.F3.B48</th>
<th>1.F3.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4</th>
<th>1.F3.B46</th>
<th>1.F3.B45</th>
<th>1.F3.B44</th>
<th>1.F3.B43</th>
<th>1.F3.B42</th>
<th>1.F3.B41</th>
<th>1.F3.B40</th>
<th>1.F3.B39</th>
<th>1.F3.B38</th>
<th>1.F3.B37</th>
<th>1.F3.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1</th>
<th>2.F3.B79</th>
<th>2.F3.B78</th>
<th>2.F3.B77</th>
<th>2.F3.B76</th>
<th>2.F3.B75</th>
<th>2.F3.B74</th>
<th>2.F3.B73</th>
<th>2.F3.B72</th>
<th>2.F3.B71</th>
<th>2.F3.B70</th>
<th>2.F3.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2</th>
<th>2.F3.B68</th>
<th>2.F3.B67</th>
<th>2.F3.B66</th>
<th>2.F3.B65</th>
<th>2.F3.B64</th>
<th>2.F3.B63</th>
<th>2.F3.B62</th>
<th>2.F3.B61</th>
<th>2.F3.B60</th>
<th>2.F3.B59</th>
<th>2.F3.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3</th>
<th>2.F3.B57</th>
<th>2.F3.B56</th>
<th>2.F3.B55</th>
<th>2.F3.B54</th>
<th>2.F3.B53</th>
<th>2.F3.B52</th>
<th>2.F3.B51</th>
<th>2.F3.B50</th>
<th>2.F3.B49</th>
<th>2.F3.B48</th>
<th>2.F3.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4</th>
<th>2.F3.B46</th>
<th>2.F3.B45</th>
<th>2.F3.B44</th>
<th>2.F3.B43</th>
<th>2.F3.B42</th>
<th>2.F3.B41</th>
<th>2.F3.B40</th>
<th>2.F3.B39</th>
<th>2.F3.B38</th>
<th>2.F3.B37</th>
<th>2.F3.B36</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK</th>
<th>5.F3.B6</th>
<th>5.F3.B5</th>
<th>5.F3.B4</th>
<th>5.F3.B3</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK</th>
<th>5.F3.B11</th>
<th>5.F3.B10</th>
<th>5.F3.B9</th>
<th>5.F3.B8</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK</th>
<th>6.F3.B6</th>
<th>6.F3.B5</th>
<th>6.F3.B4</th>
<th>6.F3.B2</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK</th>
<th>6.F3.B11</th>
<th>6.F3.B10</th>
<th>6.F3.B9</th>
<th>6.F3.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN</th>
<th>3.F3.B28</th>
<th>3.F3.B27</th>
<th>3.F3.B26</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN</th>
<th>3.F3.B24</th>
<th>3.F3.B23</th>
<th>3.F3.B22</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT</th>
<th>5.F3.B30</th>
<th>5.F3.B29</th>
<th>5.F3.B28</th>
<th>5.F3.B27</th>
<th>5.F3.B26</th>
<th>5.F3.B25</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT</th>
<th>5.F3.B24</th>
<th>5.F3.B23</th>
<th>5.F3.B22</th>
<th>5.F3.B21</th>
<th>5.F3.B20</th>
<th>5.F3.B19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK</th>
<th>1.F3.B10</th>
<th>1.F3.B9</th>
<th>1.F3.B8</th>
<th>1.F3.B7</th>
<th>1.F3.B6</th>
<th>1.F3.B5</th>
<th>1.F3.B4</th>
<th>1.F3.B3</th>
<th>1.F3.B2</th>
<th>1.F3.B1</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE</th>
<th>1.F3.B20</th>
<th>1.F3.B19</th>
<th>1.F3.B18</th>
<th>1.F3.B17</th>
<th>1.F3.B16</th>
<th>1.F3.B15</th>
<th>1.F3.B14</th>
<th>1.F3.B13</th>
<th>1.F3.B12</th>
<th>1.F3.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE</th>
<th>1.F3.B32</th>
<th>1.F3.B31</th>
<th>1.F3.B30</th>
<th>1.F3.B29</th>
<th>1.F3.B28</th>
<th>1.F3.B27</th>
<th>1.F3.B26</th>
<th>1.F3.B25</th>
<th>1.F3.B24</th>
<th>1.F3.B23</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT</th>
<th>0.F3.B77</th>
<th>0.F3.B76</th>
<th>0.F3.B75</th>
<th>0.F3.B73</th>
<th>0.F3.B72</th>
<th>0.F3.B71</th>
<th>0.F3.B70</th>
</tr>

</thead>

<tbody>
<tr><td>K28_0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K23_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K27_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K28_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K29_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>K30_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CRC_FORMAT">GT10:CRC_FORMAT</th>
<th>0.F3.B4</th>
<th>0.F3.B3</th>
</tr>

</thead>

<tbody>
<tr><td>USER_MODE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ETHERNET</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>FIBRE_CHAN</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>INFINIBAND</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT</th>
<th>0.F3.B20</th>
<th>0.F3.B19</th>
<th>0.F3.B18</th>
<th>0.F3.B17</th>
<th>0.F3.B16</th>
<th>0.F3.B15</th>
<th>0.F3.B14</th>
<th>0.F3.B13</th>
</tr>

</thead>

<tbody>
<tr><td>K28_0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K23_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K27_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K28_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K29_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>K30_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL</th>
<th>5.F3.B57</th>
<th>5.F3.B56</th>
<th>5.F3.B55</th>
<th>5.F3.B54</th>
<th>5.F3.B53</th>
<th>5.F3.B52</th>
<th>5.F3.B51</th>
<th>5.F3.B50</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX</th>
<th>8.F3.B22</th>
<th>8.F3.B21</th>
<th>8.F3.B20</th>
<th>8.F3.B19</th>
<th>8.F3.B18</th>
<th>8.F3.B17</th>
<th>8.F3.B16</th>
<th>8.F3.B15</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX</th>
<th>8.F3.B30</th>
<th>8.F3.B29</th>
<th>8.F3.B28</th>
<th>8.F3.B27</th>
<th>8.F3.B26</th>
<th>8.F3.B25</th>
<th>8.F3.B24</th>
<th>8.F3.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.B-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE</th>
<th>0.F3.B45</th>
<th>0.F3.B44</th>
<th>0.F3.B43</th>
<th>0.F3.B42</th>
<th>0.F3.B41</th>
<th>0.F3.B40</th>
<th>0.F3.B39</th>
<th>0.F3.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:PMA_SPEED">GT10:PMA_SPEED</th>
<th>7.F3.B79</th>
<th>7.F3.B78</th>
<th>7.F3.B77</th>
<th>7.F3.B76</th>
<th>7.F3.B75</th>
<th>7.F3.B74</th>
<th>7.F3.B73</th>
<th>7.F3.B72</th>
<th>7.F3.B71</th>
<th>7.F3.B70</th>
<th>7.F3.B69</th>
<th>7.F3.B68</th>
<th>7.F3.B67</th>
<th>7.F3.B66</th>
<th>7.F3.B65</th>
<th>7.F3.B64</th>
<th>7.F3.B63</th>
<th>7.F3.B62</th>
<th>7.F3.B61</th>
<th>7.F3.B60</th>
<th>7.F3.B59</th>
<th>7.F3.B58</th>
<th>7.F3.B57</th>
<th>7.F3.B56</th>
<th>7.F3.B55</th>
<th>7.F3.B54</th>
<th>7.F3.B53</th>
<th>7.F3.B52</th>
<th>7.F3.B51</th>
<th>7.F3.B50</th>
<th>7.F3.B49</th>
<th>7.F3.B48</th>
<th>7.F3.B47</th>
<th>7.F3.B46</th>
<th>7.F3.B45</th>
<th>7.F3.B44</th>
<th>7.F3.B43</th>
<th>7.F3.B42</th>
<th>7.F3.B41</th>
<th>7.F3.B40</th>
<th>7.F3.B39</th>
<th>7.F3.B38</th>
<th>7.F3.B37</th>
<th>7.F3.B36</th>
<th>7.F3.B35</th>
<th>7.F3.B34</th>
<th>7.F3.B33</th>
<th>7.F3.B32</th>
<th>7.F3.B31</th>
<th>7.F3.B30</th>
<th>7.F3.B29</th>
<th>7.F3.B28</th>
<th>7.F3.B27</th>
<th>7.F3.B26</th>
<th>7.F3.B25</th>
<th>7.F3.B24</th>
<th>7.F3.B23</th>
<th>7.F3.B22</th>
<th>7.F3.B21</th>
<th>7.F3.B20</th>
<th>7.F3.B19</th>
<th>7.F3.B18</th>
<th>7.F3.B17</th>
<th>7.F3.B16</th>
<th>7.F3.B15</th>
<th>7.F3.B14</th>
<th>7.F3.B13</th>
<th>7.F3.B12</th>
<th>7.F3.B11</th>
<th>7.F3.B10</th>
<th>7.F3.B9</th>
<th>7.F3.B8</th>
<th>7.F3.B7</th>
<th>7.F3.B6</th>
<th>7.F3.B5</th>
<th>7.F3.B4</th>
<th>8.F3.B2</th>
<th>7.F3.B2</th>
<th>7.F3.B1</th>
<th>7.F3.B0</th>
<th>6.F3.B79</th>
<th>6.F3.B78</th>
<th>6.F3.B77</th>
<th>6.F3.B76</th>
<th>6.F3.B75</th>
<th>6.F3.B74</th>
<th>6.F3.B73</th>
<th>6.F3.B72</th>
<th>6.F3.B71</th>
<th>6.F3.B70</th>
<th>6.F3.B69</th>
<th>6.F3.B68</th>
<th>6.F3.B67</th>
<th>6.F3.B66</th>
<th>6.F3.B65</th>
<th>6.F3.B64</th>
<th>6.F3.B63</th>
<th>6.F3.B62</th>
<th>6.F3.B61</th>
<th>6.F3.B60</th>
<th>6.F3.B59</th>
<th>6.F3.B58</th>
<th>6.F3.B57</th>
<th>6.F3.B56</th>
<th>6.F3.B55</th>
<th>6.F3.B54</th>
<th>6.F3.B53</th>
<th>6.F3.B52</th>
<th>6.F3.B51</th>
<th>6.F3.B50</th>
<th>6.F3.B49</th>
<th>6.F3.B48</th>
<th>6.F3.B47</th>
<th>6.F3.B46</th>
<th>6.F3.B45</th>
<th>6.F3.B44</th>
<th>6.F3.B43</th>
<th>6.F3.B42</th>
<th>6.F3.B41</th>
<th>6.F3.B40</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[119]</td>
<td>[118]</td>
<td>[117]</td>
<td>[116]</td>
<td>[115]</td>
<td>[114]</td>
<td>[113]</td>
<td>[112]</td>
<td>[111]</td>
<td>[110]</td>
<td>[109]</td>
<td>[108]</td>
<td>[107]</td>
<td>[106]</td>
<td>[105]</td>
<td>[104]</td>
<td>[103]</td>
<td>[102]</td>
<td>[101]</td>
<td>[100]</td>
<td>[99]</td>
<td>[98]</td>
<td>[97]</td>
<td>[96]</td>
<td>[95]</td>
<td>[94]</td>
<td>[93]</td>
<td>[92]</td>
<td>[91]</td>
<td>[90]</td>
<td>[89]</td>
<td>[88]</td>
<td>[87]</td>
<td>[86]</td>
<td>[85]</td>
<td>[84]</td>
<td>[83]</td>
<td>[82]</td>
<td>[81]</td>
<td>[80]</td>
<td>[79]</td>
<td>[78]</td>
<td>[77]</td>
<td>[76]</td>
<td>[75]</td>
<td>[74]</td>
<td>[73]</td>
<td>[72]</td>
<td>[71]</td>
<td>[70]</td>
<td>[69]</td>
<td>[68]</td>
<td>[67]</td>
<td>[66]</td>
<td>[65]</td>
<td>[64]</td>
<td>[63]</td>
<td>[62]</td>
<td>[61]</td>
<td>[60]</td>
<td>[59]</td>
<td>[58]</td>
<td>[57]</td>
<td>[56]</td>
<td>[55]</td>
<td>[54]</td>
<td>[53]</td>
<td>[52]</td>
<td>[51]</td>
<td>[50]</td>
<td>[49]</td>
<td>[48]</td>
<td>[47]</td>
<td>[46]</td>
<td>[45]</td>
<td>[44]</td>
<td>[43]</td>
<td>[42]</td>
<td>[41]</td>
<td>[40]</td>
<td>[39]</td>
<td>[38]</td>
<td>[37]</td>
<td>[36]</td>
<td>[35]</td>
<td>[34]</td>
<td>[33]</td>
<td>[32]</td>
<td>[31]</td>
<td>[30]</td>
<td>[29]</td>
<td>[28]</td>
<td>[27]</td>
<td>[26]</td>
<td>[25]</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR</th>
<th>4.F3.B30</th>
<th>4.F3.B22</th>
<th>4.F3.B21</th>
<th>4.F3.B20</th>
<th>4.F3.B19</th>
<th>4.F3.B18</th>
<th>4.F3.B17</th>
<th>4.F3.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>64</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.B-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD</th>
<th>4.F3.B15</th>
<th>4.F3.B14</th>
<th>4.F3.B13</th>
<th>4.F3.B12</th>
<th>4.F3.B11</th>
<th>4.F3.B10</th>
<th>4.F3.B9</th>
<th>4.F3.B8</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>256</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>512</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-gigabit10t"><a class="header" href="#tile-gigabit10t">Tile GIGABIT10.T</a></h2>
<p>Cells: 9</p>
<h3 id="bel-gt10-1"><a class="header" href="#bel-gt10-1">Bel GT10</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel GT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CHBONDDONE</td><td>output</td><td>TCELL0:OUT.FAN0.TMIN</td></tr>

<tr><td>CHBONDI0</td><td>input</td><td>TCELL0:IMUX.G0.DATA0</td></tr>

<tr><td>CHBONDI1</td><td>input</td><td>TCELL0:IMUX.G1.DATA0</td></tr>

<tr><td>CHBONDI2</td><td>input</td><td>TCELL0:IMUX.G2.DATA0</td></tr>

<tr><td>CHBONDI3</td><td>input</td><td>TCELL0:IMUX.G3.DATA0</td></tr>

<tr><td>CHBONDI4</td><td>input</td><td>TCELL0:IMUX.G0.DATA1</td></tr>

<tr><td>CHBONDO0</td><td>output</td><td>TCELL0:OUT.FAN2.TMIN</td></tr>

<tr><td>CHBONDO1</td><td>output</td><td>TCELL0:OUT.FAN3.TMIN</td></tr>

<tr><td>CHBONDO2</td><td>output</td><td>TCELL0:OUT.FAN4.TMIN</td></tr>

<tr><td>CHBONDO3</td><td>output</td><td>TCELL0:OUT.FAN5.TMIN</td></tr>

<tr><td>CHBONDO4</td><td>output</td><td>TCELL0:OUT.FAN6.TMIN</td></tr>

<tr><td>ENCHANSYNC</td><td>input</td><td>TCELL0:IMUX.G1.DATA1</td></tr>

<tr><td>ENMCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.G1.DATA7</td></tr>

<tr><td>ENPCOMMAALIGN</td><td>input</td><td>TCELL1:IMUX.G1.DATA4</td></tr>

<tr><td>LOOPBACK0</td><td>input</td><td>TCELL0:IMUX.G0.DATA3</td></tr>

<tr><td>LOOPBACK1</td><td>input</td><td>TCELL0:IMUX.G1.DATA3</td></tr>

<tr><td>PMAINIT</td><td>input</td><td>TCELL0:IMUX.G3.DATA1</td></tr>

<tr><td>PMAREGADDR0</td><td>input</td><td>TCELL6:IMUX.G0.DATA6</td></tr>

<tr><td>PMAREGADDR1</td><td>input</td><td>TCELL6:IMUX.G1.DATA6</td></tr>

<tr><td>PMAREGADDR2</td><td>input</td><td>TCELL6:IMUX.G2.DATA6</td></tr>

<tr><td>PMAREGADDR3</td><td>input</td><td>TCELL6:IMUX.G3.DATA6</td></tr>

<tr><td>PMAREGADDR4</td><td>input</td><td>TCELL6:IMUX.G0.DATA7</td></tr>

<tr><td>PMAREGADDR5</td><td>input</td><td>TCELL6:IMUX.G1.DATA7</td></tr>

<tr><td>PMAREGDATAIN0</td><td>input</td><td>TCELL6:IMUX.G0.DATA4</td></tr>

<tr><td>PMAREGDATAIN1</td><td>input</td><td>TCELL6:IMUX.G1.DATA4</td></tr>

<tr><td>PMAREGDATAIN2</td><td>input</td><td>TCELL6:IMUX.G2.DATA4</td></tr>

<tr><td>PMAREGDATAIN3</td><td>input</td><td>TCELL6:IMUX.G3.DATA4</td></tr>

<tr><td>PMAREGDATAIN4</td><td>input</td><td>TCELL6:IMUX.G0.DATA5</td></tr>

<tr><td>PMAREGDATAIN5</td><td>input</td><td>TCELL6:IMUX.G1.DATA5</td></tr>

<tr><td>PMAREGDATAIN6</td><td>input</td><td>TCELL6:IMUX.G2.DATA5</td></tr>

<tr><td>PMAREGDATAIN7</td><td>input</td><td>TCELL6:IMUX.G3.DATA5</td></tr>

<tr><td>PMAREGRW</td><td>input</td><td>TCELL6:IMUX.G1.DATA3</td></tr>

<tr><td>PMAREGSTROBE</td><td>input</td><td>TCELL6:IMUX.G2.DATA3</td></tr>

<tr><td>PMARXLOCK</td><td>output</td><td>TCELL0:OUT.SEC8.TMIN</td></tr>

<tr><td>PMARXLOCKSEL0</td><td>input</td><td>TCELL0:IMUX.G3.DATA6</td></tr>

<tr><td>PMARXLOCKSEL1</td><td>input</td><td>TCELL0:IMUX.G0.DATA7</td></tr>

<tr><td>POWERDOWN</td><td>input</td><td>TCELL0:IMUX.G0.DATA2</td></tr>

<tr><td>REFCLK</td><td>input</td><td>TCELL0:IMUX.DCMCLK2</td></tr>

<tr><td>REFCLK2</td><td>input</td><td>TCELL0:IMUX.DCMCLK3</td></tr>

<tr><td>REFCLKBSEL</td><td>input</td><td>TCELL0:IMUX.G3.DATA4</td></tr>

<tr><td>REFCLKSEL</td><td>input</td><td>TCELL0:IMUX.G2.DATA1</td></tr>

<tr><td>RXBLOCKSYNC64B66BUSE</td><td>input</td><td>TCELL4:IMUX.G1.DATA6</td></tr>

<tr><td>RXBUFSTATUS0</td><td>output</td><td>TCELL0:OUT.SEC15.TMIN</td></tr>

<tr><td>RXBUFSTATUS1</td><td>output</td><td>TCELL0:OUT.SEC14.TMIN</td></tr>

<tr><td>RXCHARISCOMMA0</td><td>output</td><td>TCELL1:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA1</td><td>output</td><td>TCELL2:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA2</td><td>output</td><td>TCELL3:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA3</td><td>output</td><td>TCELL4:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA4</td><td>output</td><td>TCELL5:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA5</td><td>output</td><td>TCELL6:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA6</td><td>output</td><td>TCELL7:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISCOMMA7</td><td>output</td><td>TCELL8:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCHARISK0</td><td>output</td><td>TCELL1:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK1</td><td>output</td><td>TCELL2:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK2</td><td>output</td><td>TCELL3:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK3</td><td>output</td><td>TCELL4:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK4</td><td>output</td><td>TCELL5:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK5</td><td>output</td><td>TCELL6:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK6</td><td>output</td><td>TCELL7:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHARISK7</td><td>output</td><td>TCELL8:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCHECKINGCRC</td><td>output</td><td>TCELL4:OUT.SEC8.TMIN</td></tr>

<tr><td>RXCLKCORCNT0</td><td>output</td><td>TCELL0:OUT.SEC11.TMIN</td></tr>

<tr><td>RXCLKCORCNT1</td><td>output</td><td>TCELL0:OUT.SEC10.TMIN</td></tr>

<tr><td>RXCLKCORCNT2</td><td>output</td><td>TCELL0:OUT.SEC9.TMIN</td></tr>

<tr><td>RXCOMMADET</td><td>output</td><td>TCELL0:OUT.SEC12.TMIN</td></tr>

<tr><td>RXCOMMADETUSE</td><td>input</td><td>TCELL4:IMUX.G2.DATA6</td></tr>

<tr><td>RXCRCERR</td><td>output</td><td>TCELL3:OUT.SEC8.TMIN</td></tr>

<tr><td>RXDATA0</td><td>output</td><td>TCELL1:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA1</td><td>output</td><td>TCELL1:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA10</td><td>output</td><td>TCELL3:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA11</td><td>output</td><td>TCELL3:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA12</td><td>output</td><td>TCELL4:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA13</td><td>output</td><td>TCELL4:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA14</td><td>output</td><td>TCELL4:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA15</td><td>output</td><td>TCELL4:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA16</td><td>output</td><td>TCELL5:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA17</td><td>output</td><td>TCELL5:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA18</td><td>output</td><td>TCELL5:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA19</td><td>output</td><td>TCELL5:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA2</td><td>output</td><td>TCELL1:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA20</td><td>output</td><td>TCELL6:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA21</td><td>output</td><td>TCELL6:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA22</td><td>output</td><td>TCELL6:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA23</td><td>output</td><td>TCELL6:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA24</td><td>output</td><td>TCELL7:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA25</td><td>output</td><td>TCELL7:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA26</td><td>output</td><td>TCELL7:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA27</td><td>output</td><td>TCELL7:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA28</td><td>output</td><td>TCELL8:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA29</td><td>output</td><td>TCELL8:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA3</td><td>output</td><td>TCELL1:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA30</td><td>output</td><td>TCELL8:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA31</td><td>output</td><td>TCELL8:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA32</td><td>output</td><td>TCELL1:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA33</td><td>output</td><td>TCELL1:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA34</td><td>output</td><td>TCELL1:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA35</td><td>output</td><td>TCELL1:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA36</td><td>output</td><td>TCELL2:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA37</td><td>output</td><td>TCELL2:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA38</td><td>output</td><td>TCELL2:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA39</td><td>output</td><td>TCELL2:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA4</td><td>output</td><td>TCELL2:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA40</td><td>output</td><td>TCELL3:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA41</td><td>output</td><td>TCELL3:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA42</td><td>output</td><td>TCELL3:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA43</td><td>output</td><td>TCELL3:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA44</td><td>output</td><td>TCELL4:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA45</td><td>output</td><td>TCELL4:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA46</td><td>output</td><td>TCELL4:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA47</td><td>output</td><td>TCELL4:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA48</td><td>output</td><td>TCELL5:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA49</td><td>output</td><td>TCELL5:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA5</td><td>output</td><td>TCELL2:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATA50</td><td>output</td><td>TCELL5:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA51</td><td>output</td><td>TCELL5:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA52</td><td>output</td><td>TCELL6:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA53</td><td>output</td><td>TCELL6:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA54</td><td>output</td><td>TCELL6:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA55</td><td>output</td><td>TCELL6:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA56</td><td>output</td><td>TCELL7:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA57</td><td>output</td><td>TCELL7:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA58</td><td>output</td><td>TCELL7:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA59</td><td>output</td><td>TCELL7:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA6</td><td>output</td><td>TCELL2:OUT.FAN2.TMIN</td></tr>

<tr><td>RXDATA60</td><td>output</td><td>TCELL8:OUT.FAN4.TMIN</td></tr>

<tr><td>RXDATA61</td><td>output</td><td>TCELL8:OUT.FAN5.TMIN</td></tr>

<tr><td>RXDATA62</td><td>output</td><td>TCELL8:OUT.FAN6.TMIN</td></tr>

<tr><td>RXDATA63</td><td>output</td><td>TCELL8:OUT.FAN7.TMIN</td></tr>

<tr><td>RXDATA7</td><td>output</td><td>TCELL2:OUT.FAN3.TMIN</td></tr>

<tr><td>RXDATA8</td><td>output</td><td>TCELL3:OUT.FAN0.TMIN</td></tr>

<tr><td>RXDATA9</td><td>output</td><td>TCELL3:OUT.FAN1.TMIN</td></tr>

<tr><td>RXDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G2.DATA4</td></tr>

<tr><td>RXDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G3.DATA4</td></tr>

<tr><td>RXDEC64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G0.DATA4</td></tr>

<tr><td>RXDEC8B10BUSE</td><td>input</td><td>TCELL6:IMUX.G0.DATA3</td></tr>

<tr><td>RXDESCRAM64B66BUSE</td><td>input</td><td>TCELL4:IMUX.G0.DATA6</td></tr>

<tr><td>RXDISPERR0</td><td>output</td><td>TCELL1:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR1</td><td>output</td><td>TCELL2:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR2</td><td>output</td><td>TCELL3:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR3</td><td>output</td><td>TCELL4:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR4</td><td>output</td><td>TCELL5:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR5</td><td>output</td><td>TCELL6:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR6</td><td>output</td><td>TCELL7:OUT.SEC14.TMIN</td></tr>

<tr><td>RXDISPERR7</td><td>output</td><td>TCELL8:OUT.SEC14.TMIN</td></tr>

<tr><td>RXIGNOREBTF</td><td>input</td><td>TCELL5:IMUX.G1.DATA3</td></tr>

<tr><td>RXINTDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G2.DATA5</td></tr>

<tr><td>RXINTDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G3.DATA5</td></tr>

<tr><td>RXLOSSOFSYNC0</td><td>output</td><td>TCELL1:OUT.SEC8.TMIN</td></tr>

<tr><td>RXLOSSOFSYNC1</td><td>output</td><td>TCELL2:OUT.SEC8.TMIN</td></tr>

<tr><td>RXNOTINTABLE0</td><td>output</td><td>TCELL1:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE1</td><td>output</td><td>TCELL2:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE2</td><td>output</td><td>TCELL3:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE3</td><td>output</td><td>TCELL4:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE4</td><td>output</td><td>TCELL5:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE5</td><td>output</td><td>TCELL6:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE6</td><td>output</td><td>TCELL7:OUT.SEC13.TMIN</td></tr>

<tr><td>RXNOTINTABLE7</td><td>output</td><td>TCELL8:OUT.SEC13.TMIN</td></tr>

<tr><td>RXPOLARITY</td><td>input</td><td>TCELL0:IMUX.G1.DATA2</td></tr>

<tr><td>RXREALIGN</td><td>output</td><td>TCELL0:OUT.SEC13.TMIN</td></tr>

<tr><td>RXRECCLK</td><td>output</td><td>TCELL0:OUT.FAN1.TMIN</td></tr>

<tr><td>RXRESET</td><td>input</td><td>TCELL0:IMUX.SR0</td></tr>

<tr><td>RXRUNDISP0</td><td>output</td><td>TCELL1:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP1</td><td>output</td><td>TCELL2:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP2</td><td>output</td><td>TCELL3:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP3</td><td>output</td><td>TCELL4:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP4</td><td>output</td><td>TCELL5:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP5</td><td>output</td><td>TCELL6:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP6</td><td>output</td><td>TCELL7:OUT.SEC15.TMIN</td></tr>

<tr><td>RXRUNDISP7</td><td>output</td><td>TCELL8:OUT.SEC15.TMIN</td></tr>

<tr><td>RXSLIDE</td><td>input</td><td>TCELL4:IMUX.G3.DATA6</td></tr>

<tr><td>RXUSRCLK</td><td>input</td><td>TCELL0:IMUX.DCMCLK0</td></tr>

<tr><td>RXUSRCLK2</td><td>input</td><td>TCELL0:IMUX.DCMCLK1</td></tr>

<tr><td>SCANEN</td><td>input</td><td>TCELL5:IMUX.G1.DATA6</td></tr>

<tr><td>SCANIN</td><td>input</td><td>TCELL5:IMUX.G0.DATA6</td></tr>

<tr><td>SCANMODE</td><td>input</td><td>TCELL5:IMUX.G2.DATA6</td></tr>

<tr><td>SCANOUT</td><td>output</td><td>TCELL5:OUT.SEC8.TMIN</td></tr>

<tr><td>TESTMEMORY</td><td>input</td><td>TCELL5:IMUX.G0.DATA3</td></tr>

<tr><td>TXBUFERR</td><td>output</td><td>TCELL8:OUT.SEC8.TMIN</td></tr>

<tr><td>TXBYPASS8B10B0</td><td>input</td><td>TCELL1:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B1</td><td>input</td><td>TCELL2:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B2</td><td>input</td><td>TCELL3:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B3</td><td>input</td><td>TCELL4:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B4</td><td>input</td><td>TCELL5:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B5</td><td>input</td><td>TCELL6:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B6</td><td>input</td><td>TCELL7:IMUX.G0.DATA2</td></tr>

<tr><td>TXBYPASS8B10B7</td><td>input</td><td>TCELL8:IMUX.G0.DATA2</td></tr>

<tr><td>TXCHARDISPMODE0</td><td>input</td><td>TCELL1:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE1</td><td>input</td><td>TCELL2:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE2</td><td>input</td><td>TCELL3:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE3</td><td>input</td><td>TCELL4:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE4</td><td>input</td><td>TCELL5:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE5</td><td>input</td><td>TCELL6:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE6</td><td>input</td><td>TCELL7:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPMODE7</td><td>input</td><td>TCELL8:IMUX.G2.DATA2</td></tr>

<tr><td>TXCHARDISPVAL0</td><td>input</td><td>TCELL1:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL1</td><td>input</td><td>TCELL2:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL2</td><td>input</td><td>TCELL3:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL3</td><td>input</td><td>TCELL4:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL4</td><td>input</td><td>TCELL5:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL5</td><td>input</td><td>TCELL6:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL6</td><td>input</td><td>TCELL7:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARDISPVAL7</td><td>input</td><td>TCELL8:IMUX.G3.DATA2</td></tr>

<tr><td>TXCHARISK0</td><td>input</td><td>TCELL1:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK1</td><td>input</td><td>TCELL2:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK2</td><td>input</td><td>TCELL3:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK3</td><td>input</td><td>TCELL4:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK4</td><td>input</td><td>TCELL5:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK5</td><td>input</td><td>TCELL6:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK6</td><td>input</td><td>TCELL7:IMUX.G1.DATA2</td></tr>

<tr><td>TXCHARISK7</td><td>input</td><td>TCELL8:IMUX.G1.DATA2</td></tr>

<tr><td>TXDATA0</td><td>input</td><td>TCELL1:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA1</td><td>input</td><td>TCELL1:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA10</td><td>input</td><td>TCELL3:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA11</td><td>input</td><td>TCELL3:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA12</td><td>input</td><td>TCELL4:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA13</td><td>input</td><td>TCELL4:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA14</td><td>input</td><td>TCELL4:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA15</td><td>input</td><td>TCELL4:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA16</td><td>input</td><td>TCELL5:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA17</td><td>input</td><td>TCELL5:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA18</td><td>input</td><td>TCELL5:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA19</td><td>input</td><td>TCELL5:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA2</td><td>input</td><td>TCELL1:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA20</td><td>input</td><td>TCELL6:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA21</td><td>input</td><td>TCELL6:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA22</td><td>input</td><td>TCELL6:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA23</td><td>input</td><td>TCELL6:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA24</td><td>input</td><td>TCELL7:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA25</td><td>input</td><td>TCELL7:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA26</td><td>input</td><td>TCELL7:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA27</td><td>input</td><td>TCELL7:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA28</td><td>input</td><td>TCELL8:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA29</td><td>input</td><td>TCELL8:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA3</td><td>input</td><td>TCELL1:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA30</td><td>input</td><td>TCELL8:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA31</td><td>input</td><td>TCELL8:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA32</td><td>input</td><td>TCELL1:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA33</td><td>input</td><td>TCELL1:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA34</td><td>input</td><td>TCELL1:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA35</td><td>input</td><td>TCELL1:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA36</td><td>input</td><td>TCELL2:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA37</td><td>input</td><td>TCELL2:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA38</td><td>input</td><td>TCELL2:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA39</td><td>input</td><td>TCELL2:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA4</td><td>input</td><td>TCELL2:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA40</td><td>input</td><td>TCELL3:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA41</td><td>input</td><td>TCELL3:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA42</td><td>input</td><td>TCELL3:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA43</td><td>input</td><td>TCELL3:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA44</td><td>input</td><td>TCELL4:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA45</td><td>input</td><td>TCELL4:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA46</td><td>input</td><td>TCELL4:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA47</td><td>input</td><td>TCELL4:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA48</td><td>input</td><td>TCELL5:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA49</td><td>input</td><td>TCELL5:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA5</td><td>input</td><td>TCELL2:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATA50</td><td>input</td><td>TCELL5:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA51</td><td>input</td><td>TCELL5:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA52</td><td>input</td><td>TCELL6:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA53</td><td>input</td><td>TCELL6:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA54</td><td>input</td><td>TCELL6:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA55</td><td>input</td><td>TCELL6:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA56</td><td>input</td><td>TCELL7:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA57</td><td>input</td><td>TCELL7:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA58</td><td>input</td><td>TCELL7:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA59</td><td>input</td><td>TCELL7:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA6</td><td>input</td><td>TCELL2:IMUX.G2.DATA0</td></tr>

<tr><td>TXDATA60</td><td>input</td><td>TCELL8:IMUX.G0.DATA1</td></tr>

<tr><td>TXDATA61</td><td>input</td><td>TCELL8:IMUX.G1.DATA1</td></tr>

<tr><td>TXDATA62</td><td>input</td><td>TCELL8:IMUX.G2.DATA1</td></tr>

<tr><td>TXDATA63</td><td>input</td><td>TCELL8:IMUX.G3.DATA1</td></tr>

<tr><td>TXDATA7</td><td>input</td><td>TCELL2:IMUX.G3.DATA0</td></tr>

<tr><td>TXDATA8</td><td>input</td><td>TCELL3:IMUX.G0.DATA0</td></tr>

<tr><td>TXDATA9</td><td>input</td><td>TCELL3:IMUX.G1.DATA0</td></tr>

<tr><td>TXDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G0.DATA4</td></tr>

<tr><td>TXDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G1.DATA4</td></tr>

<tr><td>TXENC64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G3.DATA3</td></tr>

<tr><td>TXENC8B10BUSE</td><td>input</td><td>TCELL5:IMUX.G2.DATA3</td></tr>

<tr><td>TXFORCECRCERR</td><td>input</td><td>TCELL4:IMUX.G3.DATA3</td></tr>

<tr><td>TXGEARBOX64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G2.DATA4</td></tr>

<tr><td>TXINHIBIT</td><td>input</td><td>TCELL0:IMUX.G3.DATA3</td></tr>

<tr><td>TXINTDATAWIDTH0</td><td>input</td><td>TCELL4:IMUX.G0.DATA5</td></tr>

<tr><td>TXINTDATAWIDTH1</td><td>input</td><td>TCELL4:IMUX.G1.DATA5</td></tr>

<tr><td>TXKERR0</td><td>output</td><td>TCELL1:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR1</td><td>output</td><td>TCELL2:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR2</td><td>output</td><td>TCELL3:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR3</td><td>output</td><td>TCELL4:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR4</td><td>output</td><td>TCELL5:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR5</td><td>output</td><td>TCELL6:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR6</td><td>output</td><td>TCELL7:OUT.SEC9.TMIN</td></tr>

<tr><td>TXKERR7</td><td>output</td><td>TCELL8:OUT.SEC9.TMIN</td></tr>

<tr><td>TXOUTCLK</td><td>output</td><td>TCELL0:OUT.FAN7.TMIN</td></tr>

<tr><td>TXPOLARITY</td><td>input</td><td>TCELL0:IMUX.G2.DATA3</td></tr>

<tr><td>TXRESET</td><td>input</td><td>TCELL1:IMUX.SR0</td></tr>

<tr><td>TXRUNDISP0</td><td>output</td><td>TCELL1:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP1</td><td>output</td><td>TCELL2:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP2</td><td>output</td><td>TCELL3:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP3</td><td>output</td><td>TCELL4:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP4</td><td>output</td><td>TCELL5:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP5</td><td>output</td><td>TCELL6:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP6</td><td>output</td><td>TCELL7:OUT.SEC10.TMIN</td></tr>

<tr><td>TXRUNDISP7</td><td>output</td><td>TCELL8:OUT.SEC10.TMIN</td></tr>

<tr><td>TXSCRAM64B66BUSE</td><td>input</td><td>TCELL5:IMUX.G1.DATA4</td></tr>

<tr><td>TXUSRCLK</td><td>input</td><td>TCELL1:IMUX.CLK0</td></tr>

<tr><td>TXUSRCLK2</td><td>input</td><td>TCELL1:IMUX.CLK1</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-ipad_rxp-1"><a class="header" href="#bel-ipad_rxp-1">Bel IPAD_RXP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel IPAD_RXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-ipad_rxn-1"><a class="header" href="#bel-ipad_rxn-1">Bel IPAD_RXN</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel IPAD_RXN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txp-1"><a class="header" href="#bel-opad_txp-1">Bel OPAD_TXP</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel OPAD_TXP</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-opad_txn-1"><a class="header" href="#bel-opad_txn-1">Bel OPAD_TXN</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel OPAD_TXN</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.DCMCLK0</td><td>GT10.RXUSRCLK</td></tr>

<tr><td>CELL0.IMUX.DCMCLK1</td><td>GT10.RXUSRCLK2</td></tr>

<tr><td>CELL0.IMUX.DCMCLK2</td><td>GT10.REFCLK</td></tr>

<tr><td>CELL0.IMUX.DCMCLK3</td><td>GT10.REFCLK2</td></tr>

<tr><td>CELL0.IMUX.SR0</td><td>GT10.RXRESET</td></tr>

<tr><td>CELL0.IMUX.G0.DATA0</td><td>GT10.CHBONDI0</td></tr>

<tr><td>CELL0.IMUX.G0.DATA1</td><td>GT10.CHBONDI4</td></tr>

<tr><td>CELL0.IMUX.G0.DATA2</td><td>GT10.POWERDOWN</td></tr>

<tr><td>CELL0.IMUX.G0.DATA3</td><td>GT10.LOOPBACK0</td></tr>

<tr><td>CELL0.IMUX.G0.DATA7</td><td>GT10.PMARXLOCKSEL1</td></tr>

<tr><td>CELL0.IMUX.G1.DATA0</td><td>GT10.CHBONDI1</td></tr>

<tr><td>CELL0.IMUX.G1.DATA1</td><td>GT10.ENCHANSYNC</td></tr>

<tr><td>CELL0.IMUX.G1.DATA2</td><td>GT10.RXPOLARITY</td></tr>

<tr><td>CELL0.IMUX.G1.DATA3</td><td>GT10.LOOPBACK1</td></tr>

<tr><td>CELL0.IMUX.G2.DATA0</td><td>GT10.CHBONDI2</td></tr>

<tr><td>CELL0.IMUX.G2.DATA1</td><td>GT10.REFCLKSEL</td></tr>

<tr><td>CELL0.IMUX.G2.DATA3</td><td>GT10.TXPOLARITY</td></tr>

<tr><td>CELL0.IMUX.G3.DATA0</td><td>GT10.CHBONDI3</td></tr>

<tr><td>CELL0.IMUX.G3.DATA1</td><td>GT10.PMAINIT</td></tr>

<tr><td>CELL0.IMUX.G3.DATA3</td><td>GT10.TXINHIBIT</td></tr>

<tr><td>CELL0.IMUX.G3.DATA4</td><td>GT10.REFCLKBSEL</td></tr>

<tr><td>CELL0.IMUX.G3.DATA6</td><td>GT10.PMARXLOCKSEL0</td></tr>

<tr><td>CELL0.OUT.FAN0.TMIN</td><td>GT10.CHBONDDONE</td></tr>

<tr><td>CELL0.OUT.FAN1.TMIN</td><td>GT10.RXRECCLK</td></tr>

<tr><td>CELL0.OUT.FAN2.TMIN</td><td>GT10.CHBONDO0</td></tr>

<tr><td>CELL0.OUT.FAN3.TMIN</td><td>GT10.CHBONDO1</td></tr>

<tr><td>CELL0.OUT.FAN4.TMIN</td><td>GT10.CHBONDO2</td></tr>

<tr><td>CELL0.OUT.FAN5.TMIN</td><td>GT10.CHBONDO3</td></tr>

<tr><td>CELL0.OUT.FAN6.TMIN</td><td>GT10.CHBONDO4</td></tr>

<tr><td>CELL0.OUT.FAN7.TMIN</td><td>GT10.TXOUTCLK</td></tr>

<tr><td>CELL0.OUT.SEC8.TMIN</td><td>GT10.PMARXLOCK</td></tr>

<tr><td>CELL0.OUT.SEC9.TMIN</td><td>GT10.RXCLKCORCNT2</td></tr>

<tr><td>CELL0.OUT.SEC10.TMIN</td><td>GT10.RXCLKCORCNT1</td></tr>

<tr><td>CELL0.OUT.SEC11.TMIN</td><td>GT10.RXCLKCORCNT0</td></tr>

<tr><td>CELL0.OUT.SEC12.TMIN</td><td>GT10.RXCOMMADET</td></tr>

<tr><td>CELL0.OUT.SEC13.TMIN</td><td>GT10.RXREALIGN</td></tr>

<tr><td>CELL0.OUT.SEC14.TMIN</td><td>GT10.RXBUFSTATUS1</td></tr>

<tr><td>CELL0.OUT.SEC15.TMIN</td><td>GT10.RXBUFSTATUS0</td></tr>

<tr><td>CELL1.IMUX.CLK0</td><td>GT10.TXUSRCLK</td></tr>

<tr><td>CELL1.IMUX.CLK1</td><td>GT10.TXUSRCLK2</td></tr>

<tr><td>CELL1.IMUX.SR0</td><td>GT10.TXRESET</td></tr>

<tr><td>CELL1.IMUX.G0.DATA0</td><td>GT10.TXDATA0</td></tr>

<tr><td>CELL1.IMUX.G0.DATA1</td><td>GT10.TXDATA32</td></tr>

<tr><td>CELL1.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B0</td></tr>

<tr><td>CELL1.IMUX.G1.DATA0</td><td>GT10.TXDATA1</td></tr>

<tr><td>CELL1.IMUX.G1.DATA1</td><td>GT10.TXDATA33</td></tr>

<tr><td>CELL1.IMUX.G1.DATA2</td><td>GT10.TXCHARISK0</td></tr>

<tr><td>CELL1.IMUX.G1.DATA4</td><td>GT10.ENPCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.G1.DATA7</td><td>GT10.ENMCOMMAALIGN</td></tr>

<tr><td>CELL1.IMUX.G2.DATA0</td><td>GT10.TXDATA2</td></tr>

<tr><td>CELL1.IMUX.G2.DATA1</td><td>GT10.TXDATA34</td></tr>

<tr><td>CELL1.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE0</td></tr>

<tr><td>CELL1.IMUX.G3.DATA0</td><td>GT10.TXDATA3</td></tr>

<tr><td>CELL1.IMUX.G3.DATA1</td><td>GT10.TXDATA35</td></tr>

<tr><td>CELL1.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL0</td></tr>

<tr><td>CELL1.OUT.FAN0.TMIN</td><td>GT10.RXDATA0</td></tr>

<tr><td>CELL1.OUT.FAN1.TMIN</td><td>GT10.RXDATA1</td></tr>

<tr><td>CELL1.OUT.FAN2.TMIN</td><td>GT10.RXDATA2</td></tr>

<tr><td>CELL1.OUT.FAN3.TMIN</td><td>GT10.RXDATA3</td></tr>

<tr><td>CELL1.OUT.FAN4.TMIN</td><td>GT10.RXDATA32</td></tr>

<tr><td>CELL1.OUT.FAN5.TMIN</td><td>GT10.RXDATA33</td></tr>

<tr><td>CELL1.OUT.FAN6.TMIN</td><td>GT10.RXDATA34</td></tr>

<tr><td>CELL1.OUT.FAN7.TMIN</td><td>GT10.RXDATA35</td></tr>

<tr><td>CELL1.OUT.SEC8.TMIN</td><td>GT10.RXLOSSOFSYNC0</td></tr>

<tr><td>CELL1.OUT.SEC9.TMIN</td><td>GT10.TXKERR0</td></tr>

<tr><td>CELL1.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP0</td></tr>

<tr><td>CELL1.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA0</td></tr>

<tr><td>CELL1.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK0</td></tr>

<tr><td>CELL1.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE0</td></tr>

<tr><td>CELL1.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR0</td></tr>

<tr><td>CELL1.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP0</td></tr>

<tr><td>CELL2.IMUX.G0.DATA0</td><td>GT10.TXDATA4</td></tr>

<tr><td>CELL2.IMUX.G0.DATA1</td><td>GT10.TXDATA36</td></tr>

<tr><td>CELL2.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B1</td></tr>

<tr><td>CELL2.IMUX.G1.DATA0</td><td>GT10.TXDATA5</td></tr>

<tr><td>CELL2.IMUX.G1.DATA1</td><td>GT10.TXDATA37</td></tr>

<tr><td>CELL2.IMUX.G1.DATA2</td><td>GT10.TXCHARISK1</td></tr>

<tr><td>CELL2.IMUX.G2.DATA0</td><td>GT10.TXDATA6</td></tr>

<tr><td>CELL2.IMUX.G2.DATA1</td><td>GT10.TXDATA38</td></tr>

<tr><td>CELL2.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE1</td></tr>

<tr><td>CELL2.IMUX.G3.DATA0</td><td>GT10.TXDATA7</td></tr>

<tr><td>CELL2.IMUX.G3.DATA1</td><td>GT10.TXDATA39</td></tr>

<tr><td>CELL2.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL1</td></tr>

<tr><td>CELL2.OUT.FAN0.TMIN</td><td>GT10.RXDATA4</td></tr>

<tr><td>CELL2.OUT.FAN1.TMIN</td><td>GT10.RXDATA5</td></tr>

<tr><td>CELL2.OUT.FAN2.TMIN</td><td>GT10.RXDATA6</td></tr>

<tr><td>CELL2.OUT.FAN3.TMIN</td><td>GT10.RXDATA7</td></tr>

<tr><td>CELL2.OUT.FAN4.TMIN</td><td>GT10.RXDATA36</td></tr>

<tr><td>CELL2.OUT.FAN5.TMIN</td><td>GT10.RXDATA37</td></tr>

<tr><td>CELL2.OUT.FAN6.TMIN</td><td>GT10.RXDATA38</td></tr>

<tr><td>CELL2.OUT.FAN7.TMIN</td><td>GT10.RXDATA39</td></tr>

<tr><td>CELL2.OUT.SEC8.TMIN</td><td>GT10.RXLOSSOFSYNC1</td></tr>

<tr><td>CELL2.OUT.SEC9.TMIN</td><td>GT10.TXKERR1</td></tr>

<tr><td>CELL2.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP1</td></tr>

<tr><td>CELL2.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA1</td></tr>

<tr><td>CELL2.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK1</td></tr>

<tr><td>CELL2.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE1</td></tr>

<tr><td>CELL2.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR1</td></tr>

<tr><td>CELL2.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP1</td></tr>

<tr><td>CELL3.IMUX.G0.DATA0</td><td>GT10.TXDATA8</td></tr>

<tr><td>CELL3.IMUX.G0.DATA1</td><td>GT10.TXDATA40</td></tr>

<tr><td>CELL3.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B2</td></tr>

<tr><td>CELL3.IMUX.G1.DATA0</td><td>GT10.TXDATA9</td></tr>

<tr><td>CELL3.IMUX.G1.DATA1</td><td>GT10.TXDATA41</td></tr>

<tr><td>CELL3.IMUX.G1.DATA2</td><td>GT10.TXCHARISK2</td></tr>

<tr><td>CELL3.IMUX.G2.DATA0</td><td>GT10.TXDATA10</td></tr>

<tr><td>CELL3.IMUX.G2.DATA1</td><td>GT10.TXDATA42</td></tr>

<tr><td>CELL3.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE2</td></tr>

<tr><td>CELL3.IMUX.G3.DATA0</td><td>GT10.TXDATA11</td></tr>

<tr><td>CELL3.IMUX.G3.DATA1</td><td>GT10.TXDATA43</td></tr>

<tr><td>CELL3.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL2</td></tr>

<tr><td>CELL3.OUT.FAN0.TMIN</td><td>GT10.RXDATA8</td></tr>

<tr><td>CELL3.OUT.FAN1.TMIN</td><td>GT10.RXDATA9</td></tr>

<tr><td>CELL3.OUT.FAN2.TMIN</td><td>GT10.RXDATA10</td></tr>

<tr><td>CELL3.OUT.FAN3.TMIN</td><td>GT10.RXDATA11</td></tr>

<tr><td>CELL3.OUT.FAN4.TMIN</td><td>GT10.RXDATA40</td></tr>

<tr><td>CELL3.OUT.FAN5.TMIN</td><td>GT10.RXDATA41</td></tr>

<tr><td>CELL3.OUT.FAN6.TMIN</td><td>GT10.RXDATA42</td></tr>

<tr><td>CELL3.OUT.FAN7.TMIN</td><td>GT10.RXDATA43</td></tr>

<tr><td>CELL3.OUT.SEC8.TMIN</td><td>GT10.RXCRCERR</td></tr>

<tr><td>CELL3.OUT.SEC9.TMIN</td><td>GT10.TXKERR2</td></tr>

<tr><td>CELL3.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP2</td></tr>

<tr><td>CELL3.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA2</td></tr>

<tr><td>CELL3.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK2</td></tr>

<tr><td>CELL3.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE2</td></tr>

<tr><td>CELL3.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR2</td></tr>

<tr><td>CELL3.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP2</td></tr>

<tr><td>CELL4.IMUX.G0.DATA0</td><td>GT10.TXDATA12</td></tr>

<tr><td>CELL4.IMUX.G0.DATA1</td><td>GT10.TXDATA44</td></tr>

<tr><td>CELL4.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B3</td></tr>

<tr><td>CELL4.IMUX.G0.DATA4</td><td>GT10.TXDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G0.DATA5</td><td>GT10.TXINTDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G0.DATA6</td><td>GT10.RXDESCRAM64B66BUSE</td></tr>

<tr><td>CELL4.IMUX.G1.DATA0</td><td>GT10.TXDATA13</td></tr>

<tr><td>CELL4.IMUX.G1.DATA1</td><td>GT10.TXDATA45</td></tr>

<tr><td>CELL4.IMUX.G1.DATA2</td><td>GT10.TXCHARISK3</td></tr>

<tr><td>CELL4.IMUX.G1.DATA4</td><td>GT10.TXDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G1.DATA5</td><td>GT10.TXINTDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G1.DATA6</td><td>GT10.RXBLOCKSYNC64B66BUSE</td></tr>

<tr><td>CELL4.IMUX.G2.DATA0</td><td>GT10.TXDATA14</td></tr>

<tr><td>CELL4.IMUX.G2.DATA1</td><td>GT10.TXDATA46</td></tr>

<tr><td>CELL4.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE3</td></tr>

<tr><td>CELL4.IMUX.G2.DATA4</td><td>GT10.RXDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G2.DATA5</td><td>GT10.RXINTDATAWIDTH0</td></tr>

<tr><td>CELL4.IMUX.G2.DATA6</td><td>GT10.RXCOMMADETUSE</td></tr>

<tr><td>CELL4.IMUX.G3.DATA0</td><td>GT10.TXDATA15</td></tr>

<tr><td>CELL4.IMUX.G3.DATA1</td><td>GT10.TXDATA47</td></tr>

<tr><td>CELL4.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL3</td></tr>

<tr><td>CELL4.IMUX.G3.DATA3</td><td>GT10.TXFORCECRCERR</td></tr>

<tr><td>CELL4.IMUX.G3.DATA4</td><td>GT10.RXDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G3.DATA5</td><td>GT10.RXINTDATAWIDTH1</td></tr>

<tr><td>CELL4.IMUX.G3.DATA6</td><td>GT10.RXSLIDE</td></tr>

<tr><td>CELL4.OUT.FAN0.TMIN</td><td>GT10.RXDATA12</td></tr>

<tr><td>CELL4.OUT.FAN1.TMIN</td><td>GT10.RXDATA13</td></tr>

<tr><td>CELL4.OUT.FAN2.TMIN</td><td>GT10.RXDATA14</td></tr>

<tr><td>CELL4.OUT.FAN3.TMIN</td><td>GT10.RXDATA15</td></tr>

<tr><td>CELL4.OUT.FAN4.TMIN</td><td>GT10.RXDATA44</td></tr>

<tr><td>CELL4.OUT.FAN5.TMIN</td><td>GT10.RXDATA45</td></tr>

<tr><td>CELL4.OUT.FAN6.TMIN</td><td>GT10.RXDATA46</td></tr>

<tr><td>CELL4.OUT.FAN7.TMIN</td><td>GT10.RXDATA47</td></tr>

<tr><td>CELL4.OUT.SEC8.TMIN</td><td>GT10.RXCHECKINGCRC</td></tr>

<tr><td>CELL4.OUT.SEC9.TMIN</td><td>GT10.TXKERR3</td></tr>

<tr><td>CELL4.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP3</td></tr>

<tr><td>CELL4.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA3</td></tr>

<tr><td>CELL4.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK3</td></tr>

<tr><td>CELL4.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE3</td></tr>

<tr><td>CELL4.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR3</td></tr>

<tr><td>CELL4.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP3</td></tr>

<tr><td>CELL5.IMUX.G0.DATA0</td><td>GT10.TXDATA16</td></tr>

<tr><td>CELL5.IMUX.G0.DATA1</td><td>GT10.TXDATA48</td></tr>

<tr><td>CELL5.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B4</td></tr>

<tr><td>CELL5.IMUX.G0.DATA3</td><td>GT10.TESTMEMORY</td></tr>

<tr><td>CELL5.IMUX.G0.DATA4</td><td>GT10.RXDEC64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G0.DATA6</td><td>GT10.SCANIN</td></tr>

<tr><td>CELL5.IMUX.G1.DATA0</td><td>GT10.TXDATA17</td></tr>

<tr><td>CELL5.IMUX.G1.DATA1</td><td>GT10.TXDATA49</td></tr>

<tr><td>CELL5.IMUX.G1.DATA2</td><td>GT10.TXCHARISK4</td></tr>

<tr><td>CELL5.IMUX.G1.DATA3</td><td>GT10.RXIGNOREBTF</td></tr>

<tr><td>CELL5.IMUX.G1.DATA4</td><td>GT10.TXSCRAM64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G1.DATA6</td><td>GT10.SCANEN</td></tr>

<tr><td>CELL5.IMUX.G2.DATA0</td><td>GT10.TXDATA18</td></tr>

<tr><td>CELL5.IMUX.G2.DATA1</td><td>GT10.TXDATA50</td></tr>

<tr><td>CELL5.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE4</td></tr>

<tr><td>CELL5.IMUX.G2.DATA3</td><td>GT10.TXENC8B10BUSE</td></tr>

<tr><td>CELL5.IMUX.G2.DATA4</td><td>GT10.TXGEARBOX64B66BUSE</td></tr>

<tr><td>CELL5.IMUX.G2.DATA6</td><td>GT10.SCANMODE</td></tr>

<tr><td>CELL5.IMUX.G3.DATA0</td><td>GT10.TXDATA19</td></tr>

<tr><td>CELL5.IMUX.G3.DATA1</td><td>GT10.TXDATA51</td></tr>

<tr><td>CELL5.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL4</td></tr>

<tr><td>CELL5.IMUX.G3.DATA3</td><td>GT10.TXENC64B66BUSE</td></tr>

<tr><td>CELL5.OUT.FAN0.TMIN</td><td>GT10.RXDATA16</td></tr>

<tr><td>CELL5.OUT.FAN1.TMIN</td><td>GT10.RXDATA17</td></tr>

<tr><td>CELL5.OUT.FAN2.TMIN</td><td>GT10.RXDATA18</td></tr>

<tr><td>CELL5.OUT.FAN3.TMIN</td><td>GT10.RXDATA19</td></tr>

<tr><td>CELL5.OUT.FAN4.TMIN</td><td>GT10.RXDATA48</td></tr>

<tr><td>CELL5.OUT.FAN5.TMIN</td><td>GT10.RXDATA49</td></tr>

<tr><td>CELL5.OUT.FAN6.TMIN</td><td>GT10.RXDATA50</td></tr>

<tr><td>CELL5.OUT.FAN7.TMIN</td><td>GT10.RXDATA51</td></tr>

<tr><td>CELL5.OUT.SEC8.TMIN</td><td>GT10.SCANOUT</td></tr>

<tr><td>CELL5.OUT.SEC9.TMIN</td><td>GT10.TXKERR4</td></tr>

<tr><td>CELL5.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP4</td></tr>

<tr><td>CELL5.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA4</td></tr>

<tr><td>CELL5.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK4</td></tr>

<tr><td>CELL5.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE4</td></tr>

<tr><td>CELL5.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR4</td></tr>

<tr><td>CELL5.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP4</td></tr>

<tr><td>CELL6.IMUX.G0.DATA0</td><td>GT10.TXDATA20</td></tr>

<tr><td>CELL6.IMUX.G0.DATA1</td><td>GT10.TXDATA52</td></tr>

<tr><td>CELL6.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B5</td></tr>

<tr><td>CELL6.IMUX.G0.DATA3</td><td>GT10.RXDEC8B10BUSE</td></tr>

<tr><td>CELL6.IMUX.G0.DATA4</td><td>GT10.PMAREGDATAIN0</td></tr>

<tr><td>CELL6.IMUX.G0.DATA5</td><td>GT10.PMAREGDATAIN4</td></tr>

<tr><td>CELL6.IMUX.G0.DATA6</td><td>GT10.PMAREGADDR0</td></tr>

<tr><td>CELL6.IMUX.G0.DATA7</td><td>GT10.PMAREGADDR4</td></tr>

<tr><td>CELL6.IMUX.G1.DATA0</td><td>GT10.TXDATA21</td></tr>

<tr><td>CELL6.IMUX.G1.DATA1</td><td>GT10.TXDATA53</td></tr>

<tr><td>CELL6.IMUX.G1.DATA2</td><td>GT10.TXCHARISK5</td></tr>

<tr><td>CELL6.IMUX.G1.DATA3</td><td>GT10.PMAREGRW</td></tr>

<tr><td>CELL6.IMUX.G1.DATA4</td><td>GT10.PMAREGDATAIN1</td></tr>

<tr><td>CELL6.IMUX.G1.DATA5</td><td>GT10.PMAREGDATAIN5</td></tr>

<tr><td>CELL6.IMUX.G1.DATA6</td><td>GT10.PMAREGADDR1</td></tr>

<tr><td>CELL6.IMUX.G1.DATA7</td><td>GT10.PMAREGADDR5</td></tr>

<tr><td>CELL6.IMUX.G2.DATA0</td><td>GT10.TXDATA22</td></tr>

<tr><td>CELL6.IMUX.G2.DATA1</td><td>GT10.TXDATA54</td></tr>

<tr><td>CELL6.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE5</td></tr>

<tr><td>CELL6.IMUX.G2.DATA3</td><td>GT10.PMAREGSTROBE</td></tr>

<tr><td>CELL6.IMUX.G2.DATA4</td><td>GT10.PMAREGDATAIN2</td></tr>

<tr><td>CELL6.IMUX.G2.DATA5</td><td>GT10.PMAREGDATAIN6</td></tr>

<tr><td>CELL6.IMUX.G2.DATA6</td><td>GT10.PMAREGADDR2</td></tr>

<tr><td>CELL6.IMUX.G3.DATA0</td><td>GT10.TXDATA23</td></tr>

<tr><td>CELL6.IMUX.G3.DATA1</td><td>GT10.TXDATA55</td></tr>

<tr><td>CELL6.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL5</td></tr>

<tr><td>CELL6.IMUX.G3.DATA4</td><td>GT10.PMAREGDATAIN3</td></tr>

<tr><td>CELL6.IMUX.G3.DATA5</td><td>GT10.PMAREGDATAIN7</td></tr>

<tr><td>CELL6.IMUX.G3.DATA6</td><td>GT10.PMAREGADDR3</td></tr>

<tr><td>CELL6.OUT.FAN0.TMIN</td><td>GT10.RXDATA20</td></tr>

<tr><td>CELL6.OUT.FAN1.TMIN</td><td>GT10.RXDATA21</td></tr>

<tr><td>CELL6.OUT.FAN2.TMIN</td><td>GT10.RXDATA22</td></tr>

<tr><td>CELL6.OUT.FAN3.TMIN</td><td>GT10.RXDATA23</td></tr>

<tr><td>CELL6.OUT.FAN4.TMIN</td><td>GT10.RXDATA52</td></tr>

<tr><td>CELL6.OUT.FAN5.TMIN</td><td>GT10.RXDATA53</td></tr>

<tr><td>CELL6.OUT.FAN6.TMIN</td><td>GT10.RXDATA54</td></tr>

<tr><td>CELL6.OUT.FAN7.TMIN</td><td>GT10.RXDATA55</td></tr>

<tr><td>CELL6.OUT.SEC9.TMIN</td><td>GT10.TXKERR5</td></tr>

<tr><td>CELL6.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP5</td></tr>

<tr><td>CELL6.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA5</td></tr>

<tr><td>CELL6.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK5</td></tr>

<tr><td>CELL6.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE5</td></tr>

<tr><td>CELL6.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR5</td></tr>

<tr><td>CELL6.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP5</td></tr>

<tr><td>CELL7.IMUX.G0.DATA0</td><td>GT10.TXDATA24</td></tr>

<tr><td>CELL7.IMUX.G0.DATA1</td><td>GT10.TXDATA56</td></tr>

<tr><td>CELL7.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B6</td></tr>

<tr><td>CELL7.IMUX.G1.DATA0</td><td>GT10.TXDATA25</td></tr>

<tr><td>CELL7.IMUX.G1.DATA1</td><td>GT10.TXDATA57</td></tr>

<tr><td>CELL7.IMUX.G1.DATA2</td><td>GT10.TXCHARISK6</td></tr>

<tr><td>CELL7.IMUX.G2.DATA0</td><td>GT10.TXDATA26</td></tr>

<tr><td>CELL7.IMUX.G2.DATA1</td><td>GT10.TXDATA58</td></tr>

<tr><td>CELL7.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE6</td></tr>

<tr><td>CELL7.IMUX.G3.DATA0</td><td>GT10.TXDATA27</td></tr>

<tr><td>CELL7.IMUX.G3.DATA1</td><td>GT10.TXDATA59</td></tr>

<tr><td>CELL7.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL6</td></tr>

<tr><td>CELL7.OUT.FAN0.TMIN</td><td>GT10.RXDATA24</td></tr>

<tr><td>CELL7.OUT.FAN1.TMIN</td><td>GT10.RXDATA25</td></tr>

<tr><td>CELL7.OUT.FAN2.TMIN</td><td>GT10.RXDATA26</td></tr>

<tr><td>CELL7.OUT.FAN3.TMIN</td><td>GT10.RXDATA27</td></tr>

<tr><td>CELL7.OUT.FAN4.TMIN</td><td>GT10.RXDATA56</td></tr>

<tr><td>CELL7.OUT.FAN5.TMIN</td><td>GT10.RXDATA57</td></tr>

<tr><td>CELL7.OUT.FAN6.TMIN</td><td>GT10.RXDATA58</td></tr>

<tr><td>CELL7.OUT.FAN7.TMIN</td><td>GT10.RXDATA59</td></tr>

<tr><td>CELL7.OUT.SEC9.TMIN</td><td>GT10.TXKERR6</td></tr>

<tr><td>CELL7.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP6</td></tr>

<tr><td>CELL7.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA6</td></tr>

<tr><td>CELL7.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK6</td></tr>

<tr><td>CELL7.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE6</td></tr>

<tr><td>CELL7.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR6</td></tr>

<tr><td>CELL7.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP6</td></tr>

<tr><td>CELL8.IMUX.G0.DATA0</td><td>GT10.TXDATA28</td></tr>

<tr><td>CELL8.IMUX.G0.DATA1</td><td>GT10.TXDATA60</td></tr>

<tr><td>CELL8.IMUX.G0.DATA2</td><td>GT10.TXBYPASS8B10B7</td></tr>

<tr><td>CELL8.IMUX.G1.DATA0</td><td>GT10.TXDATA29</td></tr>

<tr><td>CELL8.IMUX.G1.DATA1</td><td>GT10.TXDATA61</td></tr>

<tr><td>CELL8.IMUX.G1.DATA2</td><td>GT10.TXCHARISK7</td></tr>

<tr><td>CELL8.IMUX.G2.DATA0</td><td>GT10.TXDATA30</td></tr>

<tr><td>CELL8.IMUX.G2.DATA1</td><td>GT10.TXDATA62</td></tr>

<tr><td>CELL8.IMUX.G2.DATA2</td><td>GT10.TXCHARDISPMODE7</td></tr>

<tr><td>CELL8.IMUX.G3.DATA0</td><td>GT10.TXDATA31</td></tr>

<tr><td>CELL8.IMUX.G3.DATA1</td><td>GT10.TXDATA63</td></tr>

<tr><td>CELL8.IMUX.G3.DATA2</td><td>GT10.TXCHARDISPVAL7</td></tr>

<tr><td>CELL8.OUT.FAN0.TMIN</td><td>GT10.RXDATA28</td></tr>

<tr><td>CELL8.OUT.FAN1.TMIN</td><td>GT10.RXDATA29</td></tr>

<tr><td>CELL8.OUT.FAN2.TMIN</td><td>GT10.RXDATA30</td></tr>

<tr><td>CELL8.OUT.FAN3.TMIN</td><td>GT10.RXDATA31</td></tr>

<tr><td>CELL8.OUT.FAN4.TMIN</td><td>GT10.RXDATA60</td></tr>

<tr><td>CELL8.OUT.FAN5.TMIN</td><td>GT10.RXDATA61</td></tr>

<tr><td>CELL8.OUT.FAN6.TMIN</td><td>GT10.RXDATA62</td></tr>

<tr><td>CELL8.OUT.FAN7.TMIN</td><td>GT10.RXDATA63</td></tr>

<tr><td>CELL8.OUT.SEC8.TMIN</td><td>GT10.TXBUFERR</td></tr>

<tr><td>CELL8.OUT.SEC9.TMIN</td><td>GT10.TXKERR7</td></tr>

<tr><td>CELL8.OUT.SEC10.TMIN</td><td>GT10.TXRUNDISP7</td></tr>

<tr><td>CELL8.OUT.SEC11.TMIN</td><td>GT10.RXCHARISCOMMA7</td></tr>

<tr><td>CELL8.OUT.SEC12.TMIN</td><td>GT10.RXCHARISK7</td></tr>

<tr><td>CELL8.OUT.SEC13.TMIN</td><td>GT10.RXNOTINTABLE7</td></tr>

<tr><td>CELL8.OUT.SEC14.TMIN</td><td>GT10.RXDISPERR7</td></tr>

<tr><td>CELL8.OUT.SEC15.TMIN</td><td>GT10.RXRUNDISP7</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B77</td>
<td title="R0.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[6]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R0.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[5]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R0.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[4]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R0.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:ENABLE">GT10:ENABLE</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R0.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[3]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R0.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[2]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R0.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[1]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R0.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT[0]</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td title="R0.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[7]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R0.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[6]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R0.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[5]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R0.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[4]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R0.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[3]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R0.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[2]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R0.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[1]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R0.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE[0]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R0.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_CRC_USE">GT10:TX_CRC_USE</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R0.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TX_BUFFER_USE">GT10:TX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R0.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[7]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R0.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[6]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R0.F0.B18">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[5]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R0.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R0.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R0.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R0.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R0.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td title="R0.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_FORMAT">GT10:CRC_FORMAT[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R0.F0.B3">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CRC_FORMAT">GT10:CRC_FORMAT[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R1</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R1.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R1.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R1.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R1.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R1.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R1.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R1.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R1.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R1.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R1.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R1.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R1.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R1.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R1.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R1.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R1.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R1.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R1.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R1.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R1.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R1.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R1.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R1.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R1.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R1.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R1.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R1.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R1.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R1.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R1.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R1.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R1.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R1.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R1.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R1.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R1.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R1.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R1.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R1.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R1.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R1.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R1.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R1.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R1.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td title="R1.F0.B34">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_DETECT">GT10:PCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td title="R1.F0.B32">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R1.F0.B31">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[8]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R1.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R1.F0.B29">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[6]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R1.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R1.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R1.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R1.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R1.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R1.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R1.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_DETECT">GT10:MCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td title="R1.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[9]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R1.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[8]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R1.F0.B18">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[7]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R1.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[6]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R1.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[5]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R1.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[4]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R1.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[3]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R1.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[2]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R1.F0.B12">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R1.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE[0]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R1.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[9]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R1.F0.B9">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[8]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R1.F0.B8">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[7]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R1.F0.B7">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[6]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R1.F0.B6">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[5]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R1.F0.B5">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[4]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R1.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[3]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R1.F0.B3">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[2]</a>
</td>
</tr>

<tr><td>B2</td>
<td title="R1.F0.B2">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[1]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R1.F0.B1">
<a href="#tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK[0]</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R2</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R2.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R2.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R2.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R2.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R2.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R2.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R2.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R2.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R2.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R2.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R2.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R2.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R2.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R2.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R2.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R2.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R2.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R2.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R2.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R2.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R2.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R2.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R2.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R2.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R2.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R2.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R2.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R2.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R2.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R2.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R2.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R2.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R2.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R2.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R2.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R2.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R2.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R2.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R2.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R2.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R2.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R2.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R2.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R2.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R2.F0.B35">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_USE">GT10:CLK_COR_SEQ_2_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td title="R2.F0.B32">
<a href="#tile-virtex2-GIGABIT10.T-GT10:DEC_MCOMMA_DETECT">GT10:DEC_MCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R2.F0.B31">
<a href="#tile-virtex2-GIGABIT10.T-GT10:DEC_PCOMMA_DETECT">GT10:DEC_PCOMMA_DETECT</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R2.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:DEC_VALID_COMMA_ONLY">GT10:DEC_VALID_COMMA_ONLY</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td title="R2.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_BUFFER_USE">GT10:RX_BUFFER_USE</a>
</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td title="R2.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_ONE_SHOT">GT10:CHAN_BOND_ONE_SHOT</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R2.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R2.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R2.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R2.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R2.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R2.F0.B12">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_KEEP_IDLE">GT10:CLK_COR_KEEP_IDLE</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R2.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_INSERT_IDLE_FLAG">GT10:CLK_COR_INSERT_IDLE_FLAG</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R2.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_CORRECT_USE">GT10:CLK_CORRECT_USE</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td title="R2.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R2.F0.B2">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R3</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R3.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R3.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R3.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R3.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R3.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R3.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R3.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R3.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R3.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R3.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R3.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R3.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R3.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R3.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R3.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R3.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R3.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R3.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R3.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R3.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R3.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R3.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R3.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R3.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R3.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R3.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R3.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R3.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R3.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R3.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R3.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R3.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R3.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R3.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R3.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R3.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R3.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R3.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R3.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R3.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R3.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R3.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R3.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R3.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R3.F0.B35">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_CRC_USE">GT10:RX_CRC_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R3.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[2]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R3.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[1]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R3.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN[0]</a>
</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td title="R3.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[2]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R3.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[1]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R3.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN[0]</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td title="R3.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_6">GT10:TEST_MODE_6</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R3.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_5">GT10:TEST_MODE_5</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R3.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_4">GT10:TEST_MODE_4</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R3.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_3">GT10:TEST_MODE_3</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R3.F0.B12">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_2">GT10:TEST_MODE_2</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R3.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_1">GT10:TEST_MODE_1</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R4</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R4.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[10]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R4.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[9]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R4.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[8]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R4.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[7]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R4.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[6]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R4.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[5]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R4.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[4]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R4.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[3]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R4.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[2]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R4.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[1]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R4.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1[0]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R4.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[10]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R4.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[9]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R4.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[8]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R4.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[7]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R4.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[6]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R4.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[5]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R4.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[4]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R4.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[3]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R4.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[2]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R4.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[1]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R4.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2[0]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R4.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[10]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R4.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[9]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R4.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[8]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R4.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[7]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R4.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[6]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R4.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[5]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R4.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[4]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R4.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[3]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R4.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[2]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R4.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[1]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R4.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3[0]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R4.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[10]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R4.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[9]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R4.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[8]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R4.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[7]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R4.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[6]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R4.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[5]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R4.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[4]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R4.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[3]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R4.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[2]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R4.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[1]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R4.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4[0]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R4.F0.B35">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_USE">GT10:CHAN_BOND_SEQ_2_USE</a>
</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R4.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td title="R4.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[4]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R4.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[3]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R4.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[2]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R4.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[1]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R4.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT[0]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R4.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOSS_OF_SYNC_FSM">GT10:RX_LOSS_OF_SYNC_FSM</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R4.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[6]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R4.F0.B21">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[5]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R4.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[4]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R4.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[3]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R4.F0.B18">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[2]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R4.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[1]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R4.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR[0]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R4.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[7]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R4.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[6]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R4.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[5]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R4.F0.B12">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[4]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R4.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R4.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R4.F0.B9">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R4.F0.B8">
<a href="#tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R5</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B57</td>
<td title="R5.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[7]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R5.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[6]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R5.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[5]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R5.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[4]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R5.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[3]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R5.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[2]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R5.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[1]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R5.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL[0]</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td title="R5.F0.B33">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_64B66B_SV">GT10:CHAN_BOND_64B66B_SV</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R5.F0.B32">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_8B10B_DE">GT10:CLK_COR_8B10B_DE</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td title="R5.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[5]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R5.F0.B29">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[4]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R5.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[3]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R5.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[2]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R5.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[1]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R5.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT[0]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R5.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[5]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R5.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[4]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R5.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[3]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R5.F0.B21">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[2]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R5.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[1]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R5.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT[0]</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td title="R5.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[4]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R5.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[3]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R5.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R5.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[1]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R5.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX[0]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td title="R5.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R5.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R5.F0.B9">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R5.F0.B8">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td title="R5.F0.B6">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R5.F0.B5">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R5.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td title="R5.F0.B3">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK[0]</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td title="R5.F0.B1">
<a href="#tile-virtex2-GIGABIT10.T-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD[1]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R5.F0.B0">
<a href="#tile-virtex2-GIGABIT10.T-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD[0]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R6</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R6.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[39]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R6.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[38]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R6.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[37]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R6.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[36]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R6.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[35]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R6.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[34]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R6.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[33]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R6.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[32]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R6.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[31]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R6.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[30]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R6.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[29]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R6.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[28]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R6.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[27]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R6.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[26]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R6.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[25]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R6.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[24]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R6.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[23]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R6.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[22]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R6.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[21]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R6.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[20]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R6.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[19]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R6.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[18]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R6.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[17]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R6.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[16]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R6.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[15]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R6.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[14]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R6.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[13]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R6.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[12]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R6.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[11]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R6.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[10]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R6.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[9]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R6.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[8]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R6.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[7]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R6.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[6]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R6.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[5]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R6.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[4]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R6.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[3]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R6.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[2]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R6.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[1]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R6.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[0]</a>
</td>
</tr>

<tr><td>B39</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td title="R6.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_DROP">GT10:CLK_COR_SEQ_DROP</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td title="R6.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[3]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R6.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[2]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R6.F0.B9">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[1]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R6.F0.B8">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK[0]</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td title="R6.F0.B6">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[3]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R6.F0.B5">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[2]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R6.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[1]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R6.F0.B2">
<a href="#tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK[0]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R7</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td title="R7.F0.B79">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[119]</a>
</td>
</tr>

<tr><td>B78</td>
<td title="R7.F0.B78">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[118]</a>
</td>
</tr>

<tr><td>B77</td>
<td title="R7.F0.B77">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[117]</a>
</td>
</tr>

<tr><td>B76</td>
<td title="R7.F0.B76">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[116]</a>
</td>
</tr>

<tr><td>B75</td>
<td title="R7.F0.B75">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[115]</a>
</td>
</tr>

<tr><td>B74</td>
<td title="R7.F0.B74">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[114]</a>
</td>
</tr>

<tr><td>B73</td>
<td title="R7.F0.B73">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[113]</a>
</td>
</tr>

<tr><td>B72</td>
<td title="R7.F0.B72">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[112]</a>
</td>
</tr>

<tr><td>B71</td>
<td title="R7.F0.B71">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[111]</a>
</td>
</tr>

<tr><td>B70</td>
<td title="R7.F0.B70">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[110]</a>
</td>
</tr>

<tr><td>B69</td>
<td title="R7.F0.B69">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[109]</a>
</td>
</tr>

<tr><td>B68</td>
<td title="R7.F0.B68">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[108]</a>
</td>
</tr>

<tr><td>B67</td>
<td title="R7.F0.B67">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[107]</a>
</td>
</tr>

<tr><td>B66</td>
<td title="R7.F0.B66">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[106]</a>
</td>
</tr>

<tr><td>B65</td>
<td title="R7.F0.B65">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[105]</a>
</td>
</tr>

<tr><td>B64</td>
<td title="R7.F0.B64">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[104]</a>
</td>
</tr>

<tr><td>B63</td>
<td title="R7.F0.B63">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[103]</a>
</td>
</tr>

<tr><td>B62</td>
<td title="R7.F0.B62">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[102]</a>
</td>
</tr>

<tr><td>B61</td>
<td title="R7.F0.B61">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[101]</a>
</td>
</tr>

<tr><td>B60</td>
<td title="R7.F0.B60">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[100]</a>
</td>
</tr>

<tr><td>B59</td>
<td title="R7.F0.B59">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[99]</a>
</td>
</tr>

<tr><td>B58</td>
<td title="R7.F0.B58">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[98]</a>
</td>
</tr>

<tr><td>B57</td>
<td title="R7.F0.B57">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[97]</a>
</td>
</tr>

<tr><td>B56</td>
<td title="R7.F0.B56">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[96]</a>
</td>
</tr>

<tr><td>B55</td>
<td title="R7.F0.B55">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[95]</a>
</td>
</tr>

<tr><td>B54</td>
<td title="R7.F0.B54">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[94]</a>
</td>
</tr>

<tr><td>B53</td>
<td title="R7.F0.B53">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[93]</a>
</td>
</tr>

<tr><td>B52</td>
<td title="R7.F0.B52">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[92]</a>
</td>
</tr>

<tr><td>B51</td>
<td title="R7.F0.B51">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[91]</a>
</td>
</tr>

<tr><td>B50</td>
<td title="R7.F0.B50">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[90]</a>
</td>
</tr>

<tr><td>B49</td>
<td title="R7.F0.B49">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[89]</a>
</td>
</tr>

<tr><td>B48</td>
<td title="R7.F0.B48">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[88]</a>
</td>
</tr>

<tr><td>B47</td>
<td title="R7.F0.B47">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[87]</a>
</td>
</tr>

<tr><td>B46</td>
<td title="R7.F0.B46">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[86]</a>
</td>
</tr>

<tr><td>B45</td>
<td title="R7.F0.B45">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[85]</a>
</td>
</tr>

<tr><td>B44</td>
<td title="R7.F0.B44">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[84]</a>
</td>
</tr>

<tr><td>B43</td>
<td title="R7.F0.B43">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[83]</a>
</td>
</tr>

<tr><td>B42</td>
<td title="R7.F0.B42">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[82]</a>
</td>
</tr>

<tr><td>B41</td>
<td title="R7.F0.B41">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[81]</a>
</td>
</tr>

<tr><td>B40</td>
<td title="R7.F0.B40">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[80]</a>
</td>
</tr>

<tr><td>B39</td>
<td title="R7.F0.B39">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[79]</a>
</td>
</tr>

<tr><td>B38</td>
<td title="R7.F0.B38">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[78]</a>
</td>
</tr>

<tr><td>B37</td>
<td title="R7.F0.B37">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[77]</a>
</td>
</tr>

<tr><td>B36</td>
<td title="R7.F0.B36">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[76]</a>
</td>
</tr>

<tr><td>B35</td>
<td title="R7.F0.B35">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[75]</a>
</td>
</tr>

<tr><td>B34</td>
<td title="R7.F0.B34">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[74]</a>
</td>
</tr>

<tr><td>B33</td>
<td title="R7.F0.B33">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[73]</a>
</td>
</tr>

<tr><td>B32</td>
<td title="R7.F0.B32">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[72]</a>
</td>
</tr>

<tr><td>B31</td>
<td title="R7.F0.B31">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[71]</a>
</td>
</tr>

<tr><td>B30</td>
<td title="R7.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[70]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R7.F0.B29">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[69]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R7.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[68]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R7.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[67]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R7.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[66]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R7.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[65]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R7.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[64]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R7.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[63]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R7.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[62]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R7.F0.B21">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[61]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R7.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[60]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R7.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[59]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R7.F0.B18">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[58]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R7.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[57]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R7.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[56]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R7.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[55]</a>
</td>
</tr>

<tr><td>B14</td>
<td title="R7.F0.B14">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[54]</a>
</td>
</tr>

<tr><td>B13</td>
<td title="R7.F0.B13">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[53]</a>
</td>
</tr>

<tr><td>B12</td>
<td title="R7.F0.B12">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[52]</a>
</td>
</tr>

<tr><td>B11</td>
<td title="R7.F0.B11">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[51]</a>
</td>
</tr>

<tr><td>B10</td>
<td title="R7.F0.B10">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[50]</a>
</td>
</tr>

<tr><td>B9</td>
<td title="R7.F0.B9">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[49]</a>
</td>
</tr>

<tr><td>B8</td>
<td title="R7.F0.B8">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[48]</a>
</td>
</tr>

<tr><td>B7</td>
<td title="R7.F0.B7">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[47]</a>
</td>
</tr>

<tr><td>B6</td>
<td title="R7.F0.B6">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[46]</a>
</td>
</tr>

<tr><td>B5</td>
<td title="R7.F0.B5">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[45]</a>
</td>
</tr>

<tr><td>B4</td>
<td title="R7.F0.B4">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[44]</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R7.F0.B2">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[42]</a>
</td>
</tr>

<tr><td>B1</td>
<td title="R7.F0.B1">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[41]</a>
</td>
</tr>

<tr><td>B0</td>
<td title="R7.F0.B0">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[40]</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex2 GIGABIT10.T rect R8</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="1">Frame</th></tr>

<tr>
<th>F0</th>
</tr>

</thead>

<tbody>
<tr><td>B30</td>
<td title="R8.F0.B30">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[7]</a>
</td>
</tr>

<tr><td>B29</td>
<td title="R8.F0.B29">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[6]</a>
</td>
</tr>

<tr><td>B28</td>
<td title="R8.F0.B28">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[5]</a>
</td>
</tr>

<tr><td>B27</td>
<td title="R8.F0.B27">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[4]</a>
</td>
</tr>

<tr><td>B26</td>
<td title="R8.F0.B26">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[3]</a>
</td>
</tr>

<tr><td>B25</td>
<td title="R8.F0.B25">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[2]</a>
</td>
</tr>

<tr><td>B24</td>
<td title="R8.F0.B24">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[1]</a>
</td>
</tr>

<tr><td>B23</td>
<td title="R8.F0.B23">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX[0]</a>
</td>
</tr>

<tr><td>B22</td>
<td title="R8.F0.B22">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[7]</a>
</td>
</tr>

<tr><td>B21</td>
<td title="R8.F0.B21">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[6]</a>
</td>
</tr>

<tr><td>B20</td>
<td title="R8.F0.B20">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[5]</a>
</td>
</tr>

<tr><td>B19</td>
<td title="R8.F0.B19">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[4]</a>
</td>
</tr>

<tr><td>B18</td>
<td title="R8.F0.B18">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[3]</a>
</td>
</tr>

<tr><td>B17</td>
<td title="R8.F0.B17">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[2]</a>
</td>
</tr>

<tr><td>B16</td>
<td title="R8.F0.B16">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[1]</a>
</td>
</tr>

<tr><td>B15</td>
<td title="R8.F0.B15">
<a href="#tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX[0]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td title="R8.F0.B2">
<a href="#tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED[43]</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:ALIGN_COMMA_WORD">GT10:ALIGN_COMMA_WORD</th>
<th>5.F0.B1</th>
<th>5.F0.B0</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_64B66B_SV">GT10:CHAN_BOND_64B66B_SV</th>
<th>5.F0.B33</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_ONE_SHOT">GT10:CHAN_BOND_ONE_SHOT</th>
<th>2.F0.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_USE">GT10:CHAN_BOND_SEQ_2_USE</th>
<th>4.F0.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_CORRECT_USE">GT10:CLK_CORRECT_USE</th>
<th>2.F0.B10</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_8B10B_DE">GT10:CLK_COR_8B10B_DE</th>
<th>5.F0.B32</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_INSERT_IDLE_FLAG">GT10:CLK_COR_INSERT_IDLE_FLAG</th>
<th>2.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_KEEP_IDLE">GT10:CLK_COR_KEEP_IDLE</th>
<th>2.F0.B12</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_USE">GT10:CLK_COR_SEQ_2_USE</th>
<th>2.F0.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_DROP">GT10:CLK_COR_SEQ_DROP</th>
<th>6.F0.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:DEC_MCOMMA_DETECT">GT10:DEC_MCOMMA_DETECT</th>
<th>2.F0.B32</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:DEC_PCOMMA_DETECT">GT10:DEC_PCOMMA_DETECT</th>
<th>2.F0.B31</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:DEC_VALID_COMMA_ONLY">GT10:DEC_VALID_COMMA_ONLY</th>
<th>2.F0.B30</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:ENABLE">GT10:ENABLE</th>
<th>0.F0.B74</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:MCOMMA_DETECT">GT10:MCOMMA_DETECT</th>
<th>1.F0.B22</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:PCOMMA_DETECT">GT10:PCOMMA_DETECT</th>
<th>1.F0.B34</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:RX_BUFFER_USE">GT10:RX_BUFFER_USE</th>
<th>2.F0.B25</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:RX_CRC_USE">GT10:RX_CRC_USE</th>
<th>3.F0.B35</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:RX_LOSS_OF_SYNC_FSM">GT10:RX_LOSS_OF_SYNC_FSM</th>
<th>4.F0.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_1">GT10:TEST_MODE_1</th>
<th>3.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_2">GT10:TEST_MODE_2</th>
<th>3.F0.B12</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_3">GT10:TEST_MODE_3</th>
<th>3.F0.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_4">GT10:TEST_MODE_4</th>
<th>3.F0.B14</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_5">GT10:TEST_MODE_5</th>
<th>3.F0.B15</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TEST_MODE_6">GT10:TEST_MODE_6</th>
<th>3.F0.B16</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TX_BUFFER_USE">GT10:TX_BUFFER_USE</th>
<th>0.F0.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TX_CRC_USE">GT10:TX_CRC_USE</th>
<th>0.F0.B37</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_LIMIT">GT10:CHAN_BOND_LIMIT</th>
<th>4.F0.B28</th>
<th>4.F0.B27</th>
<th>4.F0.B26</th>
<th>4.F0.B25</th>
<th>4.F0.B24</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_ADJ_MAX">GT10:CLK_COR_ADJ_MAX</th>
<th>5.F0.B17</th>
<th>5.F0.B16</th>
<th>5.F0.B15</th>
<th>5.F0.B14</th>
<th>5.F0.B13</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_REPEAT_WAIT">GT10:CLK_COR_REPEAT_WAIT</th>
<th>2.F0.B17</th>
<th>2.F0.B16</th>
<th>2.F0.B15</th>
<th>2.F0.B14</th>
<th>2.F0.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_MODE">GT10:CHAN_BOND_MODE</th>
<th>2.F0.B4</th>
<th>2.F0.B2</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MASTER</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>SLAVE_1_HOP</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>SLAVE_2_HOPS</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_1">GT10:CHAN_BOND_SEQ_1_1</th>
<th>3.F0.B79</th>
<th>3.F0.B78</th>
<th>3.F0.B77</th>
<th>3.F0.B76</th>
<th>3.F0.B75</th>
<th>3.F0.B74</th>
<th>3.F0.B73</th>
<th>3.F0.B72</th>
<th>3.F0.B71</th>
<th>3.F0.B70</th>
<th>3.F0.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_2">GT10:CHAN_BOND_SEQ_1_2</th>
<th>3.F0.B68</th>
<th>3.F0.B67</th>
<th>3.F0.B66</th>
<th>3.F0.B65</th>
<th>3.F0.B64</th>
<th>3.F0.B63</th>
<th>3.F0.B62</th>
<th>3.F0.B61</th>
<th>3.F0.B60</th>
<th>3.F0.B59</th>
<th>3.F0.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_3">GT10:CHAN_BOND_SEQ_1_3</th>
<th>3.F0.B57</th>
<th>3.F0.B56</th>
<th>3.F0.B55</th>
<th>3.F0.B54</th>
<th>3.F0.B53</th>
<th>3.F0.B52</th>
<th>3.F0.B51</th>
<th>3.F0.B50</th>
<th>3.F0.B49</th>
<th>3.F0.B48</th>
<th>3.F0.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_4">GT10:CHAN_BOND_SEQ_1_4</th>
<th>3.F0.B46</th>
<th>3.F0.B45</th>
<th>3.F0.B44</th>
<th>3.F0.B43</th>
<th>3.F0.B42</th>
<th>3.F0.B41</th>
<th>3.F0.B40</th>
<th>3.F0.B39</th>
<th>3.F0.B38</th>
<th>3.F0.B37</th>
<th>3.F0.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_1">GT10:CHAN_BOND_SEQ_2_1</th>
<th>4.F0.B79</th>
<th>4.F0.B78</th>
<th>4.F0.B77</th>
<th>4.F0.B76</th>
<th>4.F0.B75</th>
<th>4.F0.B74</th>
<th>4.F0.B73</th>
<th>4.F0.B72</th>
<th>4.F0.B71</th>
<th>4.F0.B70</th>
<th>4.F0.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_2">GT10:CHAN_BOND_SEQ_2_2</th>
<th>4.F0.B68</th>
<th>4.F0.B67</th>
<th>4.F0.B66</th>
<th>4.F0.B65</th>
<th>4.F0.B64</th>
<th>4.F0.B63</th>
<th>4.F0.B62</th>
<th>4.F0.B61</th>
<th>4.F0.B60</th>
<th>4.F0.B59</th>
<th>4.F0.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_3">GT10:CHAN_BOND_SEQ_2_3</th>
<th>4.F0.B57</th>
<th>4.F0.B56</th>
<th>4.F0.B55</th>
<th>4.F0.B54</th>
<th>4.F0.B53</th>
<th>4.F0.B52</th>
<th>4.F0.B51</th>
<th>4.F0.B50</th>
<th>4.F0.B49</th>
<th>4.F0.B48</th>
<th>4.F0.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_4">GT10:CHAN_BOND_SEQ_2_4</th>
<th>4.F0.B46</th>
<th>4.F0.B45</th>
<th>4.F0.B44</th>
<th>4.F0.B43</th>
<th>4.F0.B42</th>
<th>4.F0.B41</th>
<th>4.F0.B40</th>
<th>4.F0.B39</th>
<th>4.F0.B38</th>
<th>4.F0.B37</th>
<th>4.F0.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_1">GT10:CLK_COR_SEQ_1_1</th>
<th>1.F0.B79</th>
<th>1.F0.B78</th>
<th>1.F0.B77</th>
<th>1.F0.B76</th>
<th>1.F0.B75</th>
<th>1.F0.B74</th>
<th>1.F0.B73</th>
<th>1.F0.B72</th>
<th>1.F0.B71</th>
<th>1.F0.B70</th>
<th>1.F0.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_2">GT10:CLK_COR_SEQ_1_2</th>
<th>1.F0.B68</th>
<th>1.F0.B67</th>
<th>1.F0.B66</th>
<th>1.F0.B65</th>
<th>1.F0.B64</th>
<th>1.F0.B63</th>
<th>1.F0.B62</th>
<th>1.F0.B61</th>
<th>1.F0.B60</th>
<th>1.F0.B59</th>
<th>1.F0.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_3">GT10:CLK_COR_SEQ_1_3</th>
<th>1.F0.B57</th>
<th>1.F0.B56</th>
<th>1.F0.B55</th>
<th>1.F0.B54</th>
<th>1.F0.B53</th>
<th>1.F0.B52</th>
<th>1.F0.B51</th>
<th>1.F0.B50</th>
<th>1.F0.B49</th>
<th>1.F0.B48</th>
<th>1.F0.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_4">GT10:CLK_COR_SEQ_1_4</th>
<th>1.F0.B46</th>
<th>1.F0.B45</th>
<th>1.F0.B44</th>
<th>1.F0.B43</th>
<th>1.F0.B42</th>
<th>1.F0.B41</th>
<th>1.F0.B40</th>
<th>1.F0.B39</th>
<th>1.F0.B38</th>
<th>1.F0.B37</th>
<th>1.F0.B36</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_1">GT10:CLK_COR_SEQ_2_1</th>
<th>2.F0.B79</th>
<th>2.F0.B78</th>
<th>2.F0.B77</th>
<th>2.F0.B76</th>
<th>2.F0.B75</th>
<th>2.F0.B74</th>
<th>2.F0.B73</th>
<th>2.F0.B72</th>
<th>2.F0.B71</th>
<th>2.F0.B70</th>
<th>2.F0.B69</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_2">GT10:CLK_COR_SEQ_2_2</th>
<th>2.F0.B68</th>
<th>2.F0.B67</th>
<th>2.F0.B66</th>
<th>2.F0.B65</th>
<th>2.F0.B64</th>
<th>2.F0.B63</th>
<th>2.F0.B62</th>
<th>2.F0.B61</th>
<th>2.F0.B60</th>
<th>2.F0.B59</th>
<th>2.F0.B58</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_3">GT10:CLK_COR_SEQ_2_3</th>
<th>2.F0.B57</th>
<th>2.F0.B56</th>
<th>2.F0.B55</th>
<th>2.F0.B54</th>
<th>2.F0.B53</th>
<th>2.F0.B52</th>
<th>2.F0.B51</th>
<th>2.F0.B50</th>
<th>2.F0.B49</th>
<th>2.F0.B48</th>
<th>2.F0.B47</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_4">GT10:CLK_COR_SEQ_2_4</th>
<th>2.F0.B46</th>
<th>2.F0.B45</th>
<th>2.F0.B44</th>
<th>2.F0.B43</th>
<th>2.F0.B42</th>
<th>2.F0.B41</th>
<th>2.F0.B40</th>
<th>2.F0.B39</th>
<th>2.F0.B38</th>
<th>2.F0.B37</th>
<th>2.F0.B36</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_1_MASK">GT10:CHAN_BOND_SEQ_1_MASK</th>
<th>5.F0.B6</th>
<th>5.F0.B5</th>
<th>5.F0.B4</th>
<th>5.F0.B3</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_2_MASK">GT10:CHAN_BOND_SEQ_2_MASK</th>
<th>5.F0.B11</th>
<th>5.F0.B10</th>
<th>5.F0.B9</th>
<th>5.F0.B8</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_1_MASK">GT10:CLK_COR_SEQ_1_MASK</th>
<th>6.F0.B6</th>
<th>6.F0.B5</th>
<th>6.F0.B4</th>
<th>6.F0.B2</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_2_MASK">GT10:CLK_COR_SEQ_2_MASK</th>
<th>6.F0.B11</th>
<th>6.F0.B10</th>
<th>6.F0.B9</th>
<th>6.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CHAN_BOND_SEQ_LEN">GT10:CHAN_BOND_SEQ_LEN</th>
<th>3.F0.B28</th>
<th>3.F0.B27</th>
<th>3.F0.B26</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_SEQ_LEN">GT10:CLK_COR_SEQ_LEN</th>
<th>3.F0.B24</th>
<th>3.F0.B23</th>
<th>3.F0.B22</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MAX_LAT">GT10:CLK_COR_MAX_LAT</th>
<th>5.F0.B30</th>
<th>5.F0.B29</th>
<th>5.F0.B28</th>
<th>5.F0.B27</th>
<th>5.F0.B26</th>
<th>5.F0.B25</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CLK_COR_MIN_LAT">GT10:CLK_COR_MIN_LAT</th>
<th>5.F0.B24</th>
<th>5.F0.B23</th>
<th>5.F0.B22</th>
<th>5.F0.B21</th>
<th>5.F0.B20</th>
<th>5.F0.B19</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:COMMA_10B_MASK">GT10:COMMA_10B_MASK</th>
<th>1.F0.B10</th>
<th>1.F0.B9</th>
<th>1.F0.B8</th>
<th>1.F0.B7</th>
<th>1.F0.B6</th>
<th>1.F0.B5</th>
<th>1.F0.B4</th>
<th>1.F0.B3</th>
<th>1.F0.B2</th>
<th>1.F0.B1</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:MCOMMA_10B_VALUE">GT10:MCOMMA_10B_VALUE</th>
<th>1.F0.B20</th>
<th>1.F0.B19</th>
<th>1.F0.B18</th>
<th>1.F0.B17</th>
<th>1.F0.B16</th>
<th>1.F0.B15</th>
<th>1.F0.B14</th>
<th>1.F0.B13</th>
<th>1.F0.B12</th>
<th>1.F0.B11</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:PCOMMA_10B_VALUE">GT10:PCOMMA_10B_VALUE</th>
<th>1.F0.B32</th>
<th>1.F0.B31</th>
<th>1.F0.B30</th>
<th>1.F0.B29</th>
<th>1.F0.B28</th>
<th>1.F0.B27</th>
<th>1.F0.B26</th>
<th>1.F0.B25</th>
<th>1.F0.B24</th>
<th>1.F0.B23</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CRC_END_OF_PKT">GT10:CRC_END_OF_PKT</th>
<th>0.F0.B77</th>
<th>0.F0.B76</th>
<th>0.F0.B75</th>
<th>0.F0.B73</th>
<th>0.F0.B72</th>
<th>0.F0.B71</th>
<th>0.F0.B70</th>
</tr>

</thead>

<tbody>
<tr><td>K28_0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K23_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K27_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K28_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K29_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>K30_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CRC_FORMAT">GT10:CRC_FORMAT</th>
<th>0.F0.B4</th>
<th>0.F0.B3</th>
</tr>

</thead>

<tbody>
<tr><td>USER_MODE</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>ETHERNET</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>FIBRE_CHAN</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>INFINIBAND</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:CRC_START_OF_PKT">GT10:CRC_START_OF_PKT</th>
<th>0.F0.B20</th>
<th>0.F0.B19</th>
<th>0.F0.B18</th>
<th>0.F0.B17</th>
<th>0.F0.B16</th>
<th>0.F0.B15</th>
<th>0.F0.B14</th>
<th>0.F0.B13</th>
</tr>

</thead>

<tbody>
<tr><td>K28_0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_3</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_5</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K28_6</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K23_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K27_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>K28_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>K29_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>K30_7</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:PMA_PWR_CNTRL">GT10:PMA_PWR_CNTRL</th>
<th>5.F0.B57</th>
<th>5.F0.B56</th>
<th>5.F0.B55</th>
<th>5.F0.B54</th>
<th>5.F0.B53</th>
<th>5.F0.B52</th>
<th>5.F0.B51</th>
<th>5.F0.B50</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:SH_CNT_MAX">GT10:SH_CNT_MAX</th>
<th>8.F0.B22</th>
<th>8.F0.B21</th>
<th>8.F0.B20</th>
<th>8.F0.B19</th>
<th>8.F0.B18</th>
<th>8.F0.B17</th>
<th>8.F0.B16</th>
<th>8.F0.B15</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:SH_INVALID_CNT_MAX">GT10:SH_INVALID_CNT_MAX</th>
<th>8.F0.B30</th>
<th>8.F0.B29</th>
<th>8.F0.B28</th>
<th>8.F0.B27</th>
<th>8.F0.B26</th>
<th>8.F0.B25</th>
<th>8.F0.B24</th>
<th>8.F0.B23</th>
</tr>

<tr><th id="tile-virtex2-GIGABIT10.T-GT10:TX_CRC_FORCE_VALUE">GT10:TX_CRC_FORCE_VALUE</th>
<th>0.F0.B45</th>
<th>0.F0.B44</th>
<th>0.F0.B43</th>
<th>0.F0.B42</th>
<th>0.F0.B41</th>
<th>0.F0.B40</th>
<th>0.F0.B39</th>
<th>0.F0.B38</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:PMA_SPEED">GT10:PMA_SPEED</th>
<th>7.F0.B79</th>
<th>7.F0.B78</th>
<th>7.F0.B77</th>
<th>7.F0.B76</th>
<th>7.F0.B75</th>
<th>7.F0.B74</th>
<th>7.F0.B73</th>
<th>7.F0.B72</th>
<th>7.F0.B71</th>
<th>7.F0.B70</th>
<th>7.F0.B69</th>
<th>7.F0.B68</th>
<th>7.F0.B67</th>
<th>7.F0.B66</th>
<th>7.F0.B65</th>
<th>7.F0.B64</th>
<th>7.F0.B63</th>
<th>7.F0.B62</th>
<th>7.F0.B61</th>
<th>7.F0.B60</th>
<th>7.F0.B59</th>
<th>7.F0.B58</th>
<th>7.F0.B57</th>
<th>7.F0.B56</th>
<th>7.F0.B55</th>
<th>7.F0.B54</th>
<th>7.F0.B53</th>
<th>7.F0.B52</th>
<th>7.F0.B51</th>
<th>7.F0.B50</th>
<th>7.F0.B49</th>
<th>7.F0.B48</th>
<th>7.F0.B47</th>
<th>7.F0.B46</th>
<th>7.F0.B45</th>
<th>7.F0.B44</th>
<th>7.F0.B43</th>
<th>7.F0.B42</th>
<th>7.F0.B41</th>
<th>7.F0.B40</th>
<th>7.F0.B39</th>
<th>7.F0.B38</th>
<th>7.F0.B37</th>
<th>7.F0.B36</th>
<th>7.F0.B35</th>
<th>7.F0.B34</th>
<th>7.F0.B33</th>
<th>7.F0.B32</th>
<th>7.F0.B31</th>
<th>7.F0.B30</th>
<th>7.F0.B29</th>
<th>7.F0.B28</th>
<th>7.F0.B27</th>
<th>7.F0.B26</th>
<th>7.F0.B25</th>
<th>7.F0.B24</th>
<th>7.F0.B23</th>
<th>7.F0.B22</th>
<th>7.F0.B21</th>
<th>7.F0.B20</th>
<th>7.F0.B19</th>
<th>7.F0.B18</th>
<th>7.F0.B17</th>
<th>7.F0.B16</th>
<th>7.F0.B15</th>
<th>7.F0.B14</th>
<th>7.F0.B13</th>
<th>7.F0.B12</th>
<th>7.F0.B11</th>
<th>7.F0.B10</th>
<th>7.F0.B9</th>
<th>7.F0.B8</th>
<th>7.F0.B7</th>
<th>7.F0.B6</th>
<th>7.F0.B5</th>
<th>7.F0.B4</th>
<th>8.F0.B2</th>
<th>7.F0.B2</th>
<th>7.F0.B1</th>
<th>7.F0.B0</th>
<th>6.F0.B79</th>
<th>6.F0.B78</th>
<th>6.F0.B77</th>
<th>6.F0.B76</th>
<th>6.F0.B75</th>
<th>6.F0.B74</th>
<th>6.F0.B73</th>
<th>6.F0.B72</th>
<th>6.F0.B71</th>
<th>6.F0.B70</th>
<th>6.F0.B69</th>
<th>6.F0.B68</th>
<th>6.F0.B67</th>
<th>6.F0.B66</th>
<th>6.F0.B65</th>
<th>6.F0.B64</th>
<th>6.F0.B63</th>
<th>6.F0.B62</th>
<th>6.F0.B61</th>
<th>6.F0.B60</th>
<th>6.F0.B59</th>
<th>6.F0.B58</th>
<th>6.F0.B57</th>
<th>6.F0.B56</th>
<th>6.F0.B55</th>
<th>6.F0.B54</th>
<th>6.F0.B53</th>
<th>6.F0.B52</th>
<th>6.F0.B51</th>
<th>6.F0.B50</th>
<th>6.F0.B49</th>
<th>6.F0.B48</th>
<th>6.F0.B47</th>
<th>6.F0.B46</th>
<th>6.F0.B45</th>
<th>6.F0.B44</th>
<th>6.F0.B43</th>
<th>6.F0.B42</th>
<th>6.F0.B41</th>
<th>6.F0.B40</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[119]</td>
<td>[118]</td>
<td>[117]</td>
<td>[116]</td>
<td>[115]</td>
<td>[114]</td>
<td>[113]</td>
<td>[112]</td>
<td>[111]</td>
<td>[110]</td>
<td>[109]</td>
<td>[108]</td>
<td>[107]</td>
<td>[106]</td>
<td>[105]</td>
<td>[104]</td>
<td>[103]</td>
<td>[102]</td>
<td>[101]</td>
<td>[100]</td>
<td>[99]</td>
<td>[98]</td>
<td>[97]</td>
<td>[96]</td>
<td>[95]</td>
<td>[94]</td>
<td>[93]</td>
<td>[92]</td>
<td>[91]</td>
<td>[90]</td>
<td>[89]</td>
<td>[88]</td>
<td>[87]</td>
<td>[86]</td>
<td>[85]</td>
<td>[84]</td>
<td>[83]</td>
<td>[82]</td>
<td>[81]</td>
<td>[80]</td>
<td>[79]</td>
<td>[78]</td>
<td>[77]</td>
<td>[76]</td>
<td>[75]</td>
<td>[74]</td>
<td>[73]</td>
<td>[72]</td>
<td>[71]</td>
<td>[70]</td>
<td>[69]</td>
<td>[68]</td>
<td>[67]</td>
<td>[66]</td>
<td>[65]</td>
<td>[64]</td>
<td>[63]</td>
<td>[62]</td>
<td>[61]</td>
<td>[60]</td>
<td>[59]</td>
<td>[58]</td>
<td>[57]</td>
<td>[56]</td>
<td>[55]</td>
<td>[54]</td>
<td>[53]</td>
<td>[52]</td>
<td>[51]</td>
<td>[50]</td>
<td>[49]</td>
<td>[48]</td>
<td>[47]</td>
<td>[46]</td>
<td>[45]</td>
<td>[44]</td>
<td>[43]</td>
<td>[42]</td>
<td>[41]</td>
<td>[40]</td>
<td>[39]</td>
<td>[38]</td>
<td>[37]</td>
<td>[36]</td>
<td>[35]</td>
<td>[34]</td>
<td>[33]</td>
<td>[32]</td>
<td>[31]</td>
<td>[30]</td>
<td>[29]</td>
<td>[28]</td>
<td>[27]</td>
<td>[26]</td>
<td>[25]</td>
<td>[24]</td>
<td>[23]</td>
<td>[22]</td>
<td>[21]</td>
<td>[20]</td>
<td>[19]</td>
<td>[18]</td>
<td>[17]</td>
<td>[16]</td>
<td>[15]</td>
<td>[14]</td>
<td>[13]</td>
<td>[12]</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:RX_LOS_INVALID_INCR">GT10:RX_LOS_INVALID_INCR</th>
<th>4.F0.B30</th>
<th>4.F0.B22</th>
<th>4.F0.B21</th>
<th>4.F0.B20</th>
<th>4.F0.B19</th>
<th>4.F0.B18</th>
<th>4.F0.B17</th>
<th>4.F0.B16</th>
</tr>

</thead>

<tbody>
<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>64</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex2-GIGABIT10.T-GT10:RX_LOS_THRESHOLD">GT10:RX_LOS_THRESHOLD</th>
<th>4.F0.B15</th>
<th>4.F0.B14</th>
<th>4.F0.B13</th>
<th>4.F0.B12</th>
<th>4.F0.B11</th>
<th>4.F0.B10</th>
<th>4.F0.B9</th>
<th>4.F0.B8</th>
</tr>

</thead>

<tbody>
<tr><td>4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>16</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>128</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>256</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>512</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<h2 id="pma_speed-values"><a class="header" href="#pma_speed-values"><code>PMA_SPEED</code> values</a></h2>
<div class="table-wrapper">
<table>
<thead>
<tr><th rowspan="2">Name</th>
<th colspan="120">GT10:PMA_SPEED</th>
</tr>

<tr>
<th>[119]</th>
<th>[118]</th>
<th>[117]</th>
<th>[116]</th>
<th>[115]</th>
<th>[114]</th>
<th>[113]</th>
<th>[112]</th>
<th>[111]</th>
<th>[110]</th>
<th>[109]</th>
<th>[108]</th>
<th>[107]</th>
<th>[106]</th>
<th>[105]</th>
<th>[104]</th>
<th>[103]</th>
<th>[102]</th>
<th>[101]</th>
<th>[100]</th>
<th>[99]</th>
<th>[98]</th>
<th>[97]</th>
<th>[96]</th>
<th>[95]</th>
<th>[94]</th>
<th>[93]</th>
<th>[92]</th>
<th>[91]</th>
<th>[90]</th>
<th>[89]</th>
<th>[88]</th>
<th>[87]</th>
<th>[86]</th>
<th>[85]</th>
<th>[84]</th>
<th>[83]</th>
<th>[82]</th>
<th>[81]</th>
<th>[80]</th>
<th>[79]</th>
<th>[78]</th>
<th>[77]</th>
<th>[76]</th>
<th>[75]</th>
<th>[74]</th>
<th>[73]</th>
<th>[72]</th>
<th>[71]</th>
<th>[70]</th>
<th>[69]</th>
<th>[68]</th>
<th>[67]</th>
<th>[66]</th>
<th>[65]</th>
<th>[64]</th>
<th>[63]</th>
<th>[62]</th>
<th>[61]</th>
<th>[60]</th>
<th>[59]</th>
<th>[58]</th>
<th>[57]</th>
<th>[56]</th>
<th>[55]</th>
<th>[54]</th>
<th>[53]</th>
<th>[52]</th>
<th>[51]</th>
<th>[50]</th>
<th>[49]</th>
<th>[48]</th>
<th>[47]</th>
<th>[46]</th>
<th>[45]</th>
<th>[44]</th>
<th>[43]</th>
<th>[42]</th>
<th>[41]</th>
<th>[40]</th>
<th>[39]</th>
<th>[38]</th>
<th>[37]</th>
<th>[36]</th>
<th>[35]</th>
<th>[34]</th>
<th>[33]</th>
<th>[32]</th>
<th>[31]</th>
<th>[30]</th>
<th>[29]</th>
<th>[28]</th>
<th>[27]</th>
<th>[26]</th>
<th>[25]</th>
<th>[24]</th>
<th>[23]</th>
<th>[22]</th>
<th>[21]</th>
<th>[20]</th>
<th>[19]</th>
<th>[18]</th>
<th>[17]</th>
<th>[16]</th>
<th>[15]</th>
<th>[14]</th>
<th>[13]</th>
<th>[12]</th>
<th>[11]</th>
<th>[10]</th>
<th>[9]</th>
<th>[8]</th>
<th>[7]</th>
<th>[6]</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
<th>[0]</th>
</tr>

</thead>

<tbody>
<tr><td>0_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>0_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>10_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>11_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>11_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>12_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>12_80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>13_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>13_80</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>14_80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>15_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>15_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>16_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>16_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>17_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>17_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>18_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>18_80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>19_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>19_80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>20_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>20_80</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>21_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>21_80</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>22_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>22_80</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>23_10</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>23_20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>23_40</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>24_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>24_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>24_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>25_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>25_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>25_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>26_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>26_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>26_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>27_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>27_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>27_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>28_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>28_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>28_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>29_10</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>29_20</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>29_40</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>2_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>30_16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>30_32</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>30_8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>31_16</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>31_32</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>31_8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>3_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>4_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>5_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>6_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>7_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>8_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>9_32</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>9_64</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/gt.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/pcilogic.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/gt.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/pcilogic.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
