
---------- Begin Simulation Statistics ----------
final_tick                                19373876500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 249142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707940                       # Number of bytes of host memory used
host_op_rate                                   353693                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.14                       # Real time elapsed on the host
host_tick_rate                              482682302                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      14196511                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019374                       # Number of seconds simulated
sim_ticks                                 19373876500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.530814                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561734                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564382                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               927                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            561018                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             125                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              111                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567850                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           50                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      14196511                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.874775                       # CPI: cycles per instruction
system.cpu.discardedOps                          2866                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4891187                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075601                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166823                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        22653147                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.258080                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         38747753                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650230     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073892     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357775     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196511                       # Class of committed instruction
system.cpu.tickCycles                        16094606                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        99628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       130387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       263110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            288                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99557                       # Transaction distribution
system.membus.trans_dist::CleanEvict               71                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132315                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       364996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 364996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29726848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29726848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132684                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132684    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              132684                       # Request fanout histogram
system.membus.respLayer1.occupancy         1230196250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1029077000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               408                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       229835                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           132315                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          132315                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       395257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                395833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33627264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33664128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99916                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12743296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           232639                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001393                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 232315     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    324      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             232639                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          392111000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         331090993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            720000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::total                       32                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                  20                       # number of overall hits
system.l2.overall_hits::total                      32                       # number of overall hits
system.l2.demand_misses::.cpu.inst                276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             132415                       # number of demand (read+write) misses
system.l2.demand_misses::total                 132691                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               276                       # number of overall misses
system.l2.overall_misses::.cpu.data            132415                       # number of overall misses
system.l2.overall_misses::total                132691                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23141000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11760221500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11783362500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23141000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11760221500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11783362500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           132435                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               132723                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          132435                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              132723                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.958333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999849                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999759                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.958333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999849                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999759                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83844.202899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88813.363290                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88803.027334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83844.202899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88813.363290                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88803.027334                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               99557                       # number of writebacks
system.l2.writebacks::total                     99557                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        132408                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            132684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       132408                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           132684                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10435670500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10456051500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10435670500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10456051500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.958333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.958333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73844.202899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78814.501390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78804.162521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73844.202899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78814.501390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78804.162521                       # average overall mshr miss latency
system.l2.replacements                          99916                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       130278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           130278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       130278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       130278                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          132315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132315                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11751626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11751626000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        132315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88815.523561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88815.523561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       132315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         132315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10428476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10428476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78815.523561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78815.523561                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23141000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.958333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.958333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83844.202899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83844.202899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.958333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73844.202899                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73844.202899                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8595500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.833333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        85955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           93                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.775000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.775000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77360.215054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77360.215054                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25041.281228                       # Cycle average of tags in use
system.l2.tags.total_refs                      263067                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132684                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.982658                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        86.487046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24954.794182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.761560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.764199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24969                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2237276                       # Number of tag accesses
system.l2.tags.data_accesses                  2237276                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16948224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16983552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12743296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12743296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          132408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              132684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        99557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1823486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         874797772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             876621259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1823486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1823486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      657756645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            657756645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      657756645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1823486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        874797772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1534377903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    199114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000570557500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12443                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12443                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              489798                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187151                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      132684                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99557                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12368                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4435919750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1326840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9411569750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16716.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35466.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   244566                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184906                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  132188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    849.565292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   736.028915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.254004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          108      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2906      8.31%      8.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2166      6.19%     14.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          745      2.13%     16.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          577      1.65%     18.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          628      1.79%     20.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1965      5.62%     25.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1718      4.91%     30.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24176     69.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.326529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.079352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    550.822335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        12442     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12443                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.031052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12440     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12443                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16983552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12742016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16983552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12743296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       876.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       657.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    876.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    657.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19373860000                       # Total gap between requests
system.mem_ctrls.avgGap                      83421.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16948224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12742016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1823486.383842696436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 874797772.144361495972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 657690576.276771426201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       264816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16477000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9395092750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 338069347250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29849.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35477.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1697868.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124828620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66344190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           945707280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          518168520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1529224320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4388586750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3743916960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11316776640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        584.125569                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9599527500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    646880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9127469000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            124999980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             66439065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           949020240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          521102160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1529224320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4393971540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3739382400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11324139705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.505620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9585648250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    646880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9141348250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1781079                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1781079                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1781079                       # number of overall hits
system.cpu.icache.overall_hits::total         1781079                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          288                       # number of overall misses
system.cpu.icache.overall_misses::total           288                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24027000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24027000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24027000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24027000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1781367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1781367                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1781367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1781367                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000162                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000162                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000162                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000162                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83427.083333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83427.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83427.083333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83427.083333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          288                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     23739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     23739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23739000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82427.083333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82427.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82427.083333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82427.083333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1781079                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1781079                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           288                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1781367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1781367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000162                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000162                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83427.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83427.083333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     23739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82427.083333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82427.083333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.598737                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1781367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               288                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6185.302083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   281.598737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.137499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.137499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3563022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3563022                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6129431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6129431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6129466                       # number of overall hits
system.cpu.dcache.overall_hits::total         6129466                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       263397                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         263397                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       263419                       # number of overall misses
system.cpu.dcache.overall_misses::total        263419                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24244147000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24244147000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24244147000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24244147000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392885                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041202                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041202                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92044.127306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92044.127306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92036.440044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92036.440044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       130278                       # number of writebacks
system.cpu.dcache.writebacks::total            130278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130974                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       132423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       132423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       132435                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       132435                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11958100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11958100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11959107000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11959107000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020714                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020714                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020716                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90302.288877                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90302.288877                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90301.710273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90301.710273                       # average overall mshr miss latency
system.cpu.dcache.replacements                 130387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9114000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000060                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74097.560976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74097.560976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74078.703704                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74078.703704                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4094380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4094380                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       263274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       263274                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24235033000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24235033000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.060416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92052.511832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92052.511832                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       130959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       130959                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       132315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       132315                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11950099500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11950099500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 90315.531119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90315.531119                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.385965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.385965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1007000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1007000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83916.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1889.123596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6261941                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            132435                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.283128                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1889.123596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.922424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          25704135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         25704135                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19373876500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
