//===- RISCVCallingConv.td - Calling conventions for RISCV -*- tablegen -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
// This describes the calling conventions for the RISCV ABI.
//===----------------------------------------------------------------------===//

class CCIfExtend<CCAction A>
  : CCIf<"ArgFlags.isSExt() || ArgFlags.isZExt()", A>;

/// CCIfSubtarget - Match if the current subtarget has a feature F.
class CCIfSubtarget<string F, CCAction A>
    : CCIf<!strconcat("static_cast<const RISCVSubtarget&>"
		      "(State.getMachineFunction().getSubtarget()).",
		     F),
          A>;

//===----------------------------------------------------------------------===//
// RV32 return value calling convention
//===----------------------------------------------------------------------===//
def RetCC_RISCV32 : CallingConv<[

  //First two return values go in a0,a1
  CCIfType<[i32], CCAssignToReg<[a0, a1]>>,

  //Floating points go in their respective fa0,fa1
  CCIfType<[f32], CCIfSubtarget<"hasF()", CCAssignToReg<[fa0, fa1]>>>,
  CCIfType<[f32], CCIfSubtarget<"hasD()", CCPromoteToType<f64>>>,
  CCIfType<[f64], CCIfSubtarget<"hasD()", CCAssignToReg<[fa0_64, fa1_64]>>>,
  CCIfType<[f64], CCIfSubtarget<"hasF()", CCAssignToReg<[fa0_p64]>>>,

  CCIfType<[f32], CCAssignToReg<[a0, a1]>>
  //Falling off the end of allocation here leads to SRet demotion
]>;

//===----------------------------------------------------------------------===//
// RV32 argument calling conventions
//===----------------------------------------------------------------------===//
def CC_RISCV32 : CallingConv<[
  //Always assign the sret pointer to the first arg reg
  CCIfSRet<CCAssignToReg<[a0]>>,
  //Promote small int types to i32
  CCIfType<[i8,i16], CCPromoteToType<i32>>,

  // The first 8 integer arguments are passed in a0-a7
  CCIfType<[i32], CCAssignToRegWithShadow<
                   [a0,   a1,  a2,  a3,  a4,  a5,  a6,  a7],
                   [fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]>>,

  CCIfType<[i64], CCAssignToRegWithShadow<
                   [a0_p64,   a1_p64,  a2_p64,  a3_p64],
                   [fa0_p64, fa1_p64, fa2_p64, fa3_p64]>>,

  //Single precision floating point
  CCIfType<[f32], CCIfSubtarget<"hasF()", CCAssignToRegWithShadow<
                     [fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7],
                     [a0 ,  a1,  a2,  a3,  a4,  a5,  a6,  a7]>>>,
  //double precision floating point
  CCIfType<[f32, f64], CCIfSubtarget<"hasD()", CCAssignToRegWithShadow<
        [fa0_64, fa1_64, fa2_64, fa3_64, fa4_64, fa5_64, fa6_64, fa7_64],
        [ a0,     a1,     a2,     a3,     a4,     a5,     a6,     a7   ]>>>,
  //double precision with no D
  CCIfType<[f64], CCIfSubtarget<"hasF()", CCAssignToRegWithShadow<
                     [fa0_p64, fa1_p64, fa2_p64, fa3_p64],
                     [a0_p64 ,  a1_p64,  a2_p64,  a3_p64]>>>,

  // Other arguments are passed in 8-byte-aligned 8-byte stack slots.
  CCIfType<[i32, i64, f32, f64], CCAssignToStack<8, 8>>
]>;
//Var args are all passed in integer regs
def CC_RISCV32_VAR : CallingConv<[
  //Always assign the sret pointer to the first arg reg
  CCIfSRet<CCAssignToReg<[a0]>>,
  //Promote small int types to i32
  CCIfType<[i8,i16], CCPromoteToType<i32>>,

  // The first 8 arguments are passed in a0-a7.
  CCIfType<[i32,f32], CCAssignToRegWithShadow<
                   [a0,   a1,  a2,  a3,  a4,  a5,  a6,  a7],
                   [fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7]>>,

  // Other arguments are passed in 8-byte-aligned 8-byte stack slots.
  CCIfType<[i32, i64, f32, f64], CCAssignToStack<8, 8>>
]>;

//===----------------------------------------------------------------------===//
// RV64 return value calling convention
//===----------------------------------------------------------------------===//
def RetCC_RISCV64 : CallingConv<[
  CCIfType<[i8,i16,i32], CCPromoteToType<i64>>,

  //return the values in the correct size register class if possible
  CCIfType<[i64], CCAssignToReg<[a0_64, a1_64]>>,

  //use the best register class for floats as well
  CCIfType<[f32], CCIfSubtarget<"hasF()", CCAssignToReg<[fa0, fa1]>>>,
  CCIfType<[f32], CCIfSubtarget<"hasD()", CCPromoteToType<f64>>>,
  CCIfType<[f64], CCIfSubtarget<"hasD()", CCAssignToReg<[fa0_64, fa1_64]>>>,

  CCIfType<[f32], CCPromoteToType<f64>>,
  CCIfType<[f64], CCAssignToReg<[a0_64, a1_64]>>

  //Falling off the end of allocation here leads to SRet demotion
]>;

//===----------------------------------------------------------------------===//
// RV64 argument calling conventions
//===----------------------------------------------------------------------===//
def CC_RISCV64 : CallingConv<[
  //Always assign the sret pointer to the first arg reg
  CCIfSRet<CCAssignToReg<[a0_64]>>,
  //Promote small int types to i32
  CCIfType<[i8, i16, i32], CCPromoteToType<i64>>,

  // The first 8 integer arguments are passed in a0-a7
  CCIfType<[i64], CCAssignToRegWithShadow<
      [ a0_64, a1_64, a2_64, a3_64, a4_64, a5_64, a6_64, a7_64],
      [fa0_64,fa1_64,fa2_64,fa3_64,fa4_64,fa5_64,fa6_64,fa7_64]>>,

  //Single precision floating point
  CCIfType<[f32], CCIfSubtarget<"hasF()", CCAssignToRegWithShadow<
      [fa0, fa1, fa2, fa3, fa4, fa5, fa6, fa7],
      [ a0,  a1,  a2,  a3,  a4,  a5,  a6,  a7]>>>,
  //double precision floating point
  CCIfType<[f32, f64], CCIfSubtarget<"hasD()", CCAssignToRegWithShadow<
      [fa0_64, fa1_64, fa2_64, fa3_64, fa4_64, fa5_64, fa6_64, fa7_64],
      [ a0_64,  a1_64,  a2_64,  a3_64,  a4_64,  a5_64,  a6_64,  a7_64]>>>,

  // Other arguments are passed in 8-byte-aligned 8-byte stack slots.
  CCIfType<[i32, i64, f32, f64], CCAssignToStack<8, 8>>
]>;

def CC_RISCV64_VAR : CallingConv<[
  //Always assign the sret pointer to the first arg reg
  CCIfSRet<CCAssignToReg<[a0_64]>>,
  //Promote small int types to i64
  CCIfType<[i8, i16, i32], CCPromoteToType<i64>>,

  // The first 14 integer arguments are passed in a0-a13. 
  CCIfType<[i64,f64], CCAssignToRegWithShadow<
      [ a0_64, a1_64, a2_64, a3_64, a4_64, a5_64, a6_64, a7_64],
      [fa0_64,fa1_64,fa2_64,fa3_64,fa4_64,fa5_64,fa6_64,fa7_64]>>,

  // Other arguments are passed in 8-byte-aligned 8-byte stack slots.
  CCIfType<[i32, i64, f32, f64], CCAssignToStack<8, 8>>
]>;

//===----------------------------------------------------------------------===//
// Callee-saved register lists.
//===----------------------------------------------------------------------===//

def CSR_RV32  : CalleeSavedRegs<(add ra, sp, fp, tp, gp, (sequence "s%u", 11, 0))>;
def CSR_RV32F : CalleeSavedRegs<(add (sequence "fs%u", 11, 0), ra, sp, fp, tp, gp,
                                     (sequence "s%u", 11, 0))>;
def CSR_RV32D : CalleeSavedRegs<(add (sequence "fs%u_64", 11, 0), ra, sp, fp, tp, gp,
                                     (sequence "s%u", 11, 0))>;

def CSR_RV64  : CalleeSavedRegs<(add ra_64, sp_64, fp_64, tp_64, gp_64, (sequence "s%u_64", 11, 0))>;
def CSR_RV64F : CalleeSavedRegs<(add (sequence "fs%u", 11, 0), ra_64, sp_64, fp_64, tp_64, gp_64,
                                     (sequence "s%u_64", 11, 0))>;
def CSR_RV64D : CalleeSavedRegs<(add (sequence "fs%u_64", 11, 0), ra_64, sp_64, fp_64, tp_64, gp_64,
                                     (sequence "s%u_64", 11, 0))>;
