
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EECS373-09
Date:        Sun Mar 31 19:21:30 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log BUS_INTERFACE_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "C:\Users\waierdg\Desktop\turret_servos\synthesis\BUS_INTERFACE.srr"

Running: synthesis in foreground



Running BUS_INTERFACE_syn|synthesis


Running: compile (Compile) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:30 2019


Running: compile_flow (Compile Process) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:30 2019


Running: compiler (Compile Input) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:30 2019

Copied C:\Users\waierdg\Desktop\turret_servos\synthesis\synwork\BUS_INTERFACE_comp.srs to C:\Users\waierdg\Desktop\turret_servos\synthesis\BUS_INTERFACE.srs


compiler completed
# Sun Mar 31 19:21:32 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:32 2019


multi_srs_gen completed
# Sun Mar 31 19:21:32 2019

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\waierdg\Desktop\turret_servos\synthesis\synwork\BUS_INTERFACE_mult.srs to C:\Users\waierdg\Desktop\turret_servos\synthesis\BUS_INTERFACE.srs

Complete: Compile Process on BUS_INTERFACE_syn|synthesis


Running: premap (Pre-mapping) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:32 2019


premap completed with warnings
# Sun Mar 31 19:21:32 2019

Return Code: 1
Run Time:00h:00m:00s

Complete: Compile on BUS_INTERFACE_syn|synthesis


Running: map (Map) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:32 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on BUS_INTERFACE_syn|synthesis
# Sun Mar 31 19:21:32 2019

Copied C:\Users\waierdg\Desktop\turret_servos\synthesis\synwork\BUS_INTERFACE_m.srm to C:\Users\waierdg\Desktop\turret_servos\synthesis\BUS_INTERFACE.srm


fpga_mapper completed with warnings
# Sun Mar 31 19:21:34 2019

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on BUS_INTERFACE_syn|synthesis

Complete: Logic Synthesis on BUS_INTERFACE_syn|synthesis

Copied C:\Users\waierdg\Desktop\turret_servos\synthesis\BUS_INTERFACE.srr to C:\Users\waierdg\Desktop\turret_servos\synthesis\backup\BUS_INTERFACE.srr

TCL script complete: "BUS_INTERFACE_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

