module BitBalancer (
    input  wire       clk,
    input  wire       rst,
    input  wire       load,
    input  wire [7:0] data_in,
    output reg  [3:0] ones_count
);
    integer i;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            ones_count <= 0;
        end else if (load) begin
            ones_count <= 0;
            for (i = 0; i < 8; i = i + 1)
                ones_count <= ones_count + data_in[i];
        end
    end
endmodule
