{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542986668388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542986668393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 13:24:28 2018 " "Processing started: Fri Nov 23 13:24:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542986668393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542986668393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pid_controller -c pid_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542986668393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542986668912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/debouncer/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-logic " "Found design unit 1: debouncer-logic" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677794 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../common/debouncer/debouncer.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/debouncer/debouncer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677795 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../common/packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677798 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/operational_unit/operational_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/operational_unit/operational_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational_unit-behavioral " "Found design unit 1: operational_unit-behavioral" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677801 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational_unit " "Found entity 1: operational_unit" {  } { { "../operational_unit/operational_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/superb_pwm/superb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superb_pwm-behavioral " "Found design unit 1: superb_pwm-behavioral" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677803 ""} { "Info" "ISGN_ENTITY_NAME" "1 superb_pwm " "Found entity 1: superb_pwm" {  } { { "../common/superb_pwm/superb_pwm.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/superb_pwm/superb_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_trigger_counter-behavioral " "Found design unit 1: n_trigger_counter-behavioral" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677805 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_trigger_counter " "Found entity 1: n_trigger_counter" {  } { { "../common/n_trigger_counter/n_trigger_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_trigger_counter/n_trigger_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_register/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavioral " "Found design unit 1: n_register-behavioral" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677808 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../common/n_register/n_register.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_register/n_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_mux/mux_n_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n_1-behavioral " "Found design unit 1: mux_n_1-behavioral" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677810 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n_1 " "Found entity 1: mux_n_1" {  } { { "../common/n_mux/mux_n_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_mux/mux_n_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_counter/n_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_counter-behavioral " "Found design unit 1: n_counter-behavioral" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677812 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_counter " "Found entity 1: n_counter" {  } { { "../common/n_counter/n_counter.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_counter/n_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_adder_sub-behavioral " "Found design unit 1: n_adder_sub-behavioral" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677813 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_adder_sub " "Found entity 1: n_adder_sub" {  } { { "../common/n_adder_sub/n_adder_sub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/n_adder_sub/n_adder_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/int2fp/int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int2fp-behavioral " "Found design unit 1: int2fp-behavioral" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677816 ""} { "Info" "ISGN_ENTITY_NAME" "1 int2fp " "Found entity 1: int2fp" {  } { { "../common/int2fp/int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677816 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/alt_int2fp.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1542986677877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_int2fp.vhd 24 12 " "Found 24 design units, including 12 entities, in source file db/alt_int2fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_int2fp_altbarrel_shift_fof-RTL " "Found design unit 1: alt_int2fp_altbarrel_shift_fof-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_int2fp_altpriority_encoder_3e8-RTL " "Found design unit 2: alt_int2fp_altpriority_encoder_3e8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_int2fp_altpriority_encoder_6e8-RTL " "Found design unit 3: alt_int2fp_altpriority_encoder_6e8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_int2fp_altpriority_encoder_be8-RTL " "Found design unit 4: alt_int2fp_altpriority_encoder_be8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_int2fp_altpriority_encoder_rf8-RTL " "Found design unit 5: alt_int2fp_altpriority_encoder_rf8-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_int2fp_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_int2fp_altpriority_encoder_3v7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_int2fp_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_int2fp_altpriority_encoder_6v7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_int2fp_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_int2fp_altpriority_encoder_bv7-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_int2fp_altpriority_encoder_r08-RTL " "Found design unit 9: alt_int2fp_altpriority_encoder_r08-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_int2fp_altpriority_encoder_qb6-RTL " "Found design unit 10: alt_int2fp_altpriority_encoder_qb6-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_int2fp_altfp_convert_hvn-RTL " "Found design unit 11: alt_int2fp_altfp_convert_hvn-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 854 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_int2fp-RTL " "Found design unit 12: alt_int2fp-RTL" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_int2fp_altbarrel_shift_fof " "Found entity 1: alt_int2fp_altbarrel_shift_fof" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_int2fp_altpriority_encoder_3e8 " "Found entity 2: alt_int2fp_altpriority_encoder_3e8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_int2fp_altpriority_encoder_6e8 " "Found entity 3: alt_int2fp_altpriority_encoder_6e8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_int2fp_altpriority_encoder_be8 " "Found entity 4: alt_int2fp_altpriority_encoder_be8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_int2fp_altpriority_encoder_rf8 " "Found entity 5: alt_int2fp_altpriority_encoder_rf8" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_int2fp_altpriority_encoder_3v7 " "Found entity 6: alt_int2fp_altpriority_encoder_3v7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_int2fp_altpriority_encoder_6v7 " "Found entity 7: alt_int2fp_altpriority_encoder_6v7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_int2fp_altpriority_encoder_bv7 " "Found entity 8: alt_int2fp_altpriority_encoder_bv7" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_int2fp_altpriority_encoder_r08 " "Found entity 9: alt_int2fp_altpriority_encoder_r08" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_int2fp_altpriority_encoder_qb6 " "Found entity 10: alt_int2fp_altpriority_encoder_qb6" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_int2fp_altfp_convert_hvn " "Found entity 11: alt_int2fp_altfp_convert_hvn" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_int2fp " "Found entity 12: alt_int2fp" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpsum/fpsum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpsum-behavioral " "Found design unit 1: fpsum-behavioral" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677886 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpsum " "Found entity 1: fpsum" {  } { { "../common/fpsum/fpsum.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986677886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986677886 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/alt_fpaddsub.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1542986677993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fpaddsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file db/alt_fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpaddsub_altbarrel_shift_ltd-RTL " "Found design unit 1: alt_fpaddsub_altbarrel_shift_ltd-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpaddsub_altbarrel_shift_aeb-RTL " "Found design unit 2: alt_fpaddsub_altbarrel_shift_aeb-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8-RTL " "Found design unit 3: alt_fpaddsub_altpriority_encoder_3e8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8-RTL " "Found design unit 4: alt_fpaddsub_altpriority_encoder_6e8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alt_fpaddsub_altpriority_encoder_be8-RTL " "Found design unit 5: alt_fpaddsub_altpriority_encoder_be8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7-RTL " "Found design unit 6: alt_fpaddsub_altpriority_encoder_3v7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7-RTL " "Found design unit 7: alt_fpaddsub_altpriority_encoder_6v7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7-RTL " "Found design unit 8: alt_fpaddsub_altpriority_encoder_bv7-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 alt_fpaddsub_altpriority_encoder_r08-RTL " "Found design unit 9: alt_fpaddsub_altpriority_encoder_r08-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8-RTL " "Found design unit 10: alt_fpaddsub_altpriority_encoder_rf8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6-RTL " "Found design unit 11: alt_fpaddsub_altpriority_encoder_qb6-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8-RTL " "Found design unit 12: alt_fpaddsub_altpriority_encoder_nh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8-RTL " "Found design unit 13: alt_fpaddsub_altpriority_encoder_qh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8-RTL " "Found design unit 14: alt_fpaddsub_altpriority_encoder_vh8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8-RTL " "Found design unit 15: alt_fpaddsub_altpriority_encoder_fj8-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 alt_fpaddsub_altpriority_encoder_n28-RTL " "Found design unit 16: alt_fpaddsub_altpriority_encoder_n28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 alt_fpaddsub_altpriority_encoder_q28-RTL " "Found design unit 17: alt_fpaddsub_altpriority_encoder_q28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alt_fpaddsub_altpriority_encoder_v28-RTL " "Found design unit 18: alt_fpaddsub_altpriority_encoder_v28-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 alt_fpaddsub_altpriority_encoder_f48-RTL " "Found design unit 19: alt_fpaddsub_altpriority_encoder_f48-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 alt_fpaddsub_altpriority_encoder_e48-RTL " "Found design unit 20: alt_fpaddsub_altpriority_encoder_e48-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o-RTL " "Found design unit 21: alt_fpaddsub_altfp_add_sub_n1o-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 alt_fpaddsub-RTL " "Found design unit 22: alt_fpaddsub-RTL" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4922 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpaddsub_altbarrel_shift_ltd " "Found entity 1: alt_fpaddsub_altbarrel_shift_ltd" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpaddsub_altbarrel_shift_aeb " "Found entity 2: alt_fpaddsub_altbarrel_shift_aeb" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fpaddsub_altpriority_encoder_3e8 " "Found entity 3: alt_fpaddsub_altpriority_encoder_3e8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_fpaddsub_altpriority_encoder_6e8 " "Found entity 4: alt_fpaddsub_altpriority_encoder_6e8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_fpaddsub_altpriority_encoder_be8 " "Found entity 5: alt_fpaddsub_altpriority_encoder_be8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_fpaddsub_altpriority_encoder_3v7 " "Found entity 6: alt_fpaddsub_altpriority_encoder_3v7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_fpaddsub_altpriority_encoder_6v7 " "Found entity 7: alt_fpaddsub_altpriority_encoder_6v7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_fpaddsub_altpriority_encoder_bv7 " "Found entity 8: alt_fpaddsub_altpriority_encoder_bv7" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_fpaddsub_altpriority_encoder_r08 " "Found entity 9: alt_fpaddsub_altpriority_encoder_r08" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_fpaddsub_altpriority_encoder_rf8 " "Found entity 10: alt_fpaddsub_altpriority_encoder_rf8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_fpaddsub_altpriority_encoder_qb6 " "Found entity 11: alt_fpaddsub_altpriority_encoder_qb6" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_fpaddsub_altpriority_encoder_nh8 " "Found entity 12: alt_fpaddsub_altpriority_encoder_nh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_fpaddsub_altpriority_encoder_qh8 " "Found entity 13: alt_fpaddsub_altpriority_encoder_qh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_fpaddsub_altpriority_encoder_vh8 " "Found entity 14: alt_fpaddsub_altpriority_encoder_vh8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_fpaddsub_altpriority_encoder_fj8 " "Found entity 15: alt_fpaddsub_altpriority_encoder_fj8" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_fpaddsub_altpriority_encoder_n28 " "Found entity 16: alt_fpaddsub_altpriority_encoder_n28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_fpaddsub_altpriority_encoder_q28 " "Found entity 17: alt_fpaddsub_altpriority_encoder_q28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_fpaddsub_altpriority_encoder_v28 " "Found entity 18: alt_fpaddsub_altpriority_encoder_v28" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_fpaddsub_altpriority_encoder_f48 " "Found entity 19: alt_fpaddsub_altpriority_encoder_f48" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_fpaddsub_altpriority_encoder_e48 " "Found entity 20: alt_fpaddsub_altpriority_encoder_e48" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_fpaddsub_altfp_add_sub_n1o " "Found entity 21: alt_fpaddsub_altfp_add_sub_n1o" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""} { "Info" "ISGN_ENTITY_NAME" "22 alt_fpaddsub " "Found entity 22: alt_fpaddsub" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpmult-behavioral " "Found design unit 1: fpmult-behavioral" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678012 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpmult " "Found entity 1: fpmult" {  } { { "../common/fpmult/fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678012 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/alt_fpmult.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1542986678091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fpmult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/alt_fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fpmult_altfp_mult_0gr-RTL " "Found design unit 1: alt_fpmult_altfp_mult_0gr-RTL" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678095 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fpmult-RTL " "Found design unit 2: alt_fpmult-RTL" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678095 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fpmult_altfp_mult_0gr " "Found entity 1: alt_fpmult_altfp_mult_0gr" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678095 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fpmult " "Found entity 2: alt_fpmult" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/victorsantos/documents/fpga/projeto/projeto/common/fp2int/fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp2int-behavioral " "Found design unit 1: fp2int-behavioral" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678098 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp2int " "Found entity 1: fp2int" {  } { { "../common/fp2int/fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678098 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd " "Clear box output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/alt_fp2int.vhd is not compatible with the current compile. Used regenerated output file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1542986678156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_fp2int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/alt_fp2int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fp2int_altbarrel_shift_eof-RTL " "Found design unit 1: alt_fp2int_altbarrel_shift_eof-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_fp2int_altfp_convert_04q-RTL " "Found design unit 2: alt_fp2int_altfp_convert_04q-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_fp2int-RTL " "Found design unit 3: alt_fp2int-RTL" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1743 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fp2int_altbarrel_shift_eof " "Found entity 1: alt_fp2int_altbarrel_shift_eof" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_fp2int_altfp_convert_04q " "Found entity 2: alt_fp2int_altfp_convert_04q" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_fp2int " "Found entity 3: alt_fp2int" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pid_controller-behavioral " "Found design unit 1: pid_controller-behavioral" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678164 ""} { "Info" "ISGN_ENTITY_NAME" "1 pid_controller " "Found entity 1: pid_controller" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pid_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pid_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pid_controller-behavioral " "Found design unit 1: tb_pid_controller-behavioral" {  } { { "tb_pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/tb_pid_controller.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678168 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pid_controller " "Found entity 1: tb_pid_controller" {  } { { "tb_pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/tb_pid_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pid_controller " "Elaborating entity \"pid_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542986678423 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_rpm_temp pid_controller.vhd(43) " "Verilog HDL or VHDL warning at pid_controller.vhd(43): object \"current_rpm_temp\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542986678425 "|pid_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_pwm_complement_sig pid_controller.vhd(300) " "Verilog HDL or VHDL warning at pid_controller.vhd(300): object \"en_pwm_complement_sig\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542986678425 "|pid_controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pwm_complement_ovf_sig pid_controller.vhd(330) " "VHDL Signal Declaration warning at pid_controller.vhd(330): used implicit default value for signal \"pwm_complement_ovf_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 330 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1542986678425 "|pid_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoder_count_sig pid_controller.vhd(379) " "Verilog HDL or VHDL warning at pid_controller.vhd(379): object \"encoder_count_sig\" assigned a value but never read" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1542986678425 "|pid_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_inst\"" {  } { { "pid_controller.vhd" "control_unit_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational_unit operational_unit:operational_unit_inst " "Elaborating entity \"operational_unit\" for hierarchy \"operational_unit:operational_unit_inst\"" {  } { { "pid_controller.vhd" "operational_unit_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter " "Elaborating entity \"n_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "encoder_pps_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register operational_unit:operational_unit_inst\|n_register:reg_current_pps " "Elaborating entity \"n_register\" for hierarchy \"operational_unit:operational_unit_inst\|n_register:reg_current_pps\"" {  } { { "../operational_unit/operational_unit.vhd" "reg_current_pps" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2fp operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion " "Elaborating entity \"int2fp\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\"" {  } { { "../operational_unit/operational_unit.vhd" "encoder_pps_conversion" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst " "Elaborating entity \"alt_int2fp\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\"" {  } { { "../common/int2fp/int2fp.vhd" "alt_int2fp_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/int2fp/int2fp.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altfp_convert_hvn operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component " "Elaborating entity \"alt_int2fp_altfp_convert_hvn\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\"" {  } { { "db/alt_int2fp.vhd" "alt_int2fp_altfp_convert_hvn_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altbarrel_shift_fof operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"alt_int2fp_altbarrel_shift_fof\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "db/alt_int2fp.vhd" "altbarrel_shift5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_qb6 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"alt_int2fp_altpriority_encoder_qb6\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_rf8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"alt_int2fp_altpriority_encoder_rf8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_be8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"alt_int2fp_altpriority_encoder_be8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6e8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6e8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3e8 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3e8\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_rf8:altpriority_encoder10\|alt_int2fp_altpriority_encoder_be8:altpriority_encoder11\|alt_int2fp_altpriority_encoder_6e8:altpriority_encoder13\|alt_int2fp_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_r08 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"alt_int2fp_altpriority_encoder_r08\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_bv7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"alt_int2fp_altpriority_encoder_bv7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_6v7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"alt_int2fp_altpriority_encoder_6v7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder19" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_int2fp_altpriority_encoder_3v7 operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"alt_int2fp_altpriority_encoder_3v7\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|alt_int2fp_altpriority_encoder_qb6:altpriority_encoder2\|alt_int2fp_altpriority_encoder_r08:altpriority_encoder9\|alt_int2fp_altpriority_encoder_bv7:altpriority_encoder17\|alt_int2fp_altpriority_encoder_6v7:altpriority_encoder19\|alt_int2fp_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "db/alt_int2fp.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_int2fp.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678583 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ori " "Found entity 1: add_sub_ori" {  } { { "db/add_sub_ori.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_ori.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ori operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated " "Elaborating entity \"add_sub_ori\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_int2fp.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678633 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1364 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dri " "Found entity 1: add_sub_dri" {  } { { "db/add_sub_dri.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_dri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dri operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated " "Elaborating entity \"add_sub_dri\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_int2fp.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678679 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iaj " "Found entity 1: add_sub_iaj" {  } { { "db/add_sub_iaj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_iaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iaj operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated " "Elaborating entity \"add_sub_iaj\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_int2fp.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678729 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1389 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_int2fp.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678736 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqi " "Found entity 1: add_sub_cqi" {  } { { "db/add_sub_cqi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqi operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated " "Elaborating entity \"add_sub_cqi\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "db/alt_int2fp.vhd" "cmpr4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\"" {  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678800 ""}  } { { "db/alt_int2fp.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_int2fp.vhd" 1420 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3rh " "Found entity 1: cmpr_3rh" {  } { { "db/cmpr_3rh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_3rh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986678842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986678842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3rh operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated " "Elaborating entity \"cmpr_3rh\" for hierarchy \"operational_unit:operational_unit_inst\|int2fp:encoder_pps_conversion\|alt_int2fp:alt_int2fp_inst\|alt_int2fp_altfp_convert_hvn:alt_int2fp_altfp_convert_hvn_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpsum operational_unit:operational_unit_inst\|fpsum:pps_difference " "Elaborating entity \"fpsum\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\"" {  } { { "../operational_unit/operational_unit.vhd" "pps_difference" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst " "Elaborating entity \"alt_fpaddsub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\"" {  } { { "../common/fpsum/fpsum.vhd" "alt_fpaddsub_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpsum/fpsum.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altfp_add_sub_n1o operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component " "Elaborating entity \"alt_fpaddsub_altfp_add_sub_n1o\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\"" {  } { { "db/alt_fpaddsub.vhd" "alt_fpaddsub_altfp_add_sub_n1o_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_ltd operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_ltd\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "db/alt_fpaddsub.vhd" "lbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altbarrel_shift_aeb operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"alt_fpaddsub_altbarrel_shift_aeb\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "db/alt_fpaddsub.vhd" "rbarrel_shift" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qb6 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qb6\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "db/alt_fpaddsub.vhd" "leading_zeroes_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_r08 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_r08\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_be8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_be8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder10" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6e8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6e8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder11" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3e8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3e8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_be8:altpriority_encoder10\|alt_fpaddsub_altpriority_encoder_6e8:altpriority_encoder11\|alt_fpaddsub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder13" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_bv7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_bv7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_6v7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_6v7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder15" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_3v7 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_3v7\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_r08:altpriority_encoder7\|alt_fpaddsub_altpriority_encoder_bv7:altpriority_encoder9\|alt_fpaddsub_altpriority_encoder_6v7:altpriority_encoder15\|alt_fpaddsub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder17" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_rf8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_rf8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_qb6:leading_zeroes_cnt\|alt_fpaddsub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_e48 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_e48\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "db/alt_fpaddsub.vhd" "trailing_zeros_cnt" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_fj8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_fj8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder21" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_vh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_vh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder23" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_qh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_qh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder25" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_nh8 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_nh8\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_fj8:altpriority_encoder21\|alt_fpaddsub_altpriority_encoder_vh8:altpriority_encoder23\|alt_fpaddsub_altpriority_encoder_qh8:altpriority_encoder25\|alt_fpaddsub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder27" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_f48 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_f48\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder22" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_v28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_v28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder30" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_q28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_q28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder32" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpaddsub_altpriority_encoder_n28 operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"alt_fpaddsub_altpriority_encoder_n28\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|alt_fpaddsub_altpriority_encoder_e48:trailing_zeros_cnt\|alt_fpaddsub_altpriority_encoder_f48:altpriority_encoder22\|alt_fpaddsub_altpriority_encoder_v28:altpriority_encoder30\|alt_fpaddsub_altpriority_encoder_q28:altpriority_encoder32\|alt_fpaddsub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "db/alt_fpaddsub.vhd" "altpriority_encoder34" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986678965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986678966 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4664 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986678966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75g " "Found entity 1: add_sub_75g" {  } { { "db/add_sub_75g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_75g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_75g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated " "Elaborating entity \"add_sub_75g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679014 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub3" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679020 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_45g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_45g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_45g " "Found entity 1: add_sub_45g" {  } { { "db/add_sub_45g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_45g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_45g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated " "Elaborating entity \"add_sub_45g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679069 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_64g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_64g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64g " "Found entity 1: add_sub_64g" {  } { { "db/add_sub_64g.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_64g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_64g operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated " "Elaborating entity \"add_sub_64g\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679116 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4708 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_2lh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_fpaddsub.vhd" "add_sub6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679164 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679171 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hlj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hlj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hlj " "Found entity 1: add_sub_hlj" {  } { { "db/add_sub_hlj.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_hlj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hlj operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hlj:auto_generated " "Elaborating entity \"add_sub_hlj\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hlj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679219 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4761 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6j " "Found entity 1: add_sub_m6j" {  } { { "db/add_sub_m6j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_m6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6j operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6j:auto_generated " "Elaborating entity \"add_sub_m6j\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_2comp_res_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679272 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "man_add_sub_upper0" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679283 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4820 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679290 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4836 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/alt_fpaddsub.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679296 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4862 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_ckg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ckg operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated " "Elaborating entity \"add_sub_ckg\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679346 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4874 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lsg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lsg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lsg " "Found entity 1: add_sub_lsg" {  } { { "db/add_sub_lsg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_lsg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lsg operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated " "Elaborating entity \"add_sub_lsg\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/alt_fpaddsub.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679396 ""}  } { { "db/alt_fpaddsub.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpaddsub.vhd" 4886 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pjh " "Found entity 1: cmpr_pjh" {  } { { "db/cmpr_pjh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_pjh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pjh operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated " "Elaborating entity \"cmpr_pjh\" for hierarchy \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpmult operational_unit:operational_unit_inst\|fpmult:const_mult " "Elaborating entity \"fpmult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\"" {  } { { "../operational_unit/operational_unit.vhd" "const_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst " "Elaborating entity \"alt_fpmult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\"" {  } { { "../common/fpmult/fpmult.vhd" "alt_fpmult_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fpmult/fpmult.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fpmult_altfp_mult_0gr operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component " "Elaborating entity \"alt_fpmult_altfp_mult_0gr\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\"" {  } { { "db/alt_fpmult.vhd" "alt_fpmult_altfp_mult_0gr_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/alt_fpmult.vhd" "exp_add_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679451 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1353 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_add_adder\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/alt_fpmult.vhd" "exp_adj_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679501 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ug " "Found entity 1: add_sub_4ug" {  } { { "db/add_sub_4ug.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_4ug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ug operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated " "Elaborating entity \"add_sub_4ug\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/alt_fpmult.vhd" "exp_bias_subtr" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679554 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/alt_fpmult.vhd" "man_round_adder" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679606 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1410 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjg " "Found entity 1: add_sub_gjg" {  } { { "db/add_sub_gjg.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_gjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjg operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated " "Elaborating entity \"add_sub_gjg\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "db/alt_fpmult.vhd" "man_product2_mult" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\"" {  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986679711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679712 ""}  } { { "db/alt_fpmult.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fpmult.vhd" 1455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986679712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6ct " "Found entity 1: mult_6ct" {  } { { "db/mult_6ct.v" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/mult_6ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986679762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986679762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6ct operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated " "Elaborating entity \"mult_6ct\" for hierarchy \"operational_unit:operational_unit_inst\|fpmult:const_mult\|alt_fpmult:alt_fpmult_inst\|alt_fpmult_altfp_mult_0gr:alt_fpmult_altfp_mult_0gr_component\|lpm_mult:man_product2_mult\|mult_6ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter operational_unit:operational_unit_inst\|n_trigger_counter:pps_trigger_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_trigger_counter:pps_trigger_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "pps_trigger_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register operational_unit:operational_unit_inst\|n_register:user_rpm_reg " "Elaborating entity \"n_register\" for hierarchy \"operational_unit:operational_unit_inst\|n_register:user_rpm_reg\"" {  } { { "../operational_unit/operational_unit.vhd" "user_rpm_reg" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986679771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_trigger_counter operational_unit:operational_unit_inst\|n_trigger_counter:delay_counter " "Elaborating entity \"n_trigger_counter\" for hierarchy \"operational_unit:operational_unit_inst\|n_trigger_counter:delay_counter\"" {  } { { "../operational_unit/operational_unit.vhd" "delay_counter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp2int operational_unit:operational_unit_inst\|fp2int:pid_converter " "Elaborating entity \"fp2int\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\"" {  } { { "../operational_unit/operational_unit.vhd" "pid_converter" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst " "Elaborating entity \"alt_fp2int\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\"" {  } { { "../common/fp2int/fp2int.vhd" "alt_fp2int_inst" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/fp2int.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altfp_convert_04q operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component " "Elaborating entity \"alt_fp2int_altfp_convert_04q\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\"" {  } { { "db/alt_fp2int.vhd" "alt_fp2int_altfp_convert_04q_component" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_fp2int_altbarrel_shift_eof operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_eof:altbarrel_shift6 " "Elaborating entity \"alt_fp2int_altbarrel_shift_eof\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|alt_fp2int_altbarrel_shift_eof:altbarrel_shift6\"" {  } { { "db/alt_fp2int.vhd" "altbarrel_shift6" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fp2int.vhd" "add_sub4" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680686 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fp2int.vhd" "add_sub5" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680693 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9qi " "Found entity 1: add_sub_9qi" {  } { { "db/add_sub_9qi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_9qi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986680743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986680743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9qi operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_9qi:auto_generated " "Elaborating entity \"add_sub_9qi\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub5\|add_sub_9qi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_fp2int.vhd" "add_sub7" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680752 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1635 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79j " "Found entity 1: add_sub_79j" {  } { { "db/add_sub_79j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_79j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986680803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986680803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_79j operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_79j:auto_generated " "Elaborating entity \"add_sub_79j\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub7\|add_sub_79j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_fp2int.vhd" "add_sub8" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680811 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39j " "Found entity 1: add_sub_39j" {  } { { "db/add_sub_39j.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_39j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986680854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986680854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39j operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_39j:auto_generated " "Elaborating entity \"add_sub_39j\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub8\|add_sub_39j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "db/alt_fp2int.vhd" "add_sub9" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680860 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8qi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8qi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8qi " "Found entity 1: add_sub_8qi" {  } { { "db/add_sub_8qi.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/add_sub_8qi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986680901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986680901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8qi operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_8qi:auto_generated " "Elaborating entity \"add_sub_8qi\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_add_sub:add_sub9\|add_sub_8qi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "db/alt_fp2int.vhd" "cmpr1" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680908 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_65i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_65i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_65i " "Found entity 1: cmpr_65i" {  } { { "db/cmpr_65i.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_65i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986680952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986680952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_65i operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated " "Elaborating entity \"cmpr_65i\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr1\|cmpr_65i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "db/alt_fp2int.vhd" "cmpr2" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986680958 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986680958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sqh " "Found entity 1: cmpr_sqh" {  } { { "db/cmpr_sqh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_sqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986681001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986681001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sqh operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated " "Elaborating entity \"cmpr_sqh\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:cmpr2\|cmpr_sqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "db/alt_fp2int.vhd" "max_shift_compare" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\"" {  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681011 ""}  } { { "db/alt_fp2int.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/alt_fp2int.vhd" 1710 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986681011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rqh " "Found entity 1: cmpr_rqh" {  } { { "db/cmpr_rqh.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_rqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986681056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986681056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rqh operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_rqh:auto_generated " "Elaborating entity \"cmpr_rqh\" for hierarchy \"operational_unit:operational_unit_inst\|fp2int:pid_converter\|alt_fp2int:alt_fp2int_inst\|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component\|lpm_compare:max_shift_compare\|cmpr_rqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n_1 operational_unit:operational_unit_inst\|mux_n_1:boundaries_protection " "Elaborating entity \"mux_n_1\" for hierarchy \"operational_unit:operational_unit_inst\|mux_n_1:boundaries_protection\"" {  } { { "../operational_unit/operational_unit.vhd" "boundaries_protection" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superb_pwm operational_unit:operational_unit_inst\|superb_pwm:pwm_module " "Elaborating entity \"superb_pwm\" for hierarchy \"operational_unit:operational_unit_inst\|superb_pwm:pwm_module\"" {  } { { "../operational_unit/operational_unit.vhd" "pwm_module" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/operational_unit/operational_unit.vhd" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986681061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542986684266 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_kd_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:kd_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:ki_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:current_error_diff\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"operational_unit:operational_unit_inst\|fpsum:pps_difference\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687441 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542986687441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986687502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"operational_unit:operational_unit_inst\|fpsum:ki_kd_kp_sum\|alt_fpaddsub:alt_fpaddsub_inst\|alt_fpaddsub_altfp_add_sub_n1o:alt_fpaddsub_altfp_add_sub_n1o_component\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986687503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986687503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986687503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542986687503 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542986687503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/shift_taps_8uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986687547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986687547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fc1 " "Found entity 1: altsyncram_9fc1" {  } { { "db/altsyncram_9fc1.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/altsyncram_9fc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986687593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986687593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986687636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986687636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986687677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986687677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542986687723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542986687723 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[6\] GND " "Pin \"state_debug\[6\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|state_debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_debug\[7\] GND " "Pin \"state_debug\[7\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|state_debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[8\] GND " "Pin \"operational_error_encoder\[8\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[9\] GND " "Pin \"operational_error_encoder\[9\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[10\] GND " "Pin \"operational_error_encoder\[10\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[11\] GND " "Pin \"operational_error_encoder\[11\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[12\] GND " "Pin \"operational_error_encoder\[12\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[13\] GND " "Pin \"operational_error_encoder\[13\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[14\] GND " "Pin \"operational_error_encoder\[14\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_encoder\[15\] GND " "Pin \"operational_error_encoder\[15\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_encoder[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[28\] GND " "Pin \"operational_error_pid\[28\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_pid[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[29\] GND " "Pin \"operational_error_pid\[29\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_pid[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[30\] GND " "Pin \"operational_error_pid\[30\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_pid[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operational_error_pid\[31\] GND " "Pin \"operational_error_pid\[31\]\" is stuck at GND" {  } { { "pid_controller.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/pid_controller.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542986691953 "|pid_controller|operational_error_pid[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542986691953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542986694830 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542986696003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542986696003 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6519 " "Implemented 6519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542986696673 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542986696673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6332 " "Implemented 6332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542986696673 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542986696673 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1542986696673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542986696673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542986696789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 13:24:56 2018 " "Processing ended: Fri Nov 23 13:24:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542986696789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542986696789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542986696789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542986696789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542986699144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542986699150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 13:24:58 2018 " "Processing started: Fri Nov 23 13:24:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542986699150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542986699150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542986699150 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542986699274 ""}
{ "Info" "0" "" "Project  = pid_controller" {  } {  } 0 0 "Project  = pid_controller" 0 0 "Fitter" 0 0 1542986699275 ""}
{ "Info" "0" "" "Revision = pid_controller" {  } {  } 0 0 "Revision = pid_controller" 0 0 "Fitter" 0 0 1542986699276 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542986699513 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pid_controller 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"pid_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542986699571 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542986699621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542986699621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542986700212 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542986700234 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542986700497 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542986700622 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "88 111 " "No exact pin location assignment(s) for 88 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1542986700946 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1542986712956 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver encoder_in~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver encoder_in~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad encoder_in PIN_AG20 " "Refclk input I/O pad encoder_in is placed onto PIN_AG20" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1542986713292 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1542986713292 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1542986713292 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3963 global CLKCTRL_G6 " "clk~inputCLKENA0 with 3963 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1542986713293 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542986713293 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 3763 global CLKCTRL_G10 " "rst~inputCLKENA0 with 3763 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1542986713294 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "encoder_in~inputCLKENA0 32 global CLKCTRL_G7 " "encoder_in~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1542986713294 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1542986713294 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1542986713294 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986713477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542986713539 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542986713550 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542986713578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542986713601 ""}
{ "Info" "ISTA_SDC_FOUND" "pid_controller.sdc " "Reading SDC File: 'pid_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1542986715093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1542986715149 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[31\] encoder_in " "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[31\] is being clocked by encoder_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1542986715184 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1542986715184 "|pid_controller|encoder_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542986715249 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1542986715251 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542986715252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542986715252 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1542986715252 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542986715252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542986715355 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542986715366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542986716089 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "312 DSP block " "Packed 312 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1542986716100 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "28 " "Created 28 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1542986716100 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542986716100 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986716466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542986730241 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1542986731766 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986747090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542986754684 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542986757222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986757222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542986760300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542986774280 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542986774280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986776790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542986776793 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1542986776793 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542986776793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.99 " "Total time spent on timing analysis during the Fitter is 7.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542986784436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542986784662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542986792200 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542986792339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542986801414 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542986812912 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/output_files/pid_controller.fit.smsg " "Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/output_files/pid_controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542986814053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6250 " "Peak virtual memory: 6250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542986816374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 13:26:56 2018 " "Processing ended: Fri Nov 23 13:26:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542986816374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542986816374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542986816374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542986816374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542986818656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542986818661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 13:26:58 2018 " "Processing started: Fri Nov 23 13:26:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542986818661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542986818661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542986818661 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542986827702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542986830878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 13:27:10 2018 " "Processing ended: Fri Nov 23 13:27:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542986830878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542986830878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542986830878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542986830878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542986831629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542986833258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542986833265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 13:27:12 2018 " "Processing started: Fri Nov 23 13:27:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542986833265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542986833265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pid_controller -c pid_controller " "Command: quartus_sta pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542986833265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1542986833394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542986834506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542986834553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542986834553 ""}
{ "Info" "ISTA_SDC_FOUND" "pid_controller.sdc " "Reading SDC File: 'pid_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1542986836331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1542986836384 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] encoder_in " "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] is being clocked by encoder_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1542986836414 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1542986836414 "|pid_controller|encoder_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836451 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542986836453 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Quartus II" 0 0 1542986836472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.298 " "Worst-case setup slack is 7.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.298               0.000 CLOCK_50  " "    7.298               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986836843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLOCK_50  " "    0.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986836922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.611 " "Worst-case recovery slack is 17.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.611               0.000 CLOCK_50  " "   17.611               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986836937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.453 " "Worst-case removal slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLOCK_50  " "    0.453               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986836953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.864 " "Worst-case minimum pulse width slack is 8.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.864               0.000 CLOCK_50  " "    8.864               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986836958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986836958 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Quartus II" 0 0 1542986837048 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542986837104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542986846897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] encoder_in " "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] is being clocked by encoder_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1542986847365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1542986847365 "|pid_controller|encoder_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.326 " "Worst-case setup slack is 7.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.326               0.000 CLOCK_50  " "    7.326               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986847597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLOCK_50  " "    0.173               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986847669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.766 " "Worst-case recovery slack is 17.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.766               0.000 CLOCK_50  " "   17.766               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986847684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986847698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.822 " "Worst-case minimum pulse width slack is 8.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.822               0.000 CLOCK_50  " "    8.822               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986847704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986847704 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Quartus II" 0 0 1542986847754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1542986848096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1542986856308 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] encoder_in " "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] is being clocked by encoder_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1542986856681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1542986856681 "|pid_controller|encoder_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.459 " "Worst-case setup slack is 13.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.459               0.000 CLOCK_50  " "   13.459               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986856767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986856848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.628 " "Worst-case recovery slack is 18.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.628               0.000 CLOCK_50  " "   18.628               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986856864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.197 " "Worst-case removal slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 CLOCK_50  " "    0.197               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986856880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.514 " "Worst-case minimum pulse width slack is 8.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.514               0.000 CLOCK_50  " "    8.514               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986856885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986856885 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Quartus II" 0 0 1542986856934 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] encoder_in " "Register operational_unit:operational_unit_inst\|n_counter:encoder_pps_counter\|current_counter\[11\] is being clocked by encoder_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1542986857856 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1542986857856 "|pid_controller|encoder_in"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1542986857867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.340 " "Worst-case setup slack is 14.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986857957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.340               0.000 CLOCK_50  " "   14.340               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986857957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986857957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.066 " "Worst-case hold slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 CLOCK_50  " "    0.066               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986858034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.830 " "Worst-case recovery slack is 18.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.830               0.000 CLOCK_50  " "   18.830               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986858049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.123 " "Worst-case removal slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLOCK_50  " "    0.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986858065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.442 " "Worst-case minimum pulse width slack is 8.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.442               0.000 CLOCK_50  " "    8.442               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542986858071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542986858071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542986860569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542986860579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5362 " "Peak virtual memory: 5362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542986860768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 13:27:40 2018 " "Processing ended: Fri Nov 23 13:27:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542986860768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542986860768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542986860768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542986860768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542986863005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542986863011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 13:27:42 2018 " "Processing started: Fri Nov 23 13:27:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542986863011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542986863011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pid_controller -c pid_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542986863011 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1542986864579 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pid_controller.vho C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/simulation/modelsim/ simulation " "Generated file pid_controller.vho in folder \"C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/pid_controller/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542986866244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542986866395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 13:27:46 2018 " "Processing ended: Fri Nov 23 13:27:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542986866395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542986866395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542986866395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542986866395 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542986867079 ""}
