<!DOCTYPE html> <html lang="en-US"> <head> <meta charset="UTF-8"> <meta http-equiv="X-UA-Compatible" content="IE=Edge"> <link rel="stylesheet" href="/supercomputing-for-ai-book/assets/css/just-the-docs-default.css"> <link rel="stylesheet" href="/supercomputing-for-ai-book/assets/css/just-the-docs-head-nav.css" id="jtd-head-nav-stylesheet"> <style id="jtd-nav-activation"> .site-nav > ul.nav-list:first-child > li > a, .site-nav > ul.nav-list:first-child > li > ul > li:not(:nth-child(1)) > a, .site-nav > ul.nav-list:first-child > li > ul > li > ul > li a { background-image: none; } .site-nav > ul.nav-list:not(:first-child) a, .site-nav li.external a { background-image: none; } .site-nav > ul.nav-list:first-child > li:nth-child(8) > ul > li:nth-child(1) > a { font-weight: 600; text-decoration: none; }.site-nav > ul.nav-list:first-child > li:nth-child(8) > button svg, .site-nav > ul.nav-list:first-child > li:nth-child(8) > ul > li:nth-child(1) > button svg { transform: rotate(-90deg); }.site-nav > ul.nav-list:first-child > li.nav-list-item:nth-child(8) > ul.nav-list, .site-nav > ul.nav-list:first-child > li.nav-list-item:nth-child(8) > ul.nav-list > li.nav-list-item:nth-child(1) > ul.nav-list { display: block; } </style> <script src="/supercomputing-for-ai-book/assets/js/vendor/lunr.min.js"></script> <script src="/supercomputing-for-ai-book/assets/js/just-the-docs.js"></script> <meta name="viewport" content="width=device-width, initial-scale=1"> <link rel="icon" href="/supercomputing-for-ai-book/favicon.ico" type="image/x-icon"> <!-- Begin Jekyll SEO tag v2.8.0 --> <title>Exploring Optimization and Scaling of LLMs | Supercomputing for AI</title> <meta name="generator" content="Jekyll v4.4.1" /> <meta property="og:title" content="Exploring Optimization and Scaling of LLMs" /> <meta name="author" content="Jordi Torres" /> <meta property="og:locale" content="en_US" /> <meta name="description" content="Foundations, Architectures, and Scaling Deep Learning Workloads" /> <meta property="og:description" content="Foundations, Architectures, and Scaling Deep Learning Workloads" /> <link rel="canonical" href="http://localhost:4000/supercomputing-for-ai-book/ch15.html" /> <meta property="og:url" content="http://localhost:4000/supercomputing-for-ai-book/ch15.html" /> <meta property="og:site_name" content="Supercomputing for AI" /> <meta property="og:type" content="website" /> <meta name="twitter:card" content="summary" /> <meta property="twitter:title" content="Exploring Optimization and Scaling of LLMs" /> <script type="application/ld+json"> {"@context":"https://schema.org","@type":"WebPage","author":{"@type":"Person","name":"Jordi Torres"},"description":"Foundations, Architectures, and Scaling Deep Learning Workloads","headline":"Exploring Optimization and Scaling of LLMs","publisher":{"@type":"Organization","logo":{"@type":"ImageObject","url":"http://localhost:4000/supercomputing-for-ai-book/images/Supercomputing_for_AI_BookCover.jpg"},"name":"Jordi Torres"},"url":"http://localhost:4000/supercomputing-for-ai-book/ch15.html"}</script> <!-- End Jekyll SEO tag --> <style> /* 1. Agrandar la Portada (Logo) */ .site-brand img { max-height: none !important; width: 100% !important; max-width: 200px !important; margin-bottom: 5px; box-shadow: 0 4px 8px rgba(0,0,0,0.1); } /* Ocultar el título de texto de la barra lateral (ya sale en la foto) */ .site-brand .site-title { display: none; } /* 2. Ajustar títulos H4 del contenido */ .main-content h4 { font-size: 1.1em; font-weight: bold; color: #505050; margin-top: 20px; } /* 3. Ajustar imágenes del contenido */ .main-content img { display: block; margin: 0 auto; max-width: 100%; } </style> <script> document.addEventListener("DOMContentLoaded", function() { // Definimos el texto que quieres mostrar var textoReferencia = ` <div style="font-size:0.85em; color:#333; line-height:1.4; margin-bottom:20px;"> <br> <b>Reference:</b><br> Jordi Torres, <i>Supercomputing for Artificial Intelligence</i>, WATCH THIS SPACE Book Series, 2025.<br> <span style="font-size:0.9em; color:#666;">ISBN 979-831932835-9</span> <br><br> <a href="https://www.amazon.com/dp/B0DJCMK8W1" target="_blank" style="text-decoration:underline; color:#0366d6;">Buy on Amazon</a> </div> `; // Buscamos la zona del logo e inyectamos el texto justo después var logoArea = document.querySelector('.site-brand'); if(logoArea) { logoArea.insertAdjacentHTML('beforeend', textoReferencia); } }); </script> </head> <body> <a class="skip-to-main" href="#main-content">Skip to main content</a> <svg xmlns="http://www.w3.org/2000/svg" class="d-none"> <symbol id="svg-link" viewBox="0 0 24 24"> <title>Link</title> <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-link"> <path d="M10 13a5 5 0 0 0 7.54.54l3-3a5 5 0 0 0-7.07-7.07l-1.72 1.71"></path><path d="M14 11a5 5 0 0 0-7.54-.54l-3 3a5 5 0 0 0 7.07 7.07l1.71-1.71"></path> </svg> </symbol> <symbol id="svg-menu" viewBox="0 0 24 24"> <title>Menu</title> <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-menu"> <line x1="3" y1="12" x2="21" y2="12"></line><line x1="3" y1="6" x2="21" y2="6"></line><line x1="3" y1="18" x2="21" y2="18"></line> </svg> </symbol> <symbol id="svg-arrow-right" viewBox="0 0 24 24"> <title>Expand</title> <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-chevron-right"> <polyline points="9 18 15 12 9 6"></polyline> </svg> </symbol> <!-- Feather. MIT License: https://github.com/feathericons/feather/blob/master/LICENSE --> <symbol id="svg-external-link" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-external-link"> <title id="svg-external-link-title">(external link)</title> <path d="M18 13v6a2 2 0 0 1-2 2H5a2 2 0 0 1-2-2V8a2 2 0 0 1 2-2h6"></path><polyline points="15 3 21 3 21 9"></polyline><line x1="10" y1="14" x2="21" y2="3"></line> </symbol> <symbol id="svg-doc" viewBox="0 0 24 24"> <title>Document</title> <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file"> <path d="M13 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V9z"></path><polyline points="13 2 13 9 20 9"></polyline> </svg> </symbol> <symbol id="svg-search" viewBox="0 0 24 24"> <title>Search</title> <svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-search"> <circle cx="11" cy="11" r="8"></circle><line x1="21" y1="21" x2="16.65" y2="16.65"></line> </svg> </symbol> <!-- Bootstrap Icons. MIT License: https://github.com/twbs/icons/blob/main/LICENSE.md --> <symbol id="svg-copy" viewBox="0 0 16 16"> <title>Copy</title> <svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" class="bi bi-clipboard" viewBox="0 0 16 16"> <path d="M4 1.5H3a2 2 0 0 0-2 2V14a2 2 0 0 0 2 2h10a2 2 0 0 0 2-2V3.5a2 2 0 0 0-2-2h-1v1h1a1 1 0 0 1 1 1V14a1 1 0 0 1-1 1H3a1 1 0 0 1-1-1V3.5a1 1 0 0 1 1-1h1v-1z"/> <path d="M9.5 1a.5.5 0 0 1 .5.5v1a.5.5 0 0 1-.5.5h-3a.5.5 0 0 1-.5-.5v-1a.5.5 0 0 1 .5-.5h3zm-3-1A1.5 1.5 0 0 0 5 1.5v1A1.5 1.5 0 0 0 6.5 4h3A1.5 1.5 0 0 0 11 2.5v-1A1.5 1.5 0 0 0 9.5 0h-3z"/> </svg> </symbol> <symbol id="svg-copied" viewBox="0 0 16 16"> <title>Copied</title> <svg xmlns="http://www.w3.org/2000/svg" width="16" height="16" fill="currentColor" class="bi bi-clipboard-check-fill" viewBox="0 0 16 16"> <path d="M6.5 0A1.5 1.5 0 0 0 5 1.5v1A1.5 1.5 0 0 0 6.5 4h3A1.5 1.5 0 0 0 11 2.5v-1A1.5 1.5 0 0 0 9.5 0h-3Zm3 1a.5.5 0 0 1 .5.5v1a.5.5 0 0 1-.5.5h-3a.5.5 0 0 1-.5-.5v-1a.5.5 0 0 1 .5-.5h3Z"/> <path d="M4 1.5H3a2 2 0 0 0-2 2V14a2 2 0 0 0 2 2h10a2 2 0 0 0 2-2V3.5a2 2 0 0 0-2-2h-1v1A2.5 2.5 0 0 1 9.5 5h-3A2.5 2.5 0 0 1 4 2.5v-1Zm6.854 7.354-3 3a.5.5 0 0 1-.708 0l-1.5-1.5a.5.5 0 0 1 .708-.708L7.5 10.793l2.646-2.647a.5.5 0 0 1 .708.708Z"/> </svg> </symbol> </svg> <header class="side-bar"> <div class="site-header"> <a href="/supercomputing-for-ai-book/" class="site-title lh-tight"> <div class="site-logo" role="img" aria-label="Supercomputing for AI"></div> </a> <button id="menu-button" class="site-button btn-reset" aria-label="Menu" aria-expanded="false"> <svg viewBox="0 0 24 24" class="icon" aria-hidden="true"><use xlink:href="#svg-menu"></use></svg> </button> </div> <nav aria-label="Main" id="site-nav" class="site-nav"> <ul class="nav-list"><li class="nav-list-item"><a href="/supercomputing-for-ai-book/" class="nav-list-link">Home</a></li><li class="nav-list-item"><button class="nav-list-expander btn-reset" aria-label="Context and Reader’s Guide submenu" aria-expanded="false"> <svg viewBox="0 0 24 24" aria-hidden="true"><use xlink:href="#svg-arrow-right"></use></svg> </button><a href="/supercomputing-for-ai-book/000_Part_context.html" class="nav-list-link">Context and Reader’s Guide</a><ul class="nav-list"><li class="nav-list-item"><a href="/supercomputing-for-ai-book/001_content.html" class="nav-list-link">Book overview and Table of Contents (PDF)</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/002_preface.html" class="nav-list-link">Preface</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/003_how_to_use.html" class="nav-list-link">How to Use This Book</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/004_FourAxis.html" class="nav-list-link">The Four Axes of the Book</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/005_Foundational-Performance-Principles.html" class="nav-list-link">Foundational Performance Principles</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/006_Technologies.html" class="nav-list-link">Technologies and Navigation aids</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/007_EditorialNotes.html" class="nav-list-link">Editorial Notes</a></li></ul></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/010_acknowledgments.html" class="nav-list-link">Acknowledgments</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/100_Part_I.html" class="nav-list-link">Part I — The Infrastructure Layer</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/200_Part_II.html" class="nav-list-link">Part II — The Parallel Execution Layer</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/300_Part_III.html" class="nav-list-link">Part III — The Intelligence Abstraction Layer</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/400_Part_IV.html" class="nav-list-link">Part IV — The Scalability Layer</a></li><li class="nav-list-item"><button class="nav-list-expander btn-reset" aria-label="Part V — The Language Abstraction Layer submenu" aria-expanded="false"> <svg viewBox="0 0 24 24" aria-hidden="true"><use xlink:href="#svg-arrow-right"></use></svg> </button><a href="/supercomputing-for-ai-book/500_Part_V.html" class="nav-list-link">Part V — The Language Abstraction Layer</a><ul class="nav-list"><li class="nav-list-item"><a href="/supercomputing-for-ai-book/ch15.html" class="nav-list-link">15. Exploring Optimization and Scaling of LLMs</a></li></ul></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/600_Beyond_the_Layers.html" class="nav-list-link">Beyond the Layers</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/700_Epilogue.html" class="nav-list-link">Epilogue</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/800_Appendices.html" class="nav-list-link">Appendices</a></li><li class="nav-list-item"><a href="/supercomputing-for-ai-book/900_colophon.html" class="nav-list-link">Colophon</a></li></ul> </nav> <div class="d-md-block d-none site-footer"> This site uses <a href="https://github.com/just-the-docs/just-the-docs">Just the Docs</a>, a documentation theme for Jekyll. </div> </header> <div class="main" id="top"> <div id="main-header" class="main-header"> <div class="search" role="search"> <div class="search-input-wrap"> <input type="text" id="search-input" class="search-input" tabindex="0" placeholder="Search Supercomputing for AI" autocomplete="off"> <label for="search-input" class="search-label"> <span class="sr-only">Search Supercomputing for AI</span> <svg viewBox="0 0 24 24" class="search-icon" aria-hidden="true"><use xlink:href="#svg-search"></use></svg> </label> </div> <div id="search-results" class="search-results"></div> </div> </div> <div class="main-content-wrap"> <nav aria-label="Breadcrumb" class="breadcrumb-nav"> <ol class="breadcrumb-nav-list"> <li class="breadcrumb-nav-list-item"><a href="/supercomputing-for-ai-book/500_Part_V.html">Part V — The Language Abstraction Layer</a></li> <li class="breadcrumb-nav-list-item"><span>15. Exploring Optimization and Scaling of LLMs</span></li> </ol> </nav> <div id="main-content" class="main-content"> <main> <h1 id="15-exploring-optimization-and-scaling-of-large-language-models"> <a href="#15-exploring-optimization-and-scaling-of-large-language-models" class="anchor-heading" aria-labelledby="15-exploring-optimization-and-scaling-of-large-language-models"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> 15. Exploring Optimization and Scaling of Large Language Models </h1> <ul id="markdown-toc"> <li><a href="#15-exploring-optimization-and-scaling-of-large-language-models" id="markdown-toc-15-exploring-optimization-and-scaling-of-large-language-models">15. Exploring Optimization and Scaling of Large Language Models</a> <ul> <li><a href="#how-to-read-this-chapter" id="markdown-toc-how-to-read-this-chapter">How to Read This Chapter</a></li> <li><a href="#foundational-performance-principles" id="markdown-toc-foundational-performance-principles">Foundational Performance Principles</a> <ul> <li><a href="#1-amortization-of-overheads-operational" id="markdown-toc-1-amortization-of-overheads-operational">#1: Amortization of Overheads (Operational)</a></li> <li><a href="#2-hardwaresoftware-co-design-matters-architectural" id="markdown-toc-2-hardwaresoftware-co-design-matters-architectural">#2: Hardware–Software Co-Design Matters (Architectural)</a></li> <li><a href="#3-balanced-pipelines-systemic" id="markdown-toc-3-balanced-pipelines-systemic">#3: Balanced Pipelines (Systemic)</a></li> <li><a href="#4-scale-must-serve-purpose-decisional" id="markdown-toc-4-scale-must-serve-purpose-decisional">#4: Scale Must Serve Purpose (Decisional)</a></li> </ul> </li> <li><a href="#case-study-and-code" id="markdown-toc-case-study-and-code">Case Study and Code</a> <ul> <li><a href="#llama-32-1b-and-opt-13b-models" id="markdown-toc-llama-32-1b-and-opt-13b-models">LLaMA 3.2 1B and OPT 1.3B Models</a></li> <li><a href="#synthetic-data" id="markdown-toc-synthetic-data">Synthetic Data</a></li> <li><a href="#baseline-training-script" id="markdown-toc-baseline-training-script">Baseline Training Script</a></li> <li><a href="#performance-metrics-measuring-training-efficiency" id="markdown-toc-performance-metrics-measuring-training-efficiency">Performance Metrics: Measuring Training Efficiency</a></li> <li><a href="#slurm-job-submission-script" id="markdown-toc-slurm-job-submission-script">SLURM Job Submission Script</a></li> <li><a href="#running-the-baseline-experiment" id="markdown-toc-running-the-baseline-experiment">Running the Baseline Experiment</a></li> </ul> </li> <li><a href="#efficient-training-on-a-single-gpu" id="markdown-toc-efficient-training-on-a-single-gpu">Efficient Training on a Single GPU</a> <ul> <li><a href="#batch-size-scaling" id="markdown-toc-batch-size-scaling">Batch Size Scaling</a></li> <li><a href="#enhancing-training-efficiency-with-mixed-precision" id="markdown-toc-enhancing-training-efficiency-with-mixed-precision">Enhancing Training Efficiency with Mixed Precision</a></li> <li><a href="#fine-tuning-model-precision" id="markdown-toc-fine-tuning-model-precision">Fine-Tuning Model Precision</a></li> <li><a href="#enhancing-attention-mechanisms" id="markdown-toc-enhancing-attention-mechanisms">Enhancing Attention Mechanisms</a></li> <li><a href="#accelerating-training-with-triton-and-liger-kernels" id="markdown-toc-accelerating-training-with-triton-and-liger-kernels">Accelerating Training with Triton and Liger Kernels</a> <ul> <li><a href="#final-remarks" id="markdown-toc-final-remarks">Final Remarks</a></li> </ul> </li> </ul> </li> <li><a href="#scaling-up-distributed-training-across-multiple-gpus" id="markdown-toc-scaling-up-distributed-training-across-multiple-gpus">Scaling Up: Distributed Training Across Multiple GPUs</a> <ul> <li><a href="#experimental-setup" id="markdown-toc-experimental-setup">Experimental Setup</a></li> <li><a href="#scaling-results" id="markdown-toc-scaling-results">Scaling Results</a></li> </ul> </li> <li><a href="#cost-efficient-optimization-performance-per-euro" id="markdown-toc-cost-efficient-optimization-performance-per-euro">Cost-Efficient Optimization: Performance per Euro</a></li> <li><a href="#key-takeaways-from-chapter-15" id="markdown-toc-key-takeaways-from-chapter-15">Key Takeaways from Chapter 15</a></li> </ul> </li> </ul> <p>In this chapter, we move from optimizing individual training runs to making cost–performance decisions for large-scale models.</p> <p>Large Language Models represent one of the most demanding workloads ever deployed on modern computing systems. Their training pushes hardware, software stacks, and system architectures to their limits—not only in terms of raw computational throughput, but also in memory capacity, communication efficiency, energy consumption, and economic cost.</p> <p>In the previous chapters, we established the foundations required to understand how large-scale training is executed on supercomputing platforms: GPU architectures, parallel execution models, deep learning frameworks, and distributed runtimes. In this chapter, we bring all those elements together and focus on a central question:</p> <blockquote> <p><em>How should an HPC practitioner reason about the optimization and scaling of LLM training workloads?</em></p> </blockquote> <p>Rather than presenting optimization as a checklist of techniques, this chapter adopts a system-centric perspective. Each experiment is designed to reveal <em>why</em> a given optimization helps, <em>when</em> its benefits diminish, and <em>what trade-offs</em> it introduces.</p> <p>Although the chapter follows a practical and experimental approach, the optimizations explored are not arbitrary. They are implicitly guided by a small set of recurring ideas about how performance behaves in large-scale training systems. In this chapter, these ideas are made explicit in the form of a set of Foundational Performance Principles, which will be used as informal conceptual references throughout the experimental analysis.</p> <p>Importantly, the goal of this chapter is not to maximize absolute performance at all costs. In real production and research environments, optimization decisions are constrained by hardware availability, budget, development effort, and operational complexity. Consequently, this chapter emphasizes <em>decision-making</em> over raw benchmarking, encouraging the reader to interpret results critically rather than mechanically applying every possible optimization.</p> <p>To keep the focus on systems behavior rather than model accuracy, all experiments are conducted using a fixed model configuration and synthetic data. This controlled setup allows us to isolate the impact of architectural choices, numerical precision, kernel implementations, and parallel execution strategies—making the observed performance trends easier to interpret and generalize.</p> <p>By the end of this chapter, the reader should not only be familiar with a set of concrete optimization techniques, but also be able to reason about <em>which optimizations make sense for a given context</em>, <em>when scaling is justified</em>, and <em>how performance, efficiency, and cost interact in large-scale LLM training</em>.</p> <h4 id="how-to-read-this-chapter"> <a href="#how-to-read-this-chapter" class="anchor-heading" aria-labelledby="how-to-read-this-chapter"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> How to Read This Chapter </h4> <p>This chapter is structured as a progressive exploration of optimization and scaling decisions, rather than as a linear recipe to be followed blindly. Each section builds upon the previous one, revealing how performance bottlenecks shift as the system configuration evolves.</p> <p>Readers are encouraged to focus not only on the numerical results, but on the <em>trends</em> and <em>breakpoints</em> observed in each experiment. In several cases, an optimization that delivers clear benefits in one configuration provides diminishing or negligible returns in another. These transitions are intentional and reflect real-world system behavior.</p> <p>While the experiments are executed on a specific supercomputing platform, the underlying principles are broadly applicable. The objective is not to replicate identical performance numbers on other systems, but to acquire a transferable mental model for optimizing and scaling LLM workloads in diverse HPC environments.</p> <h2 id="foundational-performance-principles"> <a href="#foundational-performance-principles" class="anchor-heading" aria-labelledby="foundational-performance-principles"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Foundational Performance Principles </h2> <p>Throughout this book, a set of recurring ideas has been progressively introduced to explain how performance emerges in high performance computing systems and, more recently, in large-scale deep learning workloads. In earlier chapters, these ideas appeared in different contexts—GPU execution, distributed training, memory behavior, and pipeline analysis—each time addressing a specific aspect of system behavior. In this chapter, they are brought together explicitly as a unified conceptual framework.</p> <p>These ideas are referred to as Foundational Performance Principles. They describe structural regularities that consistently appear when training deep learning models at scale and provide a common language for reasoning about performance phenomena that are often treated in an ad hoc or fragmented manner in practice.</p> <p>Importantly, these principles are not intended to form a hierarchy, nor to be applied in a fixed or sequential order. None of them supersedes or invalidates the others. Instead, they capture different but complementary constraints that shape performance in large-scale training systems. Depending on the workload, hardware, and execution context, different principles may become more visible or more limiting, but all remain simultaneously active.</p> <p>These principles should also not be interpreted as optimization recipes or as a prescriptive methodology. Their purpose is different. They aim to capture fundamental constraints that govern the behavior of large-scale training systems, independently of the specific frameworks, libraries, or hardware generations used at any given time.</p> <p>A key characteristic of these principles is that they do not depend on a particular GPU architecture or deep learning framework. Instead, they arise from fundamental limitations related to data movement, communication, memory usage, and computational cost. As a result, while optimization techniques evolve rapidly—new kernels, new parallelization strategies, or new runtimes—the principles that justify them remain largely stable.</p> <p>In this book, the Foundational Performance Principles are organized into four complementary categories, each reflecting a different level of reasoning about system behavior.</p> <h4 id="1-amortization-of-overheads-operational"> <a href="#1-amortization-of-overheads-operational" class="anchor-heading" aria-labelledby="1-amortization-of-overheads-operational"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> #1: Amortization of Overheads (Operational) </h4> <p>Any training system incurs fixed and recurring costs, such as initialization, synchronization, kernel launches, or control overheads. Performance depends on how effectively these costs are amortized relative to useful computation. Increasing batch size, increasing work per iteration, or running for sufficient duration are common mechanisms through which overheads become negligible in steady-state execution.</p> <h4 id="2-hardwaresoftware-co-design-matters-architectural"> <a href="#2-hardwaresoftware-co-design-matters-architectural" class="anchor-heading" aria-labelledby="2-hardwaresoftware-co-design-matters-architectural"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> #2: Hardware–Software Co-Design Matters (Architectural) </h4> <p>Training performance is strongly influenced by the alignment between software behavior and hardware characteristics, including compute units, memory hierarchies, interconnects, and specialized execution units. While overhead amortization, pipeline balance, and scaling efficiency are often evaluated through metrics such as throughput and utilization, hardware–software co-design explains why those metrics can approach—or remain far from—their theoretical limits. In this sense, co-design acts as an enabling principle: it defines the performance envelope within which the other principles operate.</p> <h4 id="3-balanced-pipelines-systemic"> <a href="#3-balanced-pipelines-systemic" class="anchor-heading" aria-labelledby="3-balanced-pipelines-systemic"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> #3: Balanced Pipelines (Systemic) </h4> <p>End-to-end training performance emerges from the interaction of multiple pipeline stages, spanning data access, preprocessing, memory movement, computation, and coordination. A single dominant bottleneck is sufficient to limit overall system throughput, regardless of optimizations applied elsewhere. While both overhead amortization and pipeline balance address underutilization, they operate at different conceptual levels: the former focuses on reducing the relative cost of fixed expenses, whereas the latter ensures that no continuously active stage throttles sustained throughput.</p> <h4 id="4-scale-must-serve-purpose-decisional"> <a href="#4-scale-must-serve-purpose-decisional" class="anchor-heading" aria-labelledby="4-scale-must-serve-purpose-decisional"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> #4: Scale Must Serve Purpose (Decisional) </h4> <p>Scaling is not an objective in itself. Increasing the number of resources only makes sense in relation to an explicit goal, such as reducing time-to-solution, meeting a deadline, maximizing throughput, or optimizing cost or energy efficiency. This principle should be understood as decisional rather than technical. It does not replace the other principles, nor does it resolve performance limitations by itself. Instead, it provides the context in which the outcomes revealed by overhead amortization, pipeline balance, and hardware–software co-design are interpreted and acted upon.</p> <p>Taken together, these four principles form a coherent mental framework. Operational principles explain how performance is achieved, architectural principles explain its limits, systemic principles explain its stability under load, and decisional principles explain how performance should be evaluated and used in practice.</p> <p>In the remainder of this chapter, these principles are used informally as guiding ideas while exploring a sequence of optimization and scaling steps for training a large language model. The focus remains on observing system behavior, interpreting measurements, and understanding trade-offs, rather than on applying a formal or prescriptive optimization procedure.</p> <h2 id="case-study-and-code"> <a href="#case-study-and-code" class="anchor-heading" aria-labelledby="case-study-and-code"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Case Study and Code </h2> <p>This chapter is built around a single, controlled case study designed to expose the dominant performance behaviors encountered when training Large Language Models on modern supercomputing platforms. Rather than continuously changing models, datasets, or training objectives, we deliberately fix these elements to isolate the impact of system-level optimization decisions.</p> <p>The selected models—LLaMA 3.2 and OPT—are representative of contemporary transformer-based architectures, while remaining tractable for systematic experimentation. To further simplify analysis, all experiments rely on synthetic data. This choice removes variability introduced by data loading, preprocessing, or I/O bottlenecks, allowing us to focus exclusively on computation, memory usage, and communication behavior.</p> <p>It is important to emphasize that the purpose of this baseline configuration is <em>not</em> to achieve state-of-the-art accuracy or training efficiency. Instead, it serves as a diagnostic reference point. By starting from a simple, unoptimized setup, we can clearly observe how each subsequent optimization affects system behavior—and when its benefits begin to saturate.</p> <p>From a performance perspective, this baseline configuration should be understood as an intentionally low-inertia operating point. Fixed overheads, memory pressure, and synchronization costs are not yet amortized, making their impact on training throughput clearly observable. This deliberate choice allows the optimization steps explored in the following sections to expose how different system-level decisions progressively shift the dominant performance constraints.</p> <p>The baseline training script introduced in this section will be reused throughout the chapter with minimal modifications. This continuity is intentional: performance differences observed in later sections can be attributed directly to specific optimization choices, rather than to changes in model structure or training logic.</p> <h3 id="llama-32-1b-and-opt-13b-models"> <a href="#llama-32-1b-and-opt-13b-models" class="anchor-heading" aria-labelledby="llama-32-1b-and-opt-13b-models"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> LLaMA 3.2 1B and OPT 1.3B Models </h3> <p>This section introduces the practical foundation for the optimization and scaling experiments discussed throughout the chapter. We will work with two real-world large language models: the open-source LLaMA 3.2 1B-parameter model (Llama-3.2-1B) with 1 billion parameters, and OPT 1.3B model (facebook/opt-1.3b), a 1.3B-parameter model from the OPT family.</p> <p>While both models are considered small by today’s LLM standards, they preserve the core architectural and computational characteristics of much larger transformers, making them especially well suited for controlled benchmarking, optimization studies, and scaling experiments on modern GPU-based HPC systems (including MareNostrum 5). Throughout this chapter, we will present and analyze the experimental results obtained with LLaMA 3.2 1B, while students will be asked to reproduce the same experiments using OPT 1.3B and compare both behaviors.</p> <p>Both models were obtained from the Hugging Face Model Hub. For the teaching laboratories associated with this book, the models are pre-downloaded and transferred to the shared filesystem of the supercomputing platform to facilitate classroom execution. Readers working in other environments can instead download the models directly from Hugging Face, following the same procedure introduced in the previous chapter.</p> <h3 id="synthetic-data"> <a href="#synthetic-data" class="anchor-heading" aria-labelledby="synthetic-data"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Synthetic Data </h3> <p>To emphasize computational performance rather than model accuracy, we use a synthetic dataset of 10,000 samples generated dynamically. This approach removes variability introduced by I/O operations or preprocessing, ensuring that performance metrics reflect the computational efficiency of the training process. This method is common in benchmarking studies, allowing us to focus on GPU utilization, training throughput, and memory usage without interference from data loading bottlenecks.</p> <h3 id="baseline-training-script"> <a href="#baseline-training-script" class="anchor-heading" aria-labelledby="baseline-training-script"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Baseline Training Script </h3> <p>We establish a baseline using the Python script benchmark.py, which trains the LLaMA 3.2 model on a single GPU using Hugging Face’s Trainer API, putting into practice the layered architecture and execution flow illustrated in Figure 13.5.</p> <p>This script collects essential performance metrics, serving as a reference point for evaluating the impact of optimizations explored in later sections.</p> <p>In summary, the benchmark.py script:</p> <ul> <li> <p>Defines model precision (either bf16 or fp32) to evaluate memory efficiency and numerical stability.</p> </li> <li> <p>Loads a pretrained model (AutoModelForCausalLM) from HF.</p> </li> <li> <p>Generates a synthetic dataset (DummyDataset).</p> </li> <li> <p>Initializes the Trainer API with appropriate training arguments.</p> </li> <li> <p>Logs key performance metrics, including Training Throughput and Max Reserved GPU Memory.</p> </li> </ul> <p>The code listing is as follows:</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>import os
import torch

from transformers import AutoModelForCausalLM, Trainer
from utils import DummyDataset, get_args, log_rank, report_memory

def main(training_arguments, benchmark_arguments):
    # Set the data type for model parameters (bf16 or fp32)
    TORCH_DTYPE = torch.bfloat16 if benchmark_arguments.model_precision == "bf16" 
                                 else torch.float
    world_size = int(os.environ["WORLD_SIZE"])

    model = AutoModelForCausalLM.from_pretrained(
        benchmark_arguments.path_to_model,
        attn_implementation=benchmark_arguments.attn,
        torch_dtype=TORCH_DTYPE
    )

    train_dataset = DummyDataset(
        benchmark_arguments.sequence_length,
        benchmark_arguments.num_samples
    )

    trainer = Trainer(
        model=model,
        args=training_arguments,
        train_dataset=train_dataset
    )

    metrics = trainer.train().metrics
            log_rank(f"Training throughput:    {training_arguments.max_steps *    
            training_arguments.per_device_train_batch_size * 
            benchmark_arguments.sequence_length/metrics['train_runtime']:.2f} 
            Tokens/s/GPU")
    
    report_memory()

if __name__ == "__main__":
    _training_arguments, _benchmark_arguments = get_args()
    main(_training_arguments, _benchmark_arguments)
</code></pre></div></div> <p>The utils.py module, used in conjunction with this script, provides utility functions and classes and should reside in the same directory. No modifications are required.</p> <p>The baseline configuration presented here should be interpreted as a <em>starting point for reasoning</em>, not as a recommended production setup. In high performance environments, meaningful optimization requires first understanding where time, memory, and resources are being spent. A transparent baseline provides that reference, making subsequent performance gains—and their limitations—both measurable and interpretable.</p> <h3 id="performance-metrics-measuring-training-efficiency"> <a href="#performance-metrics-measuring-training-efficiency" class="anchor-heading" aria-labelledby="performance-metrics-measuring-training-efficiency"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Performance Metrics: Measuring Training Efficiency </h3> <p>This script collects two key metrics:</p> <ul> <li> <p>Training Throughput (Tokens/s/GPU): Quantifies the speed at which tokens are processed. It is calculated as:</p> </li> <li> <p>Max Reserved GPU Memory (GB): Obtained using torch.cuda.max_memory_reserved(), this value indicates peak memory usage during training.</p> </li> </ul> <p>These metrics allow us to evaluate how different configurations affect efficiency and scalability.</p> <p>Example output from a baseline run:</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>INFO -&gt; Training throughput:     27542.25 Tokens/s/GPU
INFO -&gt; Max reserved GPU Memory: 61.59
</code></pre></div></div> <h3 id="slurm-job-submission-script"> <a href="#slurm-job-submission-script" class="anchor-heading" aria-labelledby="slurm-job-submission-script"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> SLURM Job Submission Script </h3> <p>As in Chapters 11 and 12, we use torchrun in a SLURM environment. The Python code now relies on the Hugging Face Trainer API, but the job launcher strategy remains familiar. The SLURM script is available in the GitHub repository accompanying this book.</p> <p>To explore performance systematically, only a few variables need to be modified in the SLURM submission script. The following variables are fixed to ensure consistency across experiments:</p> <ul> <li> <p>MAX_STEPS: Maximum number of training steps.</p> </li> <li> <p>SEQUENCE_LEN: Input sequence length in tokens. (Kept short to accommodate course resource limitations.)</p> </li> <li> <p>OPTIMIZER: Optimizer used; fixed to AdamW.</p> </li> <li> <p>TORCH_COMPILE: Whether to use torch.compile. When using LIGER_KERNEL=true, TORCH_COMPILE must remain disabled.</p> </li> </ul> <p>The variables to be changed across experiments include:</p> <ul> <li> <p>MICRO_BATCH_SIZE: Number of samples per device in each forward/backward pass.</p> </li> <li> <p>MODEL_PRECISION: Precision format (fp32, bf16).</p> </li> <li> <p>MIXED_PRECISION: Enables AMP (Automatic Mixed Precision).</p> </li> <li> <p>ATTN: Attention implementation: eager, sdpa, flash_attention_2.</p> </li> <li> <p>LIGER_KERNEL: Whether optimized kernels are used.</p> </li> </ul> <p>These will be introduced in detail in each subsequent experiment.</p> <h3 id="running-the-baseline-experiment"> <a href="#running-the-baseline-experiment" class="anchor-heading" aria-labelledby="running-the-baseline-experiment"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Running the Baseline Experiment </h3> <p>We begin by running the experiment with the default SLURM script:</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>#!/bin/bash
#SBATCH --job-name &lt;your_job_name&gt;
#SBATCH --chdir . # local directory
#SBATCH --output ./results/R-%x.%j.out  
#SBATCH --error ./results/R-%x.%j.err  

#SBATCH --nodes &lt;nodes&gt;                    
#SBATCH --ntasks-per-node 1         
#SBATCH --gres gpu: &lt;num_gpus&gt;                
#SBATCH --cpus-per-task 20          
#SBATCH --time 00:29:59  

           
#SBATCH --account &lt;account&gt;
#SBATCH --qos acc_debug
#SBATCH --exclusive

GPUS_PER_NODE=1  # between 1 and 4 GPUs to inform torchrun
MICRO_BATCH_SIZE= &lt;batch_size&gt;
MODEL_PRECISION="fp32" # bf16 - fp32
MIXED_PRECISION="no" # bf16 - fp8 - no
ATTN=eager # eager - flash_attention_2 - sdpa
LIGER_KERNEL=false # false - true 

module load singularity

MASTER_ADDR=$(scontrol show hostnames $SLURM_JOB_NODELIST | head -n 1)
MASTER_PORT=6000

LAUNCHER="torchrun \
    --nproc_per_node $GPUS_PER_NODE \
    --nnodes $SLURM_NNODES \
    --node_rank \$SLURM_PROCID \
    --rdzv_endpoint $MASTER_ADDR:$MASTER_PORT \
    --rdzv_backend c10d \
    --max_restarts 0 \
    --tee 3 \
    "

PATH_TO_MODEL= &lt;path_to_model&gt;
MODEL= &lt;name&gt;  # LLAMA3.2-1B or facebook/opt-1.3b 

MAX_STEPS=450
SEQUENCE_LEN=1024
OPTIMIZER=adamw_torch 
TORCH_COMPILE=false 

RUN_NAME="NODES-$SLURM_NNODES-GPUs-$GPUS_PER_NODE-$MODEL-MODEL-PRECISION-$MODEL_PRECISION-MIXED-PRECISION-$MIXED_PRECISION-ATTN-$ATTN-$OPTIMIZER-TC-$TORCH_COMPILE-LIGER-$LIGER_KERNEL-SEQLEN-$SEQUENCE_LEN-MBS-mak$MICRO_BATCH_SIZE-$(cat /proc/sys/kernel/random/uuid)"

PYTHON_FILE=&lt;path&gt;/benchmark.py
PYTHON_ARGS="--path_to_model $PATH_TO_MODEL \
    --run_name $RUN_NAME \
    --max_steps $MAX_STEPS \
    --sequence_length $SEQUENCE_LEN \
    --per_device_train_batch_size $MICRO_BATCH_SIZE \
    --model_precision $MODEL_PRECISION \
    --attn $ATTN \
    --torch_compile $TORCH_COMPILE \
    --use_liger_kernel $LIGER_KERNEL \
    --optim $OPTIMIZER \
    --output_dir ./results/output \
    --save_strategy no \
    --report_to none \
     "

export CMD="ACCELERATE_MIXED_PRECISION=$MIXED_PRECISION $LAUNCHER $PYTHON_FILE $PYTHON_ARGS"

SINGULARITY_CONTAINER=/gpfs/apps/MN5/ACC/SINGULARITY/SRC/images/nvidiaPytorch24.07_bis.sif

SINGULARITY_ARGS=" \
    --nv \
    $SINGULARITY_CONTAINER \
    "

SRUN_ARGS=" \
    --cpus-per-task $SLURM_CPUS_PER_TASK \
    --jobid $SLURM_JOB_ID \
    "

echo "$CMD"
srun $SRUN_ARGS bsc_singularity exec  $SINGULARITY_ARGS bash -c "$CMD"
</code></pre></div></div> <p>Results are recorded in a Table 15.1 that tracks the value of each variable per run.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">6</td> <td style="text-align: center;">fp32</td> <td style="text-align: center;">No</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>10,485</strong></td> <td style="text-align: center;"><strong>61.89</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.1 – Baseline training results using LLaMA 3.2 1B model.</em></p> <blockquote> <p><strong>Task 15.1 – Baseline Experiments</strong></p> <p>Replicate the baseline training experiment for the LLaMA 3.2 1B (Llama-3.2-1B) and OPT 1.3B (facebook/opt-1.3b), which were downloaded in the previous chapter, using the default hyperparameters defined in the SLURM file according to Table 15.1, without applying any memory-saving techniques, kernel optimizations, or distributed execution.</p> <p>For this baseline run, record:</p> <ul> <li> <p>training throughput,</p> </li> <li> <p>GPU memory usage,</p> </li> <li> <p>time per training step or iteration.</p> </li> </ul> <p>Do not attempt to optimize performance at this stage. The goal of this task is not to obtain good performance, but to establish a <em>reference point</em> against which all subsequent optimizations will be evaluated.</p> <p>For this initial baseline, it is recommended to start with a batch size of 6 for LLaMA 3.2 1B and a batch size of 4 for OPT 1.3B, as a safe initial configuration to ensure stable execution.</p> <p>All the exercises in this chapter are designed to be carried out exclusively by modifying the SLURM job scripts. The SLURM template can be obtained from GitHub, and no Python files need to be modified.</p> <p>Proceed as follows:</p> <ul> <li> <p>First, run the experiment with the LLaMA-based configuration to verify that you obtain results consistent with those reported in this chapter.</p> </li> <li> <p>Then, repeat exactly the same procedure using the OPT-based configuration.</p> </li> </ul> <p>Then, answer explicitly:</p> <ul> <li> <p>What limits performance in this baseline configuration?</p> </li> <li> <p>Which resources appear to be under pressure (compute, memory capacity, memory bandwidth)?</p> </li> </ul> <p>Summarize your observations clearly stating what this baseline reveals about the initial constraints of the system.</p> </blockquote> <p>With this baseline established, the following sections will progressively explore optimization strategies applied to the same training workflow. As we will see, not all optimizations deliver uniform benefits, and some introduce new constraints or trade-offs. Understanding <em>why</em> these effects occur is central to developing sound intuition for large-scale LLM training on supercomputing systems.</p> <h2 id="efficient-training-on-a-single-gpu"> <a href="#efficient-training-on-a-single-gpu" class="anchor-heading" aria-labelledby="efficient-training-on-a-single-gpu"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Efficient Training on a Single GPU </h2> <p>Before scaling training across multiple GPUs or nodes, it is essential to fully understand the performance envelope of a <em>single accelerator</em>. A modern GPU such as the NVIDIA H100 already embodies massive parallelism, deep memory hierarchies, and highly specialized execution units. As a result, many of the performance phenomena observed at scale are already present—and often easier to interpret—at the single-GPU level.</p> <p>As discussed in Chapter 11, training throughput is strongly influenced by factors such as batch size, numerical precision, and the efficiency of critical kernel implementations. In this section, we conduct a sequence of controlled experiments aimed at progressively exposing the limits of single-GPU training performance. Rather than treating optimization as a checklist, each experiment is designed to reveal <em>which resource becomes the bottleneck</em> as configuration parameters change.</p> <p>All experiments are executed on a single NVIDIA H100 GPU using the same baseline model and training script introduced in Section 15.2. This controlled setup allows us to reason clearly about memory pressure, computational efficiency, and hardware utilization—laying a solid foundation for the multi-GPU scaling analysis that follows later.</p> <p>We begin by exploring batch size scaling under full precision, and then progressively introduce mixed precision, full model precision, optimized attention kernels, and Triton-based Liger kernels. Each step illustrates how different layers of the hardware–software stack interact to shape the achievable performance envelope.</p> <h3 id="batch-size-scaling"> <a href="#batch-size-scaling" class="anchor-heading" aria-labelledby="batch-size-scaling"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Batch Size Scaling </h3> <p>Batch size scaling is often presented as a straightforward way to improve GPU utilization. In performance terms, its role is more fundamental: it is the simplest controlled intervention that reveals whether the training workflow is operating in an overhead-dominated regime. By increasing the amount of useful work performed per step, we can observe how fixed and recurring costs—such as framework overhead, kernel launch overheads, and per-step control logic—are amortized, and identify the point at which memory capacity or sustained compute becomes the dominant constraint.</p> <p>In our SLURM scripts, the batch size is controlled using the MICRO_BATCH_SIZE variable, which determines the number of samples processed per GPU in each forward and backward pass. By progressively increasing this value, we can observe how fixed per-step costs are amortized and identify the point at which memory constraints dominate execution.</p> <p>This first sequence of experiments is a direct reappearance of Foundational Performance Principle #1 (Amortization of Overheads). As micro-batch size grows, fixed and recurring costs—kernel launches, framework bookkeeping, and per-step runtime overheads—are amortized over more useful work. The result is not only higher throughput, but also a clearer separation between regimes where performance is dominated by “setup and overhead” versus regimes where it is dominated by sustained computation.</p> <p>As batch size increases, the training workload transitions from an overhead-dominated regime to a computation-dominated regime—a shift that is fundamental to understanding why scaling can be effective, but also why it eventually saturates.</p> <p>We begin with a conservative batch size and incrementally increase it until the GPU runs out of memory (OOM). This trial-and-error process reveals the memory limit and serves as a baseline for further optimizations.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.1</td> <td style="text-align: center;">1</td> <td style="text-align: center;">6</td> <td style="text-align: center;">fp32</td> <td style="text-align: center;">No</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>10,485</strong></td> <td style="text-align: center;"><strong>61.89</strong></td> </tr> <tr> <td style="text-align: center;">15.2</td> <td style="text-align: center;">1</td> <td style="text-align: center;">7</td> <td style="text-align: center;">fp32</td> <td style="text-align: center;">No</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>-</strong></td> <td style="text-align: center;"><strong>OOM</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.2 – Training throughput and memory usage for the baseline training configuration on a single GPU, serving as the reference point for subsequent optimizations.</em></p> <blockquote> <p><strong>Task 15.2 – Finding the Out-of-Memory (OOM) Limit</strong></p> <p>Starting from the baseline configuration in Task 15.1, progressively increase the batch size until the training run fails due to an out-of-memory (OOM) error.</p> <p>Proceed in two stages:</p> <ul> <li> <p>First, perform this experiment with LLaMA 3.2 1B to verify that you correctly understand the methodology and can reliably identify the OOM point.</p> </li> <li> <p>Then, repeat exactly the same procedure with OPT 1.3B.</p> </li> </ul> <p>For each attempted configuration, record:</p> <ul> <li> <p>batch size,</p> </li> <li> <p>GPU memory usage,</p> </li> <li> <p>whether execution succeeds or fails.</p> </li> </ul> <p>Identify the maximum viable batch size, defined as the largest batch size that can be executed without exceeding GPU memory capacity.</p> <p>Finally, compare and discuss both results. What differences do you observe between LLaMA 3.2 1B and OPT 1.3B? How does the increase from 1B to 1.3B parameters reflect on the attainable batch size and memory pressure?</p> </blockquote> <p>The batch size experiments presented above establish a first, crucial boundary: the memory ceiling imposed by full-precision training on a single GPU. While increasing batch size improves throughput up to a point, it also reveals how quickly modern LLM workloads exhaust available memory resources. This observation motivates the next set of experiments, where numerical precision becomes the primary lever for unlocking additional performance headroom.</p> <h3 id="enhancing-training-efficiency-with-mixed-precision"> <a href="#enhancing-training-efficiency-with-mixed-precision" class="anchor-heading" aria-labelledby="enhancing-training-efficiency-with-mixed-precision"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Enhancing Training Efficiency with Mixed Precision </h3> <p>Mixed precision is often introduced as a way to reduce memory usage and enable larger batch sizes. While this is sometimes true, it is not the main reason why mixed precision is so effective on modern GPUs. In many large language model workloads—especially those operating close to the device memory limit—mixed precision should be understood primarily as a <em>hardware alignment strategy</em>: it changes how the same training computation maps onto the GPU’s specialized execution units and memory hierarchy.</p> <p>This set of experiments is a direct illustration of <em>Foundational Performance Principle #2 (Hardware–Software Co-Design)</em>. Numerical precision is not merely a numerical choice; it selects different kernel implementations, activates matrix engines such as Tensor Cores, and reshapes the balance between compute throughput and memory traffic. As a result, the same high-level training algorithm can exhibit substantially different performance characteristics depending on how precision is configured.</p> <p>Mixed precision training (introduced in Chapter 11) combines lower-precision computation with selective higher-precision storage to accelerate training while preserving numerical stability. In this chapter, we use <em>bfloat16 (bf16)</em>, which provides a wider dynamic range than fp16 and typically avoids the need for loss scaling. On NVIDIA H100 GPUs, bf16 enables efficient Tensor Core execution and can increase throughput with minimal changes to the training workflow.</p> <p>To activate mixed precision, we set the MIXED_PRECISION variable in the SLURM script. In this configuration, model computation is performed in bf16, while selected components—most notably optimizer states—remain in fp32 to preserve numerical robustness.</p> <p>Although mixed precision is often associated with reduced memory usage and increased batch size, this expectation does not always hold in practice—particularly for large language models trained close to the Out-of-Memory boundary. While activations and gradients do benefit directly from reduced precision, they represent only a fraction of the total memory footprint during training.</p> <p>A dominant share of GPU memory is consumed by <em>optimizer states</em>, especially when using adaptive optimizers such as AdamW. For each model parameter, AdamW maintains additional tensors to store first and second moments, which are typically kept in fp32 for numerical stability, regardless of the precision used for model weights and activations. As a result, a substantial portion of memory usage remains unaffected by mixed precision.</p> <p>Beyond optimizer states, GPU memory is also consumed by temporary CUDA buffers, framework runtime allocations, communication workspaces, and internal tensor conversions. On H100-class GPUs, enabling bf16 activates different kernel implementations and execution paths, which may introduce additional transient buffers. When training operates close to the physical memory limit of the device, these secondary effects—although individually small—can become decisive and trigger an Out-of-Memory condition earlier than anticipated.</p> <p>In our experiments, switching from fp32 to bf16 mixed precision allows training with a batch size of five—just below the OOM threshold—while delivering modest memory savings and a measurable increase in throughput. This outcome illustrates a key point: mixed precision improves performance primarily by increasing computational efficiency, not by uniformly reducing memory consumption.</p> <p>For this reason, mixed precision should be understood first and foremost as a <em>compute-side optimization</em>. Its benefits arise from faster matrix operations, improved utilization of specialized execution units, and better amortization of compute-bound kernels, rather than from a guaranteed expansion of the memory ceiling.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.3</td> <td style="text-align: center;">1</td> <td style="text-align: center;">5</td> <td style="text-align: center;">fp32</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>11,489</strong></td> <td style="text-align: center;"><strong>58.27</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.3 – Training with mixed precision (bf16) reduces memory consumption and increases throughput.</em></p> <p>Memory fragmentation further complicates this picture. The dynamic allocation and deallocation of tensors during forward and backward passes can lead to non-contiguous free memory regions. Even when the total amount of free memory appears sufficient, fragmentation may prevent the allocation of a large contiguous block required for a new batch, again resulting in an OOM error. This effect becomes increasingly pronounced as training approaches the physical memory limits of the GPU.</p> <p>For these reasons, it is entirely possible—and common in practice—that activating bf16 mixed precision improves throughput while leaving the maximum achievable batch size unchanged, or even slightly reduced, compared to fp32. Mixed precision should therefore be understood primarily as a <em>performance optimization technique</em>, not as a guaranteed mechanism for increasing batch size.</p> <p>Its real benefits emerge from faster computation, improved hardware utilization, and better amortization of compute-bound kernels, rather than from a uniform reduction of the overall memory footprint. Recognizing this distinction is essential when reasoning about optimization strategies for large-scale LLM training. In other words, once overheads have been partially amortized through batch size scaling, precision becomes one of the most effective levers to raise the compute intensity of each step.</p> <blockquote> <p><strong>Task 15.3 – Mixed Precision Training</strong></p> <p>Starting from the configuration used in Task 15.2, modify the SLURM script to enable bf16 mixed precision by activating the MIXED_PRECISION variable. Use this configuration to evaluate the impact of mixed precision on training throughput and GPU memory consumption.</p> <p>Proceed again in two stages:</p> <ul> <li> <p>First, run the experiment with LLaMA 3.2 1B using the same hyperparameters reported in this chapter, and verify that your results are consistent with the reference measurements in terms of throughput, memory usage, and stability.</p> </li> <li> <p>Then, repeat exactly the same experiment with OPT 1.3B.</p> </li> </ul> <p>As part of this experiment, progressively increase the batch size again under bf16 precision until you reach the new OOM limit. Note that, despite using mixed precision, <u>it may still be necessary to reduce the batch size</u> with respect to fp32 for stability reasons, depending on the memory pressure introduced by the optimizer and activation checkpoints.</p> <p>For both models, record data obtained.</p> <p>Finally, compare and discuss the results obtained with LLaMA 3.2 1B and OPT 1.3B. In particular<sup id="fnref:1"><a href="#fn:1" class="footnote" rel="footnote" role="doc-noteref">1</a></sup>:</p> <ul> <li> <p>How does mixed precision change the memory footprint of the training process?</p> </li> <li> <p>Does mixed precision lead to similar throughput improvements for both models?</p> </li> <li> <p>Does the maximum batch size under bf16 decrease in both cases?</p> </li> <li> <p>How does the difference in parameter count (1B vs. 1.3B) reflect on memory usage and attainable batch size under mixed precision?</p> </li> </ul> </blockquote> <h3 id="fine-tuning-model-precision"> <a href="#fine-tuning-model-precision" class="anchor-heading" aria-labelledby="fine-tuning-model-precision"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Fine-Tuning Model Precision </h3> <p>Beyond mixed precision, memory pressure can be reduced further by lowering the numerical precision of the entire model. Unlike mixed precision training—which preserves fp32 master weights—this approach stores model parameters, activations, and gradients directly in bfloat16 format. By eliminating high-precision replicas, the training workflow undergoes a <em>structural reduction</em> in its memory footprint.</p> <p>This distinction is critical. While mixed precision primarily changes <em>how computation is executed</em>, full bf16 model precision changes <em>how the model itself is represented in memory</em>. As a result, the memory savings achieved at this stage are qualitatively different from those obtained through mixed precision and translate more directly into additional headroom for batch size scaling or runtime buffers.</p> <p>From a systems perspective, this optimization again reflects <em>Foundational Performance Principle #2 (Hardware–Software Co-Design Matters)</em>. By aligning the numerical representation of the model with the native execution format of modern GPUs, both memory traffic and storage requirements are reduced. In our experiments on the NVIDIA H100, enabling full bf16 model precision produces a substantial reduction in memory usage—close to 10 GB—together with a noticeable increase in training throughput. This shift alleviates pressure on the memory subsystem and moves execution further toward a compute-efficient regime.</p> <p>Despite this additional headroom, the achievable batch size remains constrained by other components of the training footprint. Optimizer states, activation storage, and runtime buffers still impose limits, as discussed in the previous subsection. Full model precision therefore removes a major—but not exclusive—source of memory consumption.</p> <p>Operating entirely in bf16 also narrows numerical stability margins compared to mixed precision. Without fp32 master weights to absorb rounding errors, training becomes more sensitive to optimizer configuration, learning rates, and model initialization. While this mode performs well in controlled experiments and shorter training runs, it requires careful validation in longer or more aggressive optimization scenarios.</p> <p>This trade-off illustrates a recurring theme in performance engineering: reducing pressure on one system resource often shifts risk elsewhere. In this case, memory savings are obtained at the cost of reduced numerical safety margins, reinforcing the need to balance performance gains against robustness when designing large-scale training workflows.</p> <blockquote> <p><strong>Task 15.4 – Full Model Precision (bf16)</strong></p> <p>Train the model using full bf16 precision by setting both MODEL_PRECISION=bf16 and MIXED_PRECISION=bf16 in the SLURM script, thereby eliminating the use of fp32 master weights. This configuration forces model weights, activations, and gradients to be stored entirely in bf16 format.</p> <p>Proceed again in two stages:</p> <ul> <li> <p>First, run the experiment with LLaMA 3.2 1B and measure training throughput and peak GPU memory consumption. Compare your results with those obtained in Table 15.4.</p> </li> <li> <p>Then, repeat exactly the same experiment using OPT 1.3B.</p> </li> </ul> <p>Finally, compare and discuss the results for LLaMA and OPT. Does full bf16 model precision provide similar benefits for both models? Are the memory savings and throughput gains proportional to the difference in parameter count?</p> </blockquote> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.4</td> <td style="text-align: center;">1</td> <td style="text-align: center;">5</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>13,520</strong></td> <td style="text-align: center;"><strong>47.66</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.4 – Using bf16 model precision further improves throughput and reduces memory usage.</em></p> <p>With a significant portion of structural memory freed by full bf16 model precision, we can now revisit batch size scaling. Unlike the mixed precision experiments, this configuration genuinely alters the memory ceiling of the training process, allowing us to explore larger batch sizes and observe how the performance envelope expands under reduced precision constraints.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.5</td> <td style="text-align: center;">1</td> <td style="text-align: center;">7</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>14,315</strong></td> <td style="text-align: center;"><strong>61.32</strong></td> </tr> <tr> <td style="text-align: center;">15.5</td> <td style="text-align: center;">1</td> <td style="text-align: center;">8</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">eager</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>-</strong></td> <td style="text-align: center;"><strong>OOM</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.5 – Model precision optimizations allow a larger batch size and improved throughput.</em></p> <blockquote> <p><strong>Task 15.5 – Increasing Batch Size with Full Model Precision</strong></p> <p>Using the configuration obtained in Task 15.4, progressively increase the batch size in order to identify the new memory ceiling under full bf16 model precision.</p> <p>Perform this scaling experiment for both, LLaMA 3.2 1B and OPT 1.3B models.</p> <p>For each model, determine:</p> <ul> <li> <p>The maximum batch size that fits in memory without triggering an OOM error.</p> </li> <li> <p>The corresponding training throughput.</p> </li> <li> <p>The resulting peak GPU memory consumption.</p> </li> </ul> <p>Then, compare the behavior of both models and analyze:</p> <ul> <li> <p>How much the maximum batch size increases with respect to the mixed precision setup.</p> </li> <li> <p>Whether the increase is similar for LLaMA and OPT.</p> </li> <li> <p>How the difference in parameter count (1B vs. 1.3B) impacts the attainable batch size under full bf16.</p> </li> </ul> <p>This task consolidates the relationship between numerical precision, memory pressure, and scalability, and highlights why full bf16 precision can unlock additional performance headroom—within carefully controlled stability margins.</p> </blockquote> <h3 id="enhancing-attention-mechanisms"> <a href="#enhancing-attention-mechanisms" class="anchor-heading" aria-labelledby="enhancing-attention-mechanisms"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Enhancing Attention Mechanisms </h3> <p>Flash Attention provides one of the clearest illustrations of <em>Foundational Performance Principle #2 (Hardware–Software Co-Design Matters)</em> explored in this chapter. Without modifying the model architecture or altering the mathematical formulation of self-attention, we replace a conventional implementation with a hardware-aware algorithm that fundamentally reshapes memory access patterns and computational intensity.</p> <p>This distinction is essential. Flash Attention does not approximate, simplify, or restructure the attention mechanism at the algorithmic level; it computes the same result using a different execution strategy. The performance gains observed in this section therefore arise not from changing <em>what</em> is computed, but from changing <em>how</em> it is computed on the GPU.</p> <p>Self-attention is among the most computationally and memory-intensive components of Transformer architectures. In conventional implementations, attention explicitly materializes large intermediate matrices whose size grows quadratically with sequence length. As a result, attention often becomes the dominant bottleneck in both memory consumption and execution time, particularly when training with large batch sizes or long input sequences.</p> <p>Flash Attention is specifically designed to eliminate this bottleneck. Instead of materializing full attention matrices in GPU memory, it computes attention in small, register-resident tiles, fusing multiple operations into a single kernel. By minimizing memory reads and writes and maximizing data reuse within registers, Flash Attention dramatically reduces memory traffic while increasing arithmetic intensity.</p> <p>From a performance perspective, this transformation shifts attention from a <em>memory-bound operation</em> toward a <em>compute-efficient regime</em>, allowing the GPU to operate significantly closer to its theoretical peak throughput. Importantly, this shift is structural: it changes the dominant constraint governing execution rather than incrementally optimizing an existing bottleneck.</p> <p>This transformation can be naturally understood using the roofline model. By trading memory accesses for additional computation, Flash Attention increases arithmetic intensity and significantly reduces pressure on memory bandwidth. This shift is particularly important in large language models, where attention mechanisms often dominate both memory usage and execution time. From a roofline viewpoint, Flash Attention deliberately moves attention computation toward a compute-bound regime that better matches the capabilities of modern GPUs.</p> <p>By setting the ATTN variable to sdpa in the SLURM script, we enable PyTorch’s native implementation of Flash Attention. This single configuration change is sufficient to produce a substantial reduction in memory usage together with a large increase in training throughput, without modifying any Python model code.</p> <p>Flash Attention therefore represents a <em>pure runtime optimization</em>. It exposes architectural efficiency already present in the hardware by aligning the execution pattern of a critical algorithm with the strengths of the GPU memory hierarchy. This makes it one of the most powerful—and conceptually clean—optimizations available for Transformer-based models.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.6</td> <td style="text-align: center;">1</td> <td style="text-align: center;">7</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>24,446</strong></td> <td style="text-align: center;"><strong>39.27</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.6 – Flash Attention drastically reduces memory usage and boosts throughput.</em></p> <p>The results in Table 15.6 reveal a qualitative shift in system behavior. Compared to previous optimizations, Flash Attention delivers a disproportionately large reduction in memory usage together with a sharp increase in throughput. This combination indicates that self-attention had become the dominant bottleneck and that reengineering its execution unlocked a new performance regime.</p> <p>At this stage, performance is no longer primarily constrained by numerical precision or batch size configuration, but by how efficiently the core Transformer operations interact with the GPU memory hierarchy.</p> <blockquote> <p><strong>Task 15.6 – Enabling Flash Attention</strong></p> <p>Starting from the configuration obtained in Task 15.5 (full bf16 model precision), update the SLURM script to enable Flash Attention by setting:</p> <p>ATTN=”sdpa”, proceed in two stages:</p> <ul> <li> <p>First, run the experiment with LLaMA 3.2 1B and verify that your measured training throughput and memory usage are consistent with the reference results reported in Table 15.6.</p> </li> <li> <p>Then, repeat exactly the same experiment using OPT 1.3B.</p> </li> </ul> <p>Compare and discuss the results obtained with LLaMA and OPT. Does Flash Attention provide similar throughput gains and memory savings for both models? Are the benefits proportional to the model size?</p> </blockquote> <p>The memory savings introduced by Flash Attention can now be reinvested directly into batch size scaling. Unlike previous steps, where gains were incremental, this optimization unlocks a second level of scalability by fundamentally reducing the memory footprint of the most expensive model component.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.7</td> <td style="text-align: center;">1</td> <td style="text-align: center;">14</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">false</td> <td style="text-align: center;"><strong>27,669</strong></td> <td style="text-align: center;"><strong>60.89</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.7 – Flash Attention enables a significantly larger batch size and higher throughput.</em></p> <blockquote> <p><strong>Task 15.7 – Increasing Batch Size with Flash Attention</strong></p> <p>Using the Flash Attention configuration from Task 15.6, progressively increase the batch size until an Out-of-Memory (OOM) error is reached.</p> <p>Perform this scaling experiment for both models and compare the results with those obtained without Flash Attention and analyze:</p> <p>Analyze the results and answer:</p> <ul> <li> <p>How does Flash Attention change the relationship between batch size and memory usage? similar for LLaMA and OPT?</p> </li> <li> <p>Does increasing batch size continue to improve throughput, or does a new bottleneck appear?</p> </li> <li> <p>Which system resource becomes the limiting factor after enabling Flash Attention?</p> </li> </ul> <p>Summarize your findings emphasizing how optimizations can shift bottlenecks rather than eliminate them.</p> </blockquote> <h3 id="accelerating-training-with-triton-and-liger-kernels"> <a href="#accelerating-training-with-triton-and-liger-kernels" class="anchor-heading" aria-labelledby="accelerating-training-with-triton-and-liger-kernels"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Accelerating Training with Triton and Liger Kernels </h3> <p>The final optimization step in the single-GPU workflow pushes <em>hardware–software co-design</em> to its practical limits. At this stage, performance improvements no longer come from adjusting hyperparameters, numerical precision, or algorithmic structure, but from <em>reimplementing critical operations as specialized GPU kernels</em>.</p> <p>Liger kernels are an open-source collection of highly optimized GPU kernels written in <em>Triton</em>, a domain-specific language and compiler developed by OpenAI. Triton occupies a distinctive position in the GPU software stack: it provides a higher-level programming model than CUDA while still enabling fine-grained control over memory access patterns, kernel fusion, and execution scheduling. This combination allows expert developers to approach hardware-optimal performance without writing low-level CUDA code.</p> <p>Liger kernels specifically target memory-bound operations that dominate Transformer training, such as normalization layers, linear projections, and activation functions. By aggressively fusing multiple operations into single kernels and minimizing intermediate tensor materialization, Liger kernels reduce memory traffic and synchronization overheads while increasing arithmetic intensity.</p> <p>From a systems perspective, this represents the <em>strongest form of hardware–software co-design</em> explored in this chapter. Rather than adapting training behavior to the hardware indirectly, Liger reshapes execution to match the GPU’s memory hierarchy and execution model as closely as possible. In effect, performance is no longer limited by framework abstractions or generic kernel implementations, but by how efficiently computation can be scheduled and sustained on the device.</p> <p>Liger kernels are integrated into the Hugging Face Transformers ecosystem and can be activated either through a command-line flag (–use_liger_kernel true) or, in our experiments, by setting LIGER_KERNEL=true in the SLURM script. When enabling Liger kernels, compilation-based optimizations such as torch.compile() must be explicitly disabled. At the time of writing, Liger kernels are incompatible with model compilation, and enabling both simultaneously may lead to incorrect behavior or degraded performance.</p> <p>This constraint reflects a current limitation of the software stack rather than a conceptual incompatibility. It highlights an important practical lesson: <em>advanced kernel-level optimizations often require disabling other optimization layers</em>, and performance tuning frequently involves selecting a dominant optimization path rather than combining all available techniques.</p> <p>Enabling Liger kernels produces a dramatic reduction in memory usage—close to 50% in our experiments—together with a substantial increase in training throughput on the NVIDIA H100. These gains exceed those obtained through numerical precision or algorithm-level optimizations alone, illustrating how kernel-level design can reshape the entire performance envelope of LLM training.</p> <p>At this point, the training workflow transitions into a regime where neither model precision nor attention implementation dominates memory consumption. Instead, performance becomes primarily governed by the efficiency of fused kernels and by the ability of the runtime to sustain high utilization of the GPU’s compute units.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.8</td> <td style="text-align: center;">1</td> <td style="text-align: center;">14</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>36,479</strong></td> <td style="text-align: center;"><strong>32.46</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.8 – Liger kernels reduce memory usage by ~50% and improve throughput by 32%.</em></p> <p>Taking advantage of the additional memory headroom provided by Liger kernels, we further increase the batch size. The training system now supports a batch size of 37—more than six times larger than the original baseline—while achieving a throughput exceeding 48,000 tokens per second on a single GPU.</p> <div class="table-wrapper"><table style="width:81%;"> <colgroup> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;">Task</th> <th style="text-align: center;">Num<strong><br /> </strong>GPUs</th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">15.9</td> <td style="text-align: center;">1</td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>48,081</strong></td> <td style="text-align: center;"><strong>62.33</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.9 – Final optimized configuration achieves 4.5× throughput improvement over the baseline.</em></p> <p>This result represents the upper bound of single-GPU optimization explored in this chapter and serves as a reference point for the multi-GPU scaling experiments that follow. At this stage, further performance improvements on a single device are no longer limited by obvious inefficiencies, but by fundamental constraints of the hardware and execution model.</p> <p>However, Liger kernels are not universally supported across Transformer architectures. When running the same configuration with facebook/opt-1.3b, the Hugging Face runtime reports:</p> <div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>INFO - There are currently no Liger kernels supported for model type: opt.
</code></pre></div></div> <p>As a consequence, no performance or memory improvement is observed for OPT when enabling Liger, while LLaMA 3.2 fully benefits from this optimization. This contrast delivers a crucial practical lesson: <em>kernel-level optimizations are inherently model-dependent</em>. Their effectiveness is constrained not only by hardware capabilities, but also by the availability of specialized kernel implementations within the software ecosystem.</p> <blockquote> <p><strong>Task 15.8 – Using the Liger Kernel</strong></p> <p>Starting from the configuration obtained in Task 15.7 (full bf16 precision with Flash Attention), enable Liger kernels by setting LIGER_KERNEL=true</p> <p>in the SLURM script.</p> <p>Proceed in two stages:</p> <ul> <li> <p>First, run the experiment with LLaMA 3.2 1B and verify that your measured training throughput and memory usage are consistent with the reference values reported in Table 15.8.</p> </li> <li> <p>Then, repeat exactly the same experiment using OPT 1.3B.</p> </li> </ul> <p>For both models:</p> <ul> <li> <p>Inspect the standard output log and identify whether Liger is actually activated at runtime.</p> </li> <li> <p>Record training throughput and peak GPU memory usage.</p> </li> </ul> <p>Finally, compare and discuss the results obtained with LLaMA and OPT, and what this teaches you about the model-dependence of kernel-level optimizations, clearly stating whether the Liger kernel represents a good return on investment for this workload.</p> </blockquote> <p><br /></p> <blockquote> <p><strong>Task 15.9 – Final Optimizations</strong></p> <p>Since Liger kernels are currently supported only for LLaMA-type models, the batch size scaling experiment with Liger is to be performed exclusively with LLaMA 3.2 1B.</p> <p>Using the optimized configuration obtained in Task 15.8 (bf16 + Flash Attention + Liger), progressively increase the batch size until an Out-Of-Memory (OOM) condition is reached.</p> <p>For this final LLaMA configuration, determine and record:</p> <ul> <li> <p>The maximum batch size enabled by Liger kernels.</p> </li> <li> <p>The corresponding training throughput.</p> </li> <li> <p>The resulting peak GPU memory usage.</p> </li> </ul> <p>Then, compare these results with those obtained in Task 15.7 (Flash Attention without Liger) and analyze:</p> <ul> <li> <p>How much additional scaling headroom is enabled by kernel-level optimization.</p> </li> <li> <p>Whether compute or memory is now the dominant bottleneck.</p> </li> <li> <p>How the combined use of bf16 + Flash Attention + Liger reshapes the single-GPU performance envelope.</p> </li> </ul> </blockquote> <p>This final set of single-GPU experiments illustrates both the power and the limits of hardware–software co-design. When supported by the model architecture and runtime ecosystem, specialized kernels can unlock dramatic performance gains. When such support is absent, alternative optimization paths—such as compiler-based transformations—can be explored.</p> <h4 id="final-remarks"> <a href="#final-remarks" class="anchor-heading" aria-labelledby="final-remarks"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Final Remarks </h4> <p>Through the systematic application of increasingly advanced optimization techniques—batch size scaling, mixed precision, full bf16 model precision, Flash Attention, and finally Triton-based Liger kernels—we have expanded the single-GPU performance envelope of LLM training by a factor of 4.5× on an NVIDIA H100, without modifying the Python model code.</p> <p>More importantly than the absolute speedup, these experiments reveal <em>how</em> performance emerges from the interaction of multiple layers of the hardware–software stack. Early gains stem from amortizing overheads and improving compute efficiency; later gains arise from structural reductions in memory footprint and from algorithmic and kernel-level redesigns that reshape memory access patterns. Each optimization layer builds upon the previous one, progressively shifting execution toward a more compute-efficient regime.</p> <p>The comparative results obtained with LLaMA and OPT highlight a critical practical lesson: advanced optimizations are not universally applicable across model families. While Liger kernels deliver dramatic benefits for LLaMA architectures, they are currently unsupported for OPT models. This asymmetry reinforces the importance of inspecting backend support, runtime logs, and kernel availability when tuning performance, rather than assuming uniform behavior across models.</p> <p>By completing this section, students gain hands-on understanding of how modern LLM training performance on a single GPU is shaped by numerical precision, memory behavior, kernel implementations, and architectural support.</p> <p>The single-GPU experiments presented in this section establish a practical upper bound on local optimization. By progressively refining batch size, numerical precision, algorithmic structure, and kernel implementations, we have pushed the training workflow close to the performance limits of a single accelerator. At this point, further gains on one device would require fundamentally new hardware capabilities rather than additional tuning.</p> <p>However, real-world LLM training rarely operates on a single GPU. As model sizes, datasets, and training objectives grow, scaling across multiple GPUs becomes unavoidable. This shift fundamentally changes the nature of the performance problem. Once training spans more than one device, execution is no longer governed solely by local computation and memory behavior, but increasingly by synchronization, communication, and coordination between GPUs.</p> <p>In other words, the dominant constraints move from <em>within</em> the accelerator to <em>between</em> accelerators. Performance becomes shaped by collective operations, communication latency and bandwidth, and the ability of the runtime to orchestrate distributed execution efficiently.</p> <p>In the next section, we extend the analysis to multi-GPU training. Starting from the optimized single-GPU configuration developed here, we examine how performance evolves as additional GPUs are introduced, and how the benefits of scaling interact with communication overheads and system topology.</p> <h2 id="scaling-up-distributed-training-across-multiple-gpus"> <a href="#scaling-up-distributed-training-across-multiple-gpus" class="anchor-heading" aria-labelledby="scaling-up-distributed-training-across-multiple-gpus"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Scaling Up: Distributed Training Across Multiple GPUs </h2> <p>Efficient training of large language models requires not only powerful accelerators, but also software infrastructures capable of orchestrating computation across many GPUs and, potentially, across multiple nodes. While single-GPU optimization focuses primarily on kernel efficiency, memory behavior, and numerical precision, distributed training introduces a new dominant concern: <em>the interaction between computation and communication at scale</em>.</p> <p>In this regime, performance is no longer governed solely by how efficiently each GPU executes local workloads. Instead, it depends on how well computation, synchronization, and data movement are coordinated across devices. Collective communication operations, synchronization points, and interconnect characteristics increasingly shape the achievable throughput as the system scales.</p> <p>Advanced frameworks such as DeepSpeed, Megatron-LM, or NVIDIA NeMo provide sophisticated solutions for data, tensor, and pipeline parallelism. However, their design complexity lies beyond the scope of this book, which focuses on building a solid and practical foundation for scalable training. In this section, we scale the training of the same LLM optimized throughout this chapter on the MareNostrum 5 supercomputer using <em>pure data parallelism</em> via PyTorch’s Distributed Data Parallel (DDP) backend, accessed transparently through the Hugging Face Trainer API.</p> <p>One of the key advantages of using the Trainer API is that it abstracts away much of the complexity of distributed execution. The same training script used for single-GPU execution can be launched across multiple GPUs without modification. Under the hood, Distributed Data Parallel replicates the model on each GPU, distributes mini-batches across devices, and synchronizes gradients during backpropagation using high performance collective communication operations.</p> <p>This abstraction makes distributed training remarkably accessible—but it does not eliminate the fundamental costs of scaling. While computation scales naturally with additional GPUs, <em>gradient synchronization introduces communication and synchronization overheads that grow with the number of workers</em>. Efficient scaling therefore depends on whether the amount of useful computation performed per GPU is sufficient to amortize these additional costs.</p> <p>From a performance perspective, the scaling behavior observed in this section reflects <em>Foundational Performance Principle #3 (Balanced Pipelines Enable Sustained Performance)</em>. At multi-GPU scale, overall throughput emerges from the balance between forward and backward computation, optimizer updates, and gradient synchronization. When one stage of this pipeline becomes dominant—most commonly collective communication—overall performance is capped, even if local computation remains highly optimized.</p> <p>Sustained scalability therefore requires more than fast kernels or efficient single-GPU execution. It demands an end-to-end training pipeline in which computation and communication remain well matched as the system grows.</p> <p>A methodological note is important before interpreting the scaling results. In all DDP runs reported in this section, we keep the per-GPU micro-batch size constant and scale only the number of GPUs. This isolates system-level scaling behavior—computation plus gradient synchronization—at the cost of increasing the global batch size linearly with the number of GPUs. Since the objective of this chapter is performance analysis rather than convergence or final model quality, we intentionally do not apply learning-rate scaling rules or compare convergence behavior. The results should therefore be interpreted strictly as throughput and efficiency trends of the training system under controlled conditions.</p> <h3 id="experimental-setup"> <a href="#experimental-setup" class="anchor-heading" aria-labelledby="experimental-setup"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Experimental Setup </h3> <p>We report distributed scaling results for the same training workflow under two model configurations. For LLaMA 3.2 1B, we reuse the fully optimized single-GPU configuration obtained in Task 15.9:</p> <ul> <li> <p>Model precision: bf16</p> </li> <li> <p>Mixed precision: bf16</p> </li> <li> <p>Attention: Flash Attention (sdpa)</p> </li> <li> <p>Kernel: Liger</p> </li> <li> <p>Batch size: 37 per GPU</p> </li> </ul> <p>To scale this configuration, we modify only the number of nodes and the GPUS_PER_NODE variable in the SLURM script. All other parameters remain unchanged. This guarantees that any performance variation observed is due to scaling effects, not to changes in model configuration or numerical setup.</p> <p>For OPT 1.3B, we use as baseline the <em>last optimized configuration reached in Section 15.2 for OPT</em> (bf16 + Flash Attention (sdpa), without Liger). The scaling methodology remains identical: we change only the number of nodes and GPUS_PER_NODE, keeping the rest of the parameters fixed.</p> <h3 id="scaling-results"> <a href="#scaling-results" class="anchor-heading" aria-labelledby="scaling-results"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Scaling Results </h3> <p>Table 15.10 shows that per-GPU training throughput remains remarkably stable as the number of GPUs increases. While throughput decreases from 48,229 tokens/s on a single GPU to 41,424 tokens/s at 32 GPUs, the degradation is gradual and well contained. This behavior indicates that the optimized single-GPU pipeline—combining bf16 precision, Flash Attention, and Liger kernels—remains efficient under distributed execution.</p> <div class="table-wrapper"><table style="width:75%;"> <colgroup> <col style="width: 7%" /> <col style="width: 6%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 9%" /> <col style="width: 6%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;"><strong>Num<br /> GPUs</strong></th> <th style="text-align: center;">Batch<br /> Size</th> <th style="text-align: center;">Model<br /> Precision</th> <th style="text-align: center;">Mixed<br /> Precision</th> <th style="text-align: center;">Attention<br /> Type</th> <th style="text-align: center;">Liger</th> <th style="text-align: center;"><strong>Training<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Memory<br /> (GB)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;"><strong>1</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>48,229</strong></td> <td style="text-align: center;"><strong>62.34</strong></td> </tr> <tr> <td style="text-align: center;"><strong>2</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>46,188</strong></td> <td style="text-align: center;"><strong>62.21</strong></td> </tr> <tr> <td style="text-align: center;"><strong>4</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>43,432</strong></td> <td style="text-align: center;"><strong>61.97</strong></td> </tr> <tr> <td style="text-align: center;"><strong>8</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>42,297</strong></td> <td style="text-align: center;"><strong>62.13</strong></td> </tr> <tr> <td style="text-align: center;"><strong>16</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>41,869</strong></td> <td style="text-align: center;"><strong>61.99</strong></td> </tr> <tr> <td style="text-align: center;"><strong>32</strong></td> <td style="text-align: center;">37</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">bf16</td> <td style="text-align: center;">sdpa</td> <td style="text-align: center;">true</td> <td style="text-align: center;"><strong>41,424</strong></td> <td style="text-align: center;"><strong>61.99</strong></td> </tr> </tbody> </table></div> <p><em>Table 15.10 – Per-GPU training throughput and memory usage when scaling training of the model across multiple GPUs on MareNostrum 5.</em></p> <p>GPU memory usage remains essentially constant at around 62 GB across all configurations, confirming that data parallelism does not introduce additional per-device memory pressure. This is an expected and desirable property of DDP, and it allows scaling decisions to be reasoned about independently of memory capacity constraints.</p> <p>Table 15.11 complements this view by presenting aggregated system-level performance. Total throughput scales from 48,229 tokens/s on one GPU to more than 1.32 million tokens/s on 32 GPUs, corresponding to a 27.48× speedup. Although this falls short of the theoretical ideal of 32×, the resulting parallel efficiency of 86% is excellent for distributed training at this scale.</p> <p>The progressive reduction in efficiency—from 100% on one GPU to 96% on two, 90% on four, and stabilizing around 86–88% at higher GPU counts—reflects the increasing impact of gradient synchronization and collective communication overheads. As the number of workers grows, All-Reduce operations become more expensive, and shared interconnect resources begin to dominate performance.</p> <div class="table-wrapper"><table style="width:58%;"> <colgroup> <col style="width: 7%" /> <col style="width: 12%" /> <col style="width: 13%" /> <col style="width: 12%" /> <col style="width: 12%" /> </colgroup> <thead> <tr> <th style="text-align: center;"><strong>Num<br /> GPUs</strong></th> <th style="text-align: center;"><strong>Per-GPU<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Total<br /> Throughput</strong></th> <th style="text-align: center;"><strong>Speedup vs 1 GPU</strong></th> <th style="text-align: center;"><strong>Efficiency (%)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">48,229</td> <td style="text-align: center;">48,229</td> <td style="text-align: center;">1.00×</td> <td style="text-align: center;">100%</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">46,188</td> <td style="text-align: center;">92,376</td> <td style="text-align: center;">1.92×</td> <td style="text-align: center;">96%</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">43,432</td> <td style="text-align: center;">173,728</td> <td style="text-align: center;">3.60×</td> <td style="text-align: center;">90%</td> </tr> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">42,297</td> <td style="text-align: center;">338,376</td> <td style="text-align: center;">7.01×</td> <td style="text-align: center;">88%</td> </tr> <tr> <td style="text-align: center;">16</td> <td style="text-align: center;">41,869</td> <td style="text-align: center;">669,904</td> <td style="text-align: center;">13.89×</td> <td style="text-align: center;">87%</td> </tr> <tr> <td style="text-align: center;">32</td> <td style="text-align: center;">41,424</td> <td style="text-align: center;">1,325,568</td> <td style="text-align: center;">27.48×</td> <td style="text-align: center;">86%</td> </tr> </tbody> </table></div> <p><em>Table 15.11 – Total training throughput, relative speedup, and parallel efficiency of distributed training using up to 32 GPUs. Efficiency is computed as Speedup divided by the number of GPUs.</em></p> <p>Nevertheless, the fact that efficiency remains above 85% even at 32 GPUs demonstrates that the training pipeline is well balanced between computation and communication. The chosen per-GPU batch size is sufficiently large to amortize synchronization costs, and the underlying interconnect and communication stack of MareNostrum 5 provide the bandwidth and latency required for efficient large-scale LLM training.</p> <p>Overall, these results show that the optimization strategy developed throughout this chapter not only maximizes single-GPU performance, but also translates effectively into high distributed scalability. This establishes a solid foundation for the cost-efficiency analysis that follows, where performance must be evaluated not only in terms of speed, but also in terms of economic efficiency.</p> <blockquote> <p><strong>Task 15.10 – Scaling LLaMA on Multiple GPUs</strong></p> <p>Scale the LLaMA training workload across multiple GPUs using the best single-GPU configuration obtained in the previous tasks.</p> <p>Run the training experiment using increasing numbers of GPUs (with 2, 4, 8, 16, and 32 GPUs) by adjust only #SBATCH –nodes and GPUS_PER_NODE and records:</p> <ul> <li> <p>Per-GPU training throughput.</p> </li> <li> <p>Total training throughput.</p> </li> <li> <p>Peak GPU memory usage.</p> </li> <li> <p>Global batch size (micro-batch size × number of GPUs)</p> </li> </ul> <p>Verify that your results are consistent with Tables 15.10 and 15.11 in terms of scaling trend, speedup, and efficiency.</p> <p>Analyze the results and answer explicitly:</p> <ul> <li> <p>How does LLaMA scale as additional GPUs are introduced?</p> </li> <li> <p>Which factors limit scaling efficiency in this case?</p> </li> <li> <p>At what point does adding more GPUs provide diminishing returns?</p> </li> </ul> </blockquote> <p><br /></p> <blockquote> <p><strong>Task 15.11 – Scaling OPT on Multiple GPUs</strong></p> <p>Repeat the multi-GPU scaling experiment using the OPT model, following the same methodology applied in Task 15.10, starting from the last optimized OPT configuration (bf16 + Flash Attention, without Liger). Keep all other parameters unchanged and scale only the number of nodes and GPUS_PER_NODE.</p> <p>Measure:</p> <ul> <li> <p>Per-GPU training throughput.</p> </li> <li> <p>Total training throughput.</p> </li> <li> <p>Peak GPU memory usage.</p> </li> <li> <p>Relative speedup vs. the OPT 1-GPU optimized baseline</p> </li> <li> <p>Parallel efficiency.</p> </li> </ul> </blockquote> <p><br /></p> <blockquote> <p><strong>Task 15.12 – Analysis and comparison of LLaMA and OPT</strong></p> <p>Using the results obtained for both models, analyze and discuss:</p> <ul> <li> <p>How close the observed speedup is to the theoretical ideal linear scaling in each case.</p> </li> <li> <p>Whether LLaMA exhibits better scalability than OPT, and why this may be happening.</p> </li> <li> <p>Whether communication overhead becomes the dominant bottleneck at large GPU counts for both models.</p> </li> <li> <p>Compare the per-GPU throughput degradation slope as GPU count increases, and relate it to gradient synchronization overheads.</p> </li> </ul> <p>Summarize your conclusions in a comparative table and a short scaling analysis report Which model offers better scalability?.</p> </blockquote> <p><br /></p> <p>The distributed scaling results presented above demonstrate that the optimized training workflow can achieve high throughput and strong parallel efficiency across multiple GPUs. However, these results also raise a broader and often overlooked question: <em>is higher performance always the right objective?</em></p> <p>In practice, training decisions are constrained not only by technical scalability, but also by cost, energy consumption, and operational efficiency. Adding more GPUs increases total throughput, but it also increases resource usage, queue time, and economic cost. Beyond a certain point, the marginal performance gains obtained from additional hardware may no longer justify their expense.</p> <p>As a result, performance must be evaluated in relation to an explicit purpose. For some workloads, minimizing time-to-train is critical; for others, maximizing throughput per unit cost or per unit energy is more appropriate. The optimal configuration therefore depends not only on how fast the system can run, but on what the training run is intended to achieve.</p> <p>In the next section, we examine training performance from a cost-efficiency perspective. Using the scaling results obtained above, we analyze how performance, resource usage, and economic cost interact, and identify configurations that provide the best trade-offs under realistic constraints.</p> <h2 id="cost-efficient-optimization-performance-per-euro"> <a href="#cost-efficient-optimization-performance-per-euro" class="anchor-heading" aria-labelledby="cost-efficient-optimization-performance-per-euro"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Cost-Efficient Optimization: Performance per Euro </h2> <p>Does using more GPUs always pay off in practice? Training large language models is not only a technical challenge—it is also an economic one. The scaling results presented in the previous section demonstrate that distributed training can be highly effective from a performance perspective. However, performance alone does not determine whether a given configuration is appropriate in real-world settings.</p> <p>In both academic and industrial environments, computational resources are finite. Optimization decisions must therefore account for <em>cost-efficiency</em>, not just raw throughput. In practical terms, this means understanding how much useful work is obtained per unit cost, and how this quantity evolves as the number of GPUs increases.</p> <p>This section reflects Foundational Performance Principle #4 (Scale Must Serve Purpose<strong>)</strong>. Scaling can be technically successful while being economically suboptimal: reductions in parallel efficiency translate directly into higher cost per processed token. In practice, the “best” configuration depends on the objective of the workload—minimizing time-to-solution, operating within a fixed budget, reducing energy consumption, or maximizing overall system utilization—rather than on achieving the highest possible throughput.</p> <p>When GPU usage is billed approximately linearly with time, as is common in cloud platforms and shared HPC systems such as MareNostrum 5, the cost model can be simplified. Under this assumption, total training cost is proportional to the number of GPUs multiplied by the execution time, while execution time itself is proportional to the total number of processed tokens divided by the achieved throughput.</p> <p>Under these conditions, minimizing training cost does not reduce to maximizing total throughput. Instead, it requires maximizing the amount of useful work obtained <em>per GPU-hour</em>. As a result, configurations that deliver the highest absolute throughput may still be economically inefficient if they do so at the expense of rapidly declining per-GPU efficiency.</p> <p>The scaling results obtained in the previous section reveal a clear trade-off. Although total throughput increases nearly linearly with the number of GPUs, per-GPU efficiency gradually decreases due to synchronization and communication overheads. This leads to diminishing returns in economic efficiency as more GPUs are added: training completes sooner in wall-clock time, but the cost per trained token increases.</p> <p>A clarification about the metric is useful. Under the simplifying assumption of linear billing (a constant €/GPU-hour independent of the GPU count), the total cost of a training run is proportional to N × time, where N is the number of GPUs. Since training time is proportional to tokens divided by total throughput, a normalized “tokens per euro” proxy becomes proportional to Total Throughput divided by the number of GPUs.</p> <p>In other words, under linear billing, cost-efficiency is governed by how much throughput per GPU degrades as we scale out. This leads to an important and intuitive conclusion: any loss in parallel efficiency directly translates into a loss in economic efficiency. This is why the trend observed in Table 15.12 mirrors the parallel-efficiency trend reported in the previous section.</p> <div class="table-wrapper"><table style="width:68%;"> <colgroup> <col style="width: 7%" /> <col style="width: 17%" /> <col style="width: 23%" /> <col style="width: 19%" /> </colgroup> <thead> <tr> <th style="text-align: center;"><strong>Num<br /> GPUs</strong></th> <th style="text-align: center;"><strong>Total Throughput</strong></th> <th style="text-align: center;"><strong>Efficiency (Tokens/s/GPU)</strong></th> <th style="text-align: center;"><strong>Cost Efficiency (Tokens/s/€)</strong></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">48,229</td> <td style="text-align: center;">100%</td> <td style="text-align: center;">1.00×</td> </tr> <tr> <td style="text-align: center;">2</td> <td style="text-align: center;">92,376</td> <td style="text-align: center;">96%</td> <td style="text-align: center;">0.96×</td> </tr> <tr> <td style="text-align: center;">4</td> <td style="text-align: center;">173,728</td> <td style="text-align: center;">90%</td> <td style="text-align: center;">0.90×</td> </tr> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">338,376</td> <td style="text-align: center;">88%</td> <td style="text-align: center;">0.88×</td> </tr> <tr> <td style="text-align: center;">16</td> <td style="text-align: center;">669,904</td> <td style="text-align: center;">87%</td> <td style="text-align: center;">0.87×</td> </tr> <tr> <td style="text-align: center;">32</td> <td style="text-align: center;">1,325,568</td> <td style="text-align: center;">86%</td> <td style="text-align: center;">0.86×</td> </tr> </tbody> </table></div> <p><em>Table 15.12 – Cost-efficiency proxy under linear billing: normalized throughput per GPU (equivalently, normalized tokens/s/€ when cost scales linearly with GPU-hours).</em></p> <p>Table 15.12 quantifies this effect by normalizing throughput with respect to GPU usage, yielding a proxy metric for cost-efficiency. As shown in both the table and Figure 15.1, cost-efficiency decreases monotonically as the number of GPUs increases. While a single GPU provides the highest efficiency per euro, configurations with a moderate number of GPUs—such as 4 or 8—often represent effective compromises, balancing turnaround time, budget constraints, and energy consumption.</p> <p><img src="images/ch15/media/image1.png" style="width:4.97281in;height:2.77004in" alt="A graph with a line AI-generated content may be incorrect." /></p> <p><em>Figure 15.1 – Cost-efficiency of training (proxy metric: tokens/s/€). Although total throughput scales, the efficiency per euro slightly declines with more GPUs.</em></p> <p>This analysis highlights a key principle in large-scale AI training: faster is not always cheaper. Under tight budgetary or sustainability constraints, moderately parallel configurations can offer the best compromise between time-to-solution and economic efficiency.</p> <p>An important observation is that the same scaling results can justify very different decisions depending on the training objective. The performance curves shown in Tables 15.10–15.12 do not prescribe a single “optimal” GPU count; instead, they provide a quantitative basis for purpose-driven choices.</p> <p>If the primary goal is to minimize wall-clock time, using the largest feasible number of GPUs may be justified despite the loss in efficiency. If, instead, the goal is to maximize throughput per euro or to operate under a fixed computational budget, configurations with fewer GPUs may be preferable. The data remains unchanged, but the decision varies with the purpose.</p> <p>In practice, different training scenarios naturally favor different scaling choices. During early experimentation or hyperparameter exploration, smaller GPU counts often provide better cost-efficiency and scheduling flexibility. In contrast, final production training runs may prioritize time-to-solution and justify lower efficiency at larger scale.</p> <p>This reinforces a central lesson of this chapter: scalability is not an absolute goal, but a means to satisfy a specific operational purpose.</p> <blockquote> <p><strong>Task 15.13 – Cost-Efficiency Analysis for OPT</strong></p> <p>Using the distributed scaling results obtained for OPT 1.3B in Task 15.11, build the cost-efficiency table equivalent to Table 15.12.</p> <p>Proceed as follows:</p> <ul> <li> <p>Use the measured total throughput values for 1, 2, 4, 8, 16, and 32 GPUs.</p> </li> <li> <p>Normalize all values with respect to the single-GPU case.</p> </li> <li> <p>Compute for each configuration: relative throughput, parallel efficiency, and relative cost efficiency (tokens/s/€).</p> </li> </ul> <p>Present your results in a table analogous to Table 15.12, and compare them with the LLaMA-based cost-efficiency analysis.</p> <p>Finally, compare the economic scaling behavior of LLaMA and OPT and discuss:</p> <ul> <li> <p>Which model exhibits better cost-efficiency at scale.</p> </li> <li> <p>Whether the optimal “sweet spot” in number of GPUs shifts between both models.</p> </li> </ul> </blockquote> <p><br /></p> <blockquote> <p><strong>Task 15.14 – Final Reflections and Cost–Performance Analysis</strong></p> <p>Summarize and critically analyze your findings from this lab using the following guiding questions. Your discussion should be quantitative whenever possible, supported by the measurements obtained throughout the chapter for both LLaMA 3.2 1B and OPT 1.3B.</p> <ul> <li> <p>What throughput improvement did you achieve in Task 15.9 compared to the original baseline in Task 15.1? Express the improvement as a multiplicative factor.</p> </li> <li> <p>Which optimization stage produced the largest single performance jump (mixed precision, full bf16 model precision, Flash Attention, or Liger)? Why do you think this optimization was so impactful at the hardware level?</p> </li> <li> <p>If the budget is strictly limited, which configuration offers the best performance per euro, and why?</p> </li> <li> <p>Considering performance, cost, and energy efficiency together, which configuration would you choose in a real-world production scenario, and why?</p> </li> <li> <p>Conclude with your perspective on the importance of performance tuning in LLM training workflows, and reflect on how the insights gained in this lab can be applied to other Transformer-based models.</p> </li> </ul> </blockquote> <p>This chapter has demonstrated the value of progressive, layered optimization—starting from a single GPU and extending to distributed environments. Through careful tuning of model precision, attention kernels, and distributed training settings, we achieved:</p> <ul> <li> <p>4.5× improvement in throughput on a single GPU via software-level optimizations.</p> </li> <li> <p>27.5× speedup when scaling across 32 GPUs with minimal code changes.</p> </li> <li> <p>High parallel efficiency (≥86%) thanks to proper batch sizing and use of communication-efficient kernels.</p> </li> <li> <p>A clear view of cost-efficiency trade-offs, reinforcing the importance of balancing speed with resource constraints.</p> </li> </ul> <p>In large-scale HPC environments, these optimizations translate into faster turnaround<strong>,</strong> lower energy use, and reduced cost per experiment—making AI research more accessible and sustainable.</p> <p>Importantly, these performance gains were achieved without modifying the training script itself, thanks to the robustness of PyTorch DDP and Hugging Face’s Trainer class—underscoring how the right software stack simplifies scalable LLM training on HPC systems.</p> <p>Part V brought together all the foundational elements introduced throughout the book—software environments, hardware-aware optimization, distributed training—to tackle the complexity of training state-of-the-art LLMs. By combining empirical benchmarks with conceptual clarity, we hope this final section enables readers to navigate real-world challenges in AI-scale supercomputing.</p> <p>Viewed through the lens of the four Foundational Performance Principles introduced throughout the book, this chapter presents a coherent performance narrative. We begin by amortizing overheads and unlocking accelerator efficiency, then exploit hardware-specific capabilities through co-designed kernels and precision modes, ensure that computation and synchronization remain balanced at scale, and finally select the GPU count that best serves the intended objective under cost and energy constraints.</p> <p>Together, these results illustrate that effective LLM training on supercomputing platforms is not about blindly maximizing scale, but about making informed, purpose-driven decisions grounded in system behavior and economic reality.</p> <h2 id="key-takeaways-from-chapter-15"> <a href="#key-takeaways-from-chapter-15" class="anchor-heading" aria-labelledby="key-takeaways-from-chapter-15"><svg viewBox="0 0 16 16" aria-hidden="true"><use xlink:href="#svg-link"></use></svg></a> Key Takeaways from Chapter 15 </h2> <ul> <li> <p>Training efficiency is as critical as model accuracy when working with Large Language Models. This chapter emphasized extracting maximumER maximum performance per GPU and achieving efficient scaling across multiple GPUs using modern HPC software stacks.</p> </li> <li> <p>The chapter started from a transparent and reproducible baseline configuration, progressively applying layered software-level optimizations so that performance gains could be clearly attributed to specific system-level decisions.</p> </li> <li> <p>Increasing batch size proved effective for amortizing fixed overheads and improving GPU utilization, while rapidly exposing GPU memory capacity as a fundamental limiting factor.</p> </li> <li> <p>Enabling mixed precision improved computational efficiency and throughput, while revealing that overall memory savings are often constrained by optimizer states and runtime allocations rather than by activations alone.</p> </li> <li> <p>Switching to full bf16 model precision significantly reduced structural memory pressure and enabled further batch size scaling, at the cost of reduced numerical safety margins that must be managed carefully.</p> </li> <li> <p>Replacing standard attention mechanisms with Flash Attention (sdpa) delivered a major performance inflection point, drastically reducing memory traffic and shifting execution toward a more compute-efficient regime.</p> </li> <li> <p>Enabling Triton-based Liger kernels produced the largest single performance gain, yielding a 4.5× throughput improvement over the baseline on a single NVIDIA H100 GPU and enabling batch sizes more than six times larger—when supported by the model architecture.</p> </li> <li> <p>The final optimized single-GPU configuration achieved over 48,000 tokens/s, compared to approximately 10,500 tokens/s at baseline, demonstrating the impact of hardware-aware, kernel-level optimizations without modifying the Python training code.</p> </li> <li> <p>Scaling this optimized configuration across up to 32 GPUs using PyTorch Distributed Data Parallel resulted in near-linear total throughput growth, with parallel efficiency remaining above 85%.</p> </li> <li> <p>As GPU count increased, per-GPU efficiency gradually declined due to communication and synchronization overheads, underscoring the importance of balancing computation and collective communication at scale.</p> </li> <li> <p>Cost-efficiency analysis showed that faster training is not always cheaper: while large GPU counts minimize wall-clock time, configurations with 4 or 8 GPUs often provide a better trade-off between time-to-solution, cost, and energy consumption.</p> </li> <li> <p>Taken together, the experiments in this chapter can be interpreted through the lens of the Foundational Performance Principles introduced earlier in the book. The progression from batch size scaling to kernel-level optimization reflects the amortization of fixed overheads; the impact of precision modes, Flash Attention, and Liger kernels highlights the role of hardware–software co-design; the distributed scaling results illustrate the need for balanced computation and communication pipelines; and the cost-efficiency analysis reinforces that scale must ultimately serve a clearly defined purpose.</p> </li> <li> <p>Overall, this chapter demonstrated the importance of layered, system-aware optimization. Effective large-scale LLM training requires first understanding and optimizing single-GPU performance, and then scaling in a way that aligns with the intended performance, cost, and resource objectives.</p> </li> </ul> <p>.</p> <div class="footnotes" role="doc-endnotes"> <ol> <li id="fn:1"> <p>This analysis will allow you to assess whether the benefits and limitations of mixed precision generalize across different transformer architectures, even when model sizes are relatively close. <a href="#fnref:1" class="reversefootnote" role="doc-backlink">&#8617;</a></p> </li> </ol> </div> </main> <hr> <footer> <div class="d-md-none mt-4 fs-2"> This site uses <a href="https://github.com/just-the-docs/just-the-docs">Just the Docs</a>, a documentation theme for Jekyll. </div> </footer> </div> </div> <div class="search-overlay"></div> </div> </body> </html>
