// Seed: 1520871114
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input supply1 id_5
);
  assign id_2 = id_5;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_1  = 32'd79,
    parameter id_10 = 32'd77,
    parameter id_3  = 32'd85,
    parameter id_4  = 32'd36
) (
    output tri1 id_0,
    input  wire _id_1
    , _id_3
);
  module_0 modCall_1 ();
  logic _id_4, id_5, id_6, id_7, id_8, id_9, _id_10, id_11;
  logic id_12;
  ;
  parameter id_13 = 1;
  tri1 [1 'd0 : 1] id_14;
  logic [id_4 : id_10  ==  1] id_15;
  assign id_14 = 1;
  assign id_5  = {-1, module_2};
  logic [id_3  +  -1 : 1  * ""] id_16;
  wire id_17;
  logic [1 'h0 : id_1] id_18, id_19;
endmodule
