vlib Lab2Test
vlog Lab2Test.v
vsim muxGates
log {/*}
add wave {/*}

force {pin1} 0
run 10ns

force {pin3} 0
run 10ns

force {pin5} 0
run 10ns

force {pin8} 0
run 10ns

force {pin10} 0
run 10ns

force {pin12} 0
run 10ns