

================================================================
== Vitis HLS Report for 'beamformer_top_Pipeline_weight_load'
================================================================
* Date:           Sat Feb 28 17:35:08 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        beamforming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.674 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4098|     4098|  13.646 us|  13.646 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- weight_load  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      56|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      60|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      60|     101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |idx_2_fu_216_p2                   |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_210_p2              |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln128_fu_244_p2              |      icmp|   0|  0|   9|           2|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  56|          31|          20|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_1     |   9|          2|   13|         26|
    |idx_fu_82                  |   9|          2|   13|         26|
    |weight_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln128_reg_307       |   1|   0|    1|          0|
    |idx_fu_82                |  13|   0|   13|          0|
    |k_reg_294                |  10|   0|   10|          0|
    |tmp_1_reg_311            |   1|   0|    1|          0|
    |tmp_s_reg_315            |  16|   0|   16|          0|
    |trunc_ln128_reg_299      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|   60|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  beamformer_top_Pipeline_weight_load|  return value|
|weight_stream_TVALID   |   in|    1|        axis|               weight_stream_V_data_V|       pointer|
|weight_stream_TDATA    |   in|   32|        axis|               weight_stream_V_data_V|       pointer|
|weights_im_3_address0  |  out|   10|   ap_memory|                         weights_im_3|         array|
|weights_im_3_ce0       |  out|    1|   ap_memory|                         weights_im_3|         array|
|weights_im_3_we0       |  out|    1|   ap_memory|                         weights_im_3|         array|
|weights_im_3_d0        |  out|   16|   ap_memory|                         weights_im_3|         array|
|weights_im_2_address0  |  out|   10|   ap_memory|                         weights_im_2|         array|
|weights_im_2_ce0       |  out|    1|   ap_memory|                         weights_im_2|         array|
|weights_im_2_we0       |  out|    1|   ap_memory|                         weights_im_2|         array|
|weights_im_2_d0        |  out|   16|   ap_memory|                         weights_im_2|         array|
|weights_im_1_address0  |  out|   10|   ap_memory|                         weights_im_1|         array|
|weights_im_1_ce0       |  out|    1|   ap_memory|                         weights_im_1|         array|
|weights_im_1_we0       |  out|    1|   ap_memory|                         weights_im_1|         array|
|weights_im_1_d0        |  out|   16|   ap_memory|                         weights_im_1|         array|
|weights_im_address0    |  out|   10|   ap_memory|                           weights_im|         array|
|weights_im_ce0         |  out|    1|   ap_memory|                           weights_im|         array|
|weights_im_we0         |  out|    1|   ap_memory|                           weights_im|         array|
|weights_im_d0          |  out|   16|   ap_memory|                           weights_im|         array|
|weights_re_3_address0  |  out|   10|   ap_memory|                         weights_re_3|         array|
|weights_re_3_ce0       |  out|    1|   ap_memory|                         weights_re_3|         array|
|weights_re_3_we0       |  out|    1|   ap_memory|                         weights_re_3|         array|
|weights_re_3_d0        |  out|   16|   ap_memory|                         weights_re_3|         array|
|weights_re_2_address0  |  out|   10|   ap_memory|                         weights_re_2|         array|
|weights_re_2_ce0       |  out|    1|   ap_memory|                         weights_re_2|         array|
|weights_re_2_we0       |  out|    1|   ap_memory|                         weights_re_2|         array|
|weights_re_2_d0        |  out|   16|   ap_memory|                         weights_re_2|         array|
|weights_re_1_address0  |  out|   10|   ap_memory|                         weights_re_1|         array|
|weights_re_1_ce0       |  out|    1|   ap_memory|                         weights_re_1|         array|
|weights_re_1_we0       |  out|    1|   ap_memory|                         weights_re_1|         array|
|weights_re_1_d0        |  out|   16|   ap_memory|                         weights_re_1|         array|
|weights_re_address0    |  out|   10|   ap_memory|                           weights_re|         array|
|weights_re_ce0         |  out|    1|   ap_memory|                           weights_re|         array|
|weights_re_we0         |  out|    1|   ap_memory|                           weights_re|         array|
|weights_re_d0          |  out|   16|   ap_memory|                           weights_re|         array|
|weight_stream_TREADY   |  out|    1|        axis|               weight_stream_V_last_V|       pointer|
|weight_stream_TLAST    |   in|    1|        axis|               weight_stream_V_last_V|       pointer|
|weight_stream_TKEEP    |   in|    4|        axis|               weight_stream_V_keep_V|       pointer|
|weight_stream_TSTRB    |   in|    4|        axis|               weight_stream_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

