module wideexpr_00794(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {1{((4'sb0000)<<<((ctrl[6]?1'b0:(ctrl[4]?6'sb000110:s6))))>>((ctrl[3]?(ctrl[7]?(4'sb0010)<<<(5'sb01111):(ctrl[6]?6'sb111000:5'sb10001)):-((ctrl[7]?6'sb100110:s2))))}};
  assign y1 = {1{($unsigned(({4{-(~(s6))}})>>>({4{$unsigned((s7)<<(5'sb01000))}})))+(((ctrl[0]?{3{{$signed(1'sb1),-(s1),$signed(4'sb0110)}}}:({4{$signed(u2)}})<<(6'sb010011)))<<($unsigned(({3{(ctrl[3]?u7:s1)}})-(~&(s3)))))}};
  assign y2 = ((ctrl[3]?{2{~|((u2)^(u0))}}:2'b10))>>((s6)>=({s4,s5}));
  assign y3 = s2;
  assign y4 = 2'b01;
  assign y5 = &(6'b110111);
  assign y6 = $signed(((2'sb10)<<<(({(ctrl[0]?s7:(s3)<<((5'b01111)>>((3'sb111)+(s6)))),4'sb0011,({$signed((s7)+(s4)),1'b0,{1'sb0,3'sb100},$signed((s6)<=(6'sb011011))})+($unsigned(({4'sb0001})>=((s6)!=(6'sb101010))))})+(($unsigned((ctrl[5]?{(s5)<<(4'b0001),(ctrl[4]?4'sb0011:1'sb0),(u3)!=(4'b1010)}:+(5'sb00010))))>>(((((s3)<<(s1))-(-(6'sb101001)))==(3'sb101))|(($unsigned((ctrl[2]?u2:u1)))+((ctrl[1]?-(s0):(s7)==(s2))))))))+((1'sb0)<<(s0)));
  assign y7 = ($unsigned((2'sb10)<<<((s2)>>((ctrl[1]?$signed(((s6)<<(s1))>>((s3)+(s1))):(ctrl[6]?+($signed(u0)):s7))))))<<(s3);
endmodule
