INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:39:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 buffer12/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 1.441ns (21.034%)  route 5.410ns (78.966%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1792, unset)         0.508     0.508    buffer12/clk
    SLICE_X20Y134        FDRE                                         r  buffer12/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y134        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer12/outs_reg[0]/Q
                         net (fo=7, routed)           0.711     1.473    buffer14/control/a_reg_reg[5][0]
    SLICE_X36Y134        LUT3 (Prop_lut3_I2_O)        0.043     1.516 r  buffer14/control/r_loadAddr[0]_INST_0_i_1/O
                         net (fo=13, routed)          0.711     2.227    buffer14/control/dataReg_reg[0]
    SLICE_X21Y134        LUT6 (Prop_lut6_I2_O)        0.043     2.270 r  buffer14/control/out0_valid_INST_0_i_1/O
                         net (fo=8, routed)           0.398     2.668    buffer29/fifo/Memory_reg[0][0]_0
    SLICE_X16Y134        LUT3 (Prop_lut3_I0_O)        0.051     2.719 r  buffer29/fifo/memEnd_valid_i_3/O
                         net (fo=7, routed)           0.341     3.061    control_merge0/tehb/control/transmitValue_reg_2
    SLICE_X18Y135        LUT6 (Prop_lut6_I1_O)        0.132     3.193 r  control_merge0/tehb/control/fullReg_i_3__3/O
                         net (fo=9, routed)           0.289     3.482    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_1
    SLICE_X11Y135        LUT5 (Prop_lut5_I4_O)        0.043     3.525 f  control_merge0/fork_valid/generateBlocks[0].regblock/Full_i_2__0/O
                         net (fo=5, routed)           0.225     3.750    fork4/control/generateBlocks[1].regblock/Empty_reg_2
    SLICE_X11Y137        LUT4 (Prop_lut4_I3_O)        0.043     3.793 f  fork4/control/generateBlocks[1].regblock/p_loadEn_INST_0_i_3/O
                         net (fo=3, routed)           0.144     3.937    fork4/control/generateBlocks[1].regblock/Empty_reg_1
    SLICE_X11Y137        LUT3 (Prop_lut3_I1_O)        0.048     3.985 r  fork4/control/generateBlocks[1].regblock/p_loadEn_INST_0_i_1/O
                         net (fo=23, routed)          0.674     4.659    fork4/control/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X8Y148         LUT2 (Prop_lut2_I0_O)        0.131     4.790 r  fork4/control/generateBlocks[1].regblock/stq_addr_0_q[4]_i_3/O
                         net (fo=21, routed)          0.749     5.539    fork4/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X4Y159         LUT2 (Prop_lut2_I0_O)        0.133     5.672 f  fork4/control/generateBlocks[1].regblock/TEMP_9_double_out_01_carry_i_9/O
                         net (fo=12, routed)          0.467     6.139    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/buffer7_outs_valid
    SLICE_X2Y162         LUT3 (Prop_lut3_I0_O)        0.126     6.265 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     6.265    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_i_5__0_n_0
    SLICE_X2Y162         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.438 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.438    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X2Y163         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.540 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1/O[0]
                         net (fo=1, routed)           0.314     6.854    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/TEMP_9_double_out_01_carry__1_n_7
    SLICE_X3Y163         LUT6 (Prop_lut6_I5_O)        0.119     6.973 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_sta_dispatcher/stq_addr_2_q[4]_i_1__0/O
                         net (fo=6, routed)           0.386     7.359    lsq3/handshake_lsq_lsq3_core/stq_addr_wen_2
    SLICE_X3Y167         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1792, unset)         0.483    11.183    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X3Y167         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X3Y167         FDRE (Setup_fdre_C_CE)      -0.194    10.953    lsq3/handshake_lsq_lsq3_core/stq_addr_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  3.594    




