// Seed: 2375120371
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  logic id_4;
  assign id_1 = 1 != id_4;
  logic id_5;
  always @(posedge id_3) begin
    id_1 = 1;
    id_1 <= 1;
    id_5 = 1;
  end
endmodule
