c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/I pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O -2147483647 -2147483647 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/I       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/I pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O       3150       3150 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/I       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/QPLL1CLK       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/I pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O       3150       3150 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/I       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK -2147483647 -2147483647 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK -2147483647 -2147483647 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLKMONITOR       6140       6140 -2147483648 -2147483648
c      sys_clk_gt pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2       4700       4700 -2147483648 -2147483648
t pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_phy_rdy_reg[0]/D       3470 -2147483648 -2147483648       3470
c         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/idle_reg/C      12550      12550 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C       4700       4700 -2147483648 -2147483648
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/rxcdrhold_i/sync_rxcdrhold_req/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txsync_done/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D      17040 -2147483648 -2147483648      17040
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_txprogdivresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D      16370 -2147483648 -2147483648      16370
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_rxresetdone/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg_reg/C pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_prst_n/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2 pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D      15230 -2147483648 -2147483648      15230
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_gtpowergood/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[7].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[6].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
s         sys_clk pcie3_ip_i/inst/gt_top_i/phy_rst_i/sync_cplllock/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[7].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[6].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[4].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[2].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[1].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_txeq_i/sync_coeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txpreset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       3560 -2147483648 -2147483648       3560
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_txcoeff/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_preset/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[5].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[4].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[3].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[2].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_lffs/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[1].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
t pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       3470 -2147483648 -2147483648       3470
s pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O pcie3_ip_i/inst/gt_top_i/phy_lane[0].phy_rxeq_i/sync_ctrl/sync_vec[0].sync_cell_i/sync_reg[0]/D       -590 -2147483648 -2147483648       -590
c  dma_soft_reset     axi_aresetn        330        330 -2147483648 -2147483648
c dma_bridge_resetn  dma_soft_reset        330        330 -2147483648 -2147483648
c s_axis_rc\.tready[0] s_axis_rc_tready_out       4800       4800 -2147483648 -2147483648
c dma_bridge_resetn s_axis_rc_tready_out        330        330 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK int_qpll1outclk_out[0]          0          0 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTCLK int_qpll1outclk_out[1]          0          0 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[0].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK int_qpll1outrefclk_out[0]          0          0 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/design_1_xdma_0_1_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.design_1_xdma_0_1_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[1].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/QPLL1OUTREFCLK int_qpll1outrefclk_out[1]          0          0 -2147483648 -2147483648
c pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O        user_clk          0          0 -2147483648 -2147483648
