// Seed: 3033756947
module module_0;
  initial $display;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output logic id_2
);
  always @(posedge 1 or id_0)
    if (id_0) begin
      assert (id_1);
    end else id_2 <= 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  `define pp_8 0
  module_0();
  always @(id_4) #1;
  and (id_1, id_2, id_4, id_7);
endmodule
