#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdd6f08ecc0 .scope module, "CPU_sim_1" "CPU_sim_1" 2 5;
 .timescale -9 -12;
v0x7fdd6f0c08b0_0 .net "ALU_result", 31 0, v0x7fdd6f0b20e0_0;  1 drivers
v0x7fdd6f0c0940_0 .net "DataBus", 31 0, v0x7fdd6f0b4730_0;  1 drivers
v0x7fdd6f0c09e0_0 .net "ReadData1", 31 0, L_0x7fdd6f0c3be0;  1 drivers
v0x7fdd6f0c0af0_0 .net "ReadData2", 31 0, L_0x7fdd6f0c4350;  1 drivers
v0x7fdd6f0c0c00_0 .var "Reset", 0 0;
v0x7fdd6f0c0d90_0 .var "clk", 0 0;
v0x7fdd6f0c0e20_0 .net "currentIAddr", 31 0, v0x7fdd6f0bc3e0_0;  1 drivers
v0x7fdd6f0c0eb0_0 .net "nextIAddr", 31 0, v0x7fdd6f0bbdf0_0;  1 drivers
v0x7fdd6f0c0f40_0 .net "rs", 4 0, L_0x7fdd6f0c1fe0;  1 drivers
v0x7fdd6f0c0fd0_0 .net "rt", 4 0, L_0x7fdd6f0c2080;  1 drivers
S_0x7fdd6f049d20 .scope module, "uut" "top_CPU" 2 12, 3 20 0, S_0x7fdd6f08ecc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 32 "currentIAddr";
    .port_info 3 /OUTPUT 32 "nextIAddr";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
    .port_info 8 /OUTPUT 32 "ALU_result";
    .port_info 9 /OUTPUT 32 "DataBus";
v0x7fdd6f0be090_0 .net "ADR_out", 31 0, v0x7fdd6f0b1740_0;  1 drivers
v0x7fdd6f0be120_0 .net "ALUOp", 2 0, v0x7fdd6f0b3340_0;  1 drivers
v0x7fdd6f0be1b0_0 .net "ALUSrcA", 0 0, v0x7fdd6f0b3410_0;  1 drivers
v0x7fdd6f0be280_0 .net "ALUSrcB", 0 0, v0x7fdd6f0b34a0_0;  1 drivers
v0x7fdd6f0be350_0 .net "ALU_inA", 31 0, L_0x7fdd6f0c7760;  1 drivers
v0x7fdd6f0be460_0 .net "ALU_inB", 31 0, L_0x7fdd6f0c7cb0;  1 drivers
v0x7fdd6f0be530_0 .net "ALU_result", 31 0, v0x7fdd6f0b20e0_0;  alias, 1 drivers
v0x7fdd6f0be640_0 .net "ALU_sign", 0 0, L_0x7fdd6f0c4830;  1 drivers
v0x7fdd6f0be6d0_0 .net "ALU_zero", 0 0, L_0x7fdd6f0c4750;  1 drivers
v0x7fdd6f0be7e0_0 .net "ALUoutDR_out", 31 0, v0x7fdd6f0b27f0_0;  1 drivers
v0x7fdd6f0be870_0 .net "BDR_out", 31 0, v0x7fdd6f0b2d30_0;  1 drivers
v0x7fdd6f0be940_0 .net "DBDataSrc", 0 0, v0x7fdd6f0b3550_0;  1 drivers
v0x7fdd6f0bea10_0 .net "DataBus", 31 0, v0x7fdd6f0b4730_0;  alias, 1 drivers
v0x7fdd6f0beae0_0 .net "DataBus_before", 31 0, L_0x7fdd6f0c8010;  1 drivers
v0x7fdd6f0bebb0_0 .net "DataOut", 31 0, L_0x7fdd6f0c5eb0;  1 drivers
v0x7fdd6f0bec80_0 .net "ExtSel", 0 0, v0x7fdd6f0b35f0_0;  1 drivers
v0x7fdd6f0bed50_0 .net "IDataOut", 31 0, L_0x7fdd6f0c3070;  1 drivers
v0x7fdd6f0bef20_0 .net "IRWre", 0 0, v0x7fdd6f0b36d0_0;  1 drivers
L_0x7fdd6e673008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0befb0_0 .net "InsMemRW", 0 0, L_0x7fdd6e673008;  1 drivers
v0x7fdd6f0bf040_0 .net "PCSrc", 1 0, v0x7fdd6f0b3810_0;  1 drivers
v0x7fdd6f0bf0d0_0 .net "PCWre", 0 0, v0x7fdd6f0b38c0_0;  1 drivers
v0x7fdd6f0bf1a0_0 .net "ReadData1", 31 0, L_0x7fdd6f0c3be0;  alias, 1 drivers
v0x7fdd6f0bf230_0 .net "ReadData2", 31 0, L_0x7fdd6f0c4350;  alias, 1 drivers
v0x7fdd6f0bf2c0_0 .net "RegDst", 1 0, v0x7fdd6f0b39d0_0;  1 drivers
v0x7fdd6f0bf390_0 .net "RegWre", 0 0, v0x7fdd6f0b3a70_0;  1 drivers
v0x7fdd6f0bf460_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  1 drivers
v0x7fdd6f0bf4f0_0 .net "WrRegDSrc", 0 0, v0x7fdd6f0b3b10_0;  1 drivers
v0x7fdd6f0bf5c0_0 .net "WriteData", 31 0, L_0x7fdd6f0c72e0;  1 drivers
v0x7fdd6f0bf690_0 .net "WriteReg", 5 0, L_0x7fdd6f0c6f60;  1 drivers
L_0x7fdd6e673ab8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bf720_0 .net/2u *"_ivl_12", 31 0, L_0x7fdd6e673ab8;  1 drivers
L_0x7fdd6e673b00 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bf7b0_0 .net/2u *"_ivl_16", 31 0, L_0x7fdd6e673b00;  1 drivers
v0x7fdd6f0bf840_0 .net *"_ivl_18", 31 0, L_0x7fdd6f0c68f0;  1 drivers
v0x7fdd6f0bf8d0_0 .net *"_ivl_20", 31 0, L_0x7fdd6f0c6a30;  1 drivers
v0x7fdd6f0bede0_0 .net *"_ivl_22", 29 0, L_0x7fdd6f0c6990;  1 drivers
L_0x7fdd6e673b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bfb60_0 .net *"_ivl_24", 1 0, L_0x7fdd6e673b48;  1 drivers
v0x7fdd6f0bfbf0_0 .net *"_ivl_29", 3 0, L_0x7fdd6f0c6c90;  1 drivers
v0x7fdd6f0bfc80_0 .net *"_ivl_31", 25 0, L_0x7fdd6f0c6d30;  1 drivers
L_0x7fdd6e673b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bfd10_0 .net/2u *"_ivl_32", 1 0, L_0x7fdd6e673b90;  1 drivers
L_0x7fdd6e673c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bfda0_0 .net *"_ivl_43", 0 0, L_0x7fdd6e673c20;  1 drivers
L_0x7fdd6e673cf8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bfe30_0 .net/2u *"_ivl_45", 31 0, L_0x7fdd6e673cf8;  1 drivers
L_0x7fdd6e673dd0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bfec0_0 .net/2u *"_ivl_49", 26 0, L_0x7fdd6e673dd0;  1 drivers
v0x7fdd6f0bff50_0 .net *"_ivl_52", 4 0, L_0x7fdd6f0c7840;  1 drivers
v0x7fdd6f0bffe0_0 .net "bincode", 31 0, v0x7fdd6f0b7380_0;  1 drivers
v0x7fdd6f0c0070_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  1 drivers
v0x7fdd6f0c0100_0 .net "currentIAddr", 31 0, v0x7fdd6f0bc3e0_0;  alias, 1 drivers
v0x7fdd6f0c0190_0 .net "extended", 31 0, v0x7fdd6f0b7820_0;  1 drivers
v0x7fdd6f0c0260_0 .net "immediate", 15 0, L_0x7fdd6f0c22c0;  1 drivers
v0x7fdd6f0c02f0_0 .net "mRD", 0 0, v0x7fdd6f0b3c40_0;  1 drivers
v0x7fdd6f0c03c0_0 .net "mWR", 0 0, v0x7fdd6f0b3ce0_0;  1 drivers
v0x7fdd6f0c0490_0 .net "nextIAddr", 31 0, v0x7fdd6f0bbdf0_0;  alias, 1 drivers
v0x7fdd6f0c0560_0 .net "opcode", 5 0, L_0x7fdd6f0c1ec0;  1 drivers
v0x7fdd6f0c05f0_0 .net "rd", 4 0, L_0x7fdd6f0c2220;  1 drivers
v0x7fdd6f0c0680_0 .net "rs", 4 0, L_0x7fdd6f0c1fe0;  alias, 1 drivers
v0x7fdd6f0c0710_0 .net "rt", 4 0, L_0x7fdd6f0c2080;  alias, 1 drivers
L_0x7fdd6f0c1ec0 .part v0x7fdd6f0b7380_0, 26, 6;
L_0x7fdd6f0c1fe0 .part v0x7fdd6f0b7380_0, 21, 5;
L_0x7fdd6f0c2080 .part v0x7fdd6f0b7380_0, 16, 5;
L_0x7fdd6f0c2220 .part v0x7fdd6f0b7380_0, 11, 5;
L_0x7fdd6f0c22c0 .part v0x7fdd6f0b7380_0, 0, 16;
L_0x7fdd6f0c4470 .part L_0x7fdd6f0c6f60, 0, 5;
L_0x7fdd6f0c66f0 .arith/sum 32, v0x7fdd6f0bc3e0_0, L_0x7fdd6e673ab8;
L_0x7fdd6f0c68f0 .arith/sum 32, v0x7fdd6f0bc3e0_0, L_0x7fdd6e673b00;
L_0x7fdd6f0c6990 .part v0x7fdd6f0b7820_0, 0, 30;
L_0x7fdd6f0c6a30 .concat [ 2 30 0 0], L_0x7fdd6e673b48, L_0x7fdd6f0c6990;
L_0x7fdd6f0c6b50 .arith/sum 32, L_0x7fdd6f0c68f0, L_0x7fdd6f0c6a30;
L_0x7fdd6f0c6c90 .part v0x7fdd6f0bc3e0_0, 28, 4;
L_0x7fdd6f0c6d30 .part v0x7fdd6f0b7380_0, 0, 26;
L_0x7fdd6f0c6e40 .concat [ 2 26 4 0], L_0x7fdd6e673b90, L_0x7fdd6f0c6d30, L_0x7fdd6f0c6c90;
L_0x7fdd6f0c6f60 .concat [ 5 1 0 0], v0x7fdd6f0bb640_0, L_0x7fdd6e673c20;
L_0x7fdd6f0c7440 .arith/sum 32, v0x7fdd6f0bc3e0_0, L_0x7fdd6e673cf8;
L_0x7fdd6f0c7840 .part L_0x7fdd6f0c22c0, 6, 5;
L_0x7fdd6f0c7990 .concat [ 5 27 0 0], L_0x7fdd6f0c7840, L_0x7fdd6e673dd0;
S_0x7fdd6f049e90 .scope module, "ADR" "DFF_32bits" 3 94, 4 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f042dc0_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0b15e0_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b1680_0 .net "in", 31 0, L_0x7fdd6f0c3be0;  alias, 1 drivers
v0x7fdd6f0b1740_0 .var "out", 31 0;
E_0x7fdd6f09d9a0 .event posedge, v0x7fdd6f0b15e0_0;
S_0x7fdd6f0b1850 .scope module, "ALU" "ALU" 3 76, 5 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUOp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "sign";
v0x7fdd6f0b1b10_0 .net "A", 31 0, L_0x7fdd6f0c7760;  alias, 1 drivers
v0x7fdd6f0b1bd0_0 .net "ALUOp", 2 0, v0x7fdd6f0b3340_0;  alias, 1 drivers
v0x7fdd6f0b1c80_0 .net "B", 31 0, L_0x7fdd6f0c7cb0;  alias, 1 drivers
L_0x7fdd6e673560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b1d40_0 .net/2u *"_ivl_0", 31 0, L_0x7fdd6e673560;  1 drivers
v0x7fdd6f0b1df0_0 .net *"_ivl_2", 0 0, L_0x7fdd6f0c4510;  1 drivers
L_0x7fdd6e6735a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b1ed0_0 .net/2s *"_ivl_4", 1 0, L_0x7fdd6e6735a8;  1 drivers
L_0x7fdd6e6735f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b1f80_0 .net/2s *"_ivl_6", 1 0, L_0x7fdd6e6735f0;  1 drivers
v0x7fdd6f0b2030_0 .net *"_ivl_8", 1 0, L_0x7fdd6f0c45f0;  1 drivers
v0x7fdd6f0b20e0_0 .var "result", 31 0;
v0x7fdd6f0b21f0_0 .net "sign", 0 0, L_0x7fdd6f0c4830;  alias, 1 drivers
v0x7fdd6f0b2290_0 .net "zero", 0 0, L_0x7fdd6f0c4750;  alias, 1 drivers
E_0x7fdd6f0b1ae0 .event edge, v0x7fdd6f0b1c80_0, v0x7fdd6f0b1b10_0, v0x7fdd6f0b1bd0_0;
L_0x7fdd6f0c4510 .cmp/eq 32, v0x7fdd6f0b20e0_0, L_0x7fdd6e673560;
L_0x7fdd6f0c45f0 .functor MUXZ 2, L_0x7fdd6e6735f0, L_0x7fdd6e6735a8, L_0x7fdd6f0c4510, C4<>;
L_0x7fdd6f0c4750 .part L_0x7fdd6f0c45f0, 0, 1;
L_0x7fdd6f0c4830 .part v0x7fdd6f0b20e0_0, 31, 1;
S_0x7fdd6f0b23c0 .scope module, "ALUoutDR" "DFF_32bits" 3 102, 4 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0b25e0_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0b2670_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b2720_0 .net "in", 31 0, v0x7fdd6f0b20e0_0;  alias, 1 drivers
v0x7fdd6f0b27f0_0 .var "out", 31 0;
S_0x7fdd6f0b28c0 .scope module, "BDR" "DFF_32bits" 3 98, 4 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0b2ae0_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0b2bc0_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b2ca0_0 .net "in", 31 0, L_0x7fdd6f0c4350;  alias, 1 drivers
v0x7fdd6f0b2d30_0 .var "out", 31 0;
S_0x7fdd6f0b2e20 .scope module, "ControlUnit" "ControlUnit" 3 54, 6 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 1 "sign";
    .port_info 4 /INPUT 6 "opcode";
    .port_info 5 /OUTPUT 1 "InsMemRW";
    .port_info 6 /OUTPUT 1 "PCWre";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 1 "ALUSrcB";
    .port_info 9 /OUTPUT 1 "DBDataSrc";
    .port_info 10 /OUTPUT 1 "RegWre";
    .port_info 11 /OUTPUT 1 "WrRegDSrc";
    .port_info 12 /OUTPUT 1 "mRD";
    .port_info 13 /OUTPUT 1 "mWR";
    .port_info 14 /OUTPUT 1 "IRWre";
    .port_info 15 /OUTPUT 1 "ExtSel";
    .port_info 16 /OUTPUT 2 "PCSrc";
    .port_info 17 /OUTPUT 2 "RegDst";
    .port_info 18 /OUTPUT 3 "ALUOp";
v0x7fdd6f0b3340_0 .var "ALUOp", 2 0;
v0x7fdd6f0b3410_0 .var "ALUSrcA", 0 0;
v0x7fdd6f0b34a0_0 .var "ALUSrcB", 0 0;
v0x7fdd6f0b3550_0 .var "DBDataSrc", 0 0;
v0x7fdd6f0b35f0_0 .var "ExtSel", 0 0;
v0x7fdd6f0b36d0_0 .var "IRWre", 0 0;
v0x7fdd6f0b3770_0 .net "InsMemRW", 0 0, L_0x7fdd6e673008;  alias, 1 drivers
v0x7fdd6f0b3810_0 .var "PCSrc", 1 0;
v0x7fdd6f0b38c0_0 .var "PCWre", 0 0;
v0x7fdd6f0b39d0_0 .var "RegDst", 1 0;
v0x7fdd6f0b3a70_0 .var "RegWre", 0 0;
v0x7fdd6f0b3b10_0 .var "WrRegDSrc", 0 0;
v0x7fdd6f0b3bb0_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b3c40_0 .var "mRD", 0 0;
v0x7fdd6f0b3ce0_0 .var "mWR", 0 0;
v0x7fdd6f0b3d80_0 .net "opcode", 5 0, L_0x7fdd6f0c1ec0;  alias, 1 drivers
v0x7fdd6f0b3e30_0 .net "rst", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0b3fc0_0 .net "sign", 0 0, L_0x7fdd6f0c4830;  alias, 1 drivers
v0x7fdd6f0b4050_0 .var "state", 2 0;
v0x7fdd6f0b40e0_0 .net "zero", 0 0, L_0x7fdd6f0c4750;  alias, 1 drivers
E_0x7fdd6f0b3290 .event negedge, v0x7fdd6f0b15e0_0;
E_0x7fdd6f0b32c0 .event edge, v0x7fdd6f0b21f0_0, v0x7fdd6f0b2290_0, v0x7fdd6f0b3d80_0, v0x7fdd6f0b4050_0;
E_0x7fdd6f0b32f0/0 .event negedge, v0x7fdd6f042dc0_0;
E_0x7fdd6f0b32f0/1 .event posedge, v0x7fdd6f0b15e0_0;
E_0x7fdd6f0b32f0 .event/or E_0x7fdd6f0b32f0/0, E_0x7fdd6f0b32f0/1;
S_0x7fdd6f0b42c0 .scope module, "DBDR" "DFF_32bits" 3 106, 4 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0b4500_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0b3020_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b46a0_0 .net "in", 31 0, L_0x7fdd6f0c8010;  alias, 1 drivers
v0x7fdd6f0b4730_0 .var "out", 31 0;
S_0x7fdd6f0b47e0 .scope module, "DataMemory" "DataMemory" 3 80, 7 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "DAddr";
    .port_info 2 /INPUT 32 "DataIn";
    .port_info 3 /INPUT 1 "RD";
    .port_info 4 /INPUT 1 "WR";
    .port_info 5 /OUTPUT 32 "DataOut";
v0x7fdd6f0b4a60_0 .net "DAddr", 31 0, v0x7fdd6f0b20e0_0;  alias, 1 drivers
v0x7fdd6f0b4b50_0 .net "DataIn", 31 0, L_0x7fdd6f0c4350;  alias, 1 drivers
v0x7fdd6f0b4be0_0 .net "DataOut", 31 0, L_0x7fdd6f0c5eb0;  alias, 1 drivers
v0x7fdd6f0b4c90 .array "RAM", 63 0, 7 0;
v0x7fdd6f0b4d20_0 .net "RD", 0 0, v0x7fdd6f0b3c40_0;  alias, 1 drivers
v0x7fdd6f0b4df0_0 .net "WR", 0 0, v0x7fdd6f0b3ce0_0;  alias, 1 drivers
v0x7fdd6f0b4ea0_0 .net *"_ivl_10", 7 0, L_0x7fdd6f0c4ad0;  1 drivers
v0x7fdd6f0b4f30_0 .net *"_ivl_12", 32 0, L_0x7fdd6f0c4b70;  1 drivers
L_0x7fdd6e6736c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b4fe0_0 .net *"_ivl_15", 0 0, L_0x7fdd6e6736c8;  1 drivers
L_0x7fdd6e673710 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5110_0 .net/2u *"_ivl_16", 32 0, L_0x7fdd6e673710;  1 drivers
v0x7fdd6f0b51c0_0 .net *"_ivl_18", 32 0, L_0x7fdd6f0c4d70;  1 drivers
v0x7fdd6f0b5270_0 .net *"_ivl_2", 31 0, L_0x7fdd6f0c48d0;  1 drivers
o0x7fdd6e642f98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fdd6f0b5320_0 name=_ivl_20
v0x7fdd6f0b53d0_0 .net *"_ivl_22", 7 0, L_0x7fdd6f0c4ee0;  1 drivers
v0x7fdd6f0b5480_0 .net *"_ivl_26", 31 0, L_0x7fdd6f0c5000;  1 drivers
L_0x7fdd6e673758 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5530_0 .net *"_ivl_29", 30 0, L_0x7fdd6e673758;  1 drivers
L_0x7fdd6e6737a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b55e0_0 .net/2u *"_ivl_30", 31 0, L_0x7fdd6e6737a0;  1 drivers
v0x7fdd6f0b5770_0 .net *"_ivl_32", 0 0, L_0x7fdd6f0c5160;  1 drivers
v0x7fdd6f0b5800_0 .net *"_ivl_34", 7 0, L_0x7fdd6f0c5280;  1 drivers
v0x7fdd6f0b58a0_0 .net *"_ivl_36", 32 0, L_0x7fdd6f0c5370;  1 drivers
L_0x7fdd6e6737e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5950_0 .net *"_ivl_39", 0 0, L_0x7fdd6e6737e8;  1 drivers
L_0x7fdd6e673830 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5a00_0 .net/2u *"_ivl_40", 32 0, L_0x7fdd6e673830;  1 drivers
v0x7fdd6f0b5ab0_0 .net *"_ivl_42", 32 0, L_0x7fdd6f0c5410;  1 drivers
o0x7fdd6e6431a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fdd6f0b5b60_0 name=_ivl_44
v0x7fdd6f0b5c10_0 .net *"_ivl_46", 7 0, L_0x7fdd6f0c55f0;  1 drivers
L_0x7fdd6e673638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5cc0_0 .net *"_ivl_5", 30 0, L_0x7fdd6e673638;  1 drivers
v0x7fdd6f0b5d70_0 .net *"_ivl_50", 31 0, L_0x7fdd6f0c56d0;  1 drivers
L_0x7fdd6e673878 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5e20_0 .net *"_ivl_53", 30 0, L_0x7fdd6e673878;  1 drivers
L_0x7fdd6e6738c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5ed0_0 .net/2u *"_ivl_54", 31 0, L_0x7fdd6e6738c0;  1 drivers
v0x7fdd6f0b5f80_0 .net *"_ivl_56", 0 0, L_0x7fdd6f0c5820;  1 drivers
v0x7fdd6f0b6020_0 .net *"_ivl_58", 7 0, L_0x7fdd6f0c5900;  1 drivers
L_0x7fdd6e673680 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b60d0_0 .net/2u *"_ivl_6", 31 0, L_0x7fdd6e673680;  1 drivers
v0x7fdd6f0b6180_0 .net *"_ivl_60", 32 0, L_0x7fdd6f0c5a20;  1 drivers
L_0x7fdd6e673908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b5690_0 .net *"_ivl_63", 0 0, L_0x7fdd6e673908;  1 drivers
L_0x7fdd6e673950 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b6410_0 .net/2u *"_ivl_64", 32 0, L_0x7fdd6e673950;  1 drivers
v0x7fdd6f0b64a0_0 .net *"_ivl_66", 32 0, L_0x7fdd6f0c3f80;  1 drivers
o0x7fdd6e643418 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fdd6f0b6540_0 name=_ivl_68
v0x7fdd6f0b65f0_0 .net *"_ivl_70", 7 0, L_0x7fdd6f0c5e10;  1 drivers
v0x7fdd6f0b66a0_0 .net *"_ivl_75", 31 0, L_0x7fdd6f0c6070;  1 drivers
L_0x7fdd6e673998 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b6750_0 .net *"_ivl_78", 30 0, L_0x7fdd6e673998;  1 drivers
L_0x7fdd6e6739e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b6800_0 .net/2u *"_ivl_79", 31 0, L_0x7fdd6e6739e0;  1 drivers
v0x7fdd6f0b68b0_0 .net *"_ivl_8", 0 0, L_0x7fdd6f0c49b0;  1 drivers
v0x7fdd6f0b6950_0 .net *"_ivl_81", 0 0, L_0x7fdd6f0c6110;  1 drivers
v0x7fdd6f0b69f0_0 .net *"_ivl_83", 7 0, L_0x7fdd6f0c5fd0;  1 drivers
v0x7fdd6f0b6aa0_0 .net *"_ivl_85", 32 0, L_0x7fdd6f0c62a0;  1 drivers
L_0x7fdd6e673a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b6b50_0 .net *"_ivl_88", 0 0, L_0x7fdd6e673a28;  1 drivers
L_0x7fdd6e673a70 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b6c00_0 .net/2u *"_ivl_89", 32 0, L_0x7fdd6e673a70;  1 drivers
v0x7fdd6f0b6cb0_0 .net *"_ivl_91", 32 0, L_0x7fdd6f0c61f0;  1 drivers
o0x7fdd6e643658 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fdd6f0b6d60_0 name=_ivl_93
v0x7fdd6f0b6e10_0 .net *"_ivl_95", 7 0, L_0x7fdd6f0c6580;  1 drivers
v0x7fdd6f0b6ec0_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
L_0x7fdd6f0c48d0 .concat [ 1 31 0 0], v0x7fdd6f0b3c40_0, L_0x7fdd6e673638;
L_0x7fdd6f0c49b0 .cmp/eq 32, L_0x7fdd6f0c48d0, L_0x7fdd6e673680;
L_0x7fdd6f0c4ad0 .array/port v0x7fdd6f0b4c90, L_0x7fdd6f0c4d70;
L_0x7fdd6f0c4b70 .concat [ 32 1 0 0], v0x7fdd6f0b20e0_0, L_0x7fdd6e6736c8;
L_0x7fdd6f0c4d70 .arith/sum 33, L_0x7fdd6f0c4b70, L_0x7fdd6e673710;
L_0x7fdd6f0c4ee0 .functor MUXZ 8, o0x7fdd6e642f98, L_0x7fdd6f0c4ad0, L_0x7fdd6f0c49b0, C4<>;
L_0x7fdd6f0c5000 .concat [ 1 31 0 0], v0x7fdd6f0b3c40_0, L_0x7fdd6e673758;
L_0x7fdd6f0c5160 .cmp/eq 32, L_0x7fdd6f0c5000, L_0x7fdd6e6737a0;
L_0x7fdd6f0c5280 .array/port v0x7fdd6f0b4c90, L_0x7fdd6f0c5410;
L_0x7fdd6f0c5370 .concat [ 32 1 0 0], v0x7fdd6f0b20e0_0, L_0x7fdd6e6737e8;
L_0x7fdd6f0c5410 .arith/sum 33, L_0x7fdd6f0c5370, L_0x7fdd6e673830;
L_0x7fdd6f0c55f0 .functor MUXZ 8, o0x7fdd6e6431a8, L_0x7fdd6f0c5280, L_0x7fdd6f0c5160, C4<>;
L_0x7fdd6f0c56d0 .concat [ 1 31 0 0], v0x7fdd6f0b3c40_0, L_0x7fdd6e673878;
L_0x7fdd6f0c5820 .cmp/eq 32, L_0x7fdd6f0c56d0, L_0x7fdd6e6738c0;
L_0x7fdd6f0c5900 .array/port v0x7fdd6f0b4c90, L_0x7fdd6f0c3f80;
L_0x7fdd6f0c5a20 .concat [ 32 1 0 0], v0x7fdd6f0b20e0_0, L_0x7fdd6e673908;
L_0x7fdd6f0c3f80 .arith/sum 33, L_0x7fdd6f0c5a20, L_0x7fdd6e673950;
L_0x7fdd6f0c5e10 .functor MUXZ 8, o0x7fdd6e643418, L_0x7fdd6f0c5900, L_0x7fdd6f0c5820, C4<>;
L_0x7fdd6f0c5eb0 .concat8 [ 8 8 8 8], L_0x7fdd6f0c4ee0, L_0x7fdd6f0c55f0, L_0x7fdd6f0c5e10, L_0x7fdd6f0c6580;
L_0x7fdd6f0c6070 .concat [ 1 31 0 0], v0x7fdd6f0b3c40_0, L_0x7fdd6e673998;
L_0x7fdd6f0c6110 .cmp/eq 32, L_0x7fdd6f0c6070, L_0x7fdd6e6739e0;
L_0x7fdd6f0c5fd0 .array/port v0x7fdd6f0b4c90, L_0x7fdd6f0c61f0;
L_0x7fdd6f0c62a0 .concat [ 32 1 0 0], v0x7fdd6f0b20e0_0, L_0x7fdd6e673a28;
L_0x7fdd6f0c61f0 .arith/sum 33, L_0x7fdd6f0c62a0, L_0x7fdd6e673a70;
L_0x7fdd6f0c6580 .functor MUXZ 8, o0x7fdd6e643658, L_0x7fdd6f0c5fd0, L_0x7fdd6f0c6110, C4<>;
S_0x7fdd6f0b6fe0 .scope module, "IR" "IR" 3 90, 8 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "IRWre";
    .port_info 2 /INPUT 32 "insIn";
    .port_info 3 /OUTPUT 32 "insOut";
v0x7fdd6f0b71b0_0 .net "IRWre", 0 0, v0x7fdd6f0b36d0_0;  alias, 1 drivers
v0x7fdd6f0b7260_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0b72f0_0 .net "insIn", 31 0, L_0x7fdd6f0c3070;  alias, 1 drivers
v0x7fdd6f0b7380_0 .var "insOut", 31 0;
S_0x7fdd6f0b7480 .scope module, "ImmediateExtend" "ImmediateExtend" 3 84, 9 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "original";
    .port_info 1 /INPUT 1 "ExtSel";
    .port_info 2 /OUTPUT 32 "extended";
v0x7fdd6f0b7760_0 .net "ExtSel", 0 0, v0x7fdd6f0b35f0_0;  alias, 1 drivers
v0x7fdd6f0b7820_0 .var "extended", 31 0;
v0x7fdd6f0b78b0_0 .net "original", 15 0, L_0x7fdd6f0c22c0;  alias, 1 drivers
E_0x7fdd6f0b7710 .event edge, v0x7fdd6f0b78b0_0, v0x7fdd6f0b35f0_0;
S_0x7fdd6f0b7990 .scope module, "InstructionMemory" "InstructionMemory" 3 67, 10 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IAddr";
    .port_info 1 /OUTPUT 32 "IDataOut";
L_0x7fdd6f0c2780 .functor BUFZ 8, L_0x7fdd6f0c23d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdd6f0c2bc0 .functor BUFZ 8, L_0x7fdd6f0c2830, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdd6f0c3000 .functor BUFZ 8, L_0x7fdd6f0c2c70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fdd6f0c35a0 .functor BUFZ 8, L_0x7fdd6f0c31d0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdd6f0b7b90_0 .net "IAddr", 31 0, v0x7fdd6f0bc3e0_0;  alias, 1 drivers
v0x7fdd6f0b7c50_0 .net "IDataOut", 31 0, L_0x7fdd6f0c3070;  alias, 1 drivers
v0x7fdd6f0b7cf0 .array "ROM", 127 0, 7 0;
v0x7fdd6f0b7da0_0 .net *"_ivl_10", 32 0, L_0x7fdd6f0c2600;  1 drivers
v0x7fdd6f0b7e40_0 .net *"_ivl_13", 7 0, L_0x7fdd6f0c2780;  1 drivers
v0x7fdd6f0b7f30_0 .net *"_ivl_16", 7 0, L_0x7fdd6f0c2830;  1 drivers
v0x7fdd6f0b7fe0_0 .net *"_ivl_18", 32 0, L_0x7fdd6f0c28d0;  1 drivers
v0x7fdd6f0b8090_0 .net *"_ivl_2", 7 0, L_0x7fdd6f0c23d0;  1 drivers
L_0x7fdd6e6730e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8140_0 .net *"_ivl_21", 0 0, L_0x7fdd6e6730e0;  1 drivers
L_0x7fdd6e673128 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8250_0 .net/2u *"_ivl_22", 32 0, L_0x7fdd6e673128;  1 drivers
v0x7fdd6f0b8300_0 .net *"_ivl_24", 32 0, L_0x7fdd6f0c2a40;  1 drivers
v0x7fdd6f0b83b0_0 .net *"_ivl_27", 7 0, L_0x7fdd6f0c2bc0;  1 drivers
v0x7fdd6f0b8460_0 .net *"_ivl_30", 7 0, L_0x7fdd6f0c2c70;  1 drivers
v0x7fdd6f0b8510_0 .net *"_ivl_32", 32 0, L_0x7fdd6f0c2d50;  1 drivers
L_0x7fdd6e673170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b85c0_0 .net *"_ivl_35", 0 0, L_0x7fdd6e673170;  1 drivers
L_0x7fdd6e6731b8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8670_0 .net/2u *"_ivl_36", 32 0, L_0x7fdd6e6731b8;  1 drivers
v0x7fdd6f0b8720_0 .net *"_ivl_38", 32 0, L_0x7fdd6f0c2e30;  1 drivers
v0x7fdd6f0b88b0_0 .net *"_ivl_4", 32 0, L_0x7fdd6f0c2470;  1 drivers
v0x7fdd6f0b8940_0 .net *"_ivl_41", 7 0, L_0x7fdd6f0c3000;  1 drivers
v0x7fdd6f0b89f0_0 .net *"_ivl_45", 7 0, L_0x7fdd6f0c31d0;  1 drivers
v0x7fdd6f0b8aa0_0 .net *"_ivl_47", 32 0, L_0x7fdd6f0c32d0;  1 drivers
L_0x7fdd6e673200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8b50_0 .net *"_ivl_50", 0 0, L_0x7fdd6e673200;  1 drivers
L_0x7fdd6e673248 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8c00_0 .net/2u *"_ivl_51", 32 0, L_0x7fdd6e673248;  1 drivers
v0x7fdd6f0b8cb0_0 .net *"_ivl_53", 32 0, L_0x7fdd6f0c33f0;  1 drivers
v0x7fdd6f0b8d60_0 .net *"_ivl_56", 7 0, L_0x7fdd6f0c35a0;  1 drivers
L_0x7fdd6e673050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8e10_0 .net *"_ivl_7", 0 0, L_0x7fdd6e673050;  1 drivers
L_0x7fdd6e673098 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b8ec0_0 .net/2u *"_ivl_8", 32 0, L_0x7fdd6e673098;  1 drivers
L_0x7fdd6f0c23d0 .array/port v0x7fdd6f0b7cf0, L_0x7fdd6f0c2600;
L_0x7fdd6f0c2470 .concat [ 32 1 0 0], v0x7fdd6f0bc3e0_0, L_0x7fdd6e673050;
L_0x7fdd6f0c2600 .arith/sum 33, L_0x7fdd6f0c2470, L_0x7fdd6e673098;
L_0x7fdd6f0c2830 .array/port v0x7fdd6f0b7cf0, L_0x7fdd6f0c2a40;
L_0x7fdd6f0c28d0 .concat [ 32 1 0 0], v0x7fdd6f0bc3e0_0, L_0x7fdd6e6730e0;
L_0x7fdd6f0c2a40 .arith/sum 33, L_0x7fdd6f0c28d0, L_0x7fdd6e673128;
L_0x7fdd6f0c2c70 .array/port v0x7fdd6f0b7cf0, L_0x7fdd6f0c2e30;
L_0x7fdd6f0c2d50 .concat [ 32 1 0 0], v0x7fdd6f0bc3e0_0, L_0x7fdd6e673170;
L_0x7fdd6f0c2e30 .arith/sum 33, L_0x7fdd6f0c2d50, L_0x7fdd6e6731b8;
L_0x7fdd6f0c3070 .concat8 [ 8 8 8 8], L_0x7fdd6f0c35a0, L_0x7fdd6f0c3000, L_0x7fdd6f0c2bc0, L_0x7fdd6f0c2780;
L_0x7fdd6f0c31d0 .array/port v0x7fdd6f0b7cf0, L_0x7fdd6f0c33f0;
L_0x7fdd6f0c32d0 .concat [ 32 1 0 0], v0x7fdd6f0bc3e0_0, L_0x7fdd6e673200;
L_0x7fdd6f0c33f0 .arith/sum 33, L_0x7fdd6f0c32d0, L_0x7fdd6e673248;
S_0x7fdd6f0b8fa0 .scope module, "Mux_ALU_inA" "Mux2_32bits" 3 123, 11 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0b9170_0 .net *"_ivl_0", 31 0, L_0x7fdd6f0c7540;  1 drivers
L_0x7fdd6e673d40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b9210_0 .net *"_ivl_3", 30 0, L_0x7fdd6e673d40;  1 drivers
L_0x7fdd6e673d88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b92c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd6e673d88;  1 drivers
v0x7fdd6f0b9380_0 .net *"_ivl_6", 0 0, L_0x7fdd6f0c7620;  1 drivers
v0x7fdd6f0b9420_0 .net "choice", 0 0, v0x7fdd6f0b3410_0;  alias, 1 drivers
v0x7fdd6f0b94f0_0 .net "in0", 31 0, v0x7fdd6f0b1740_0;  alias, 1 drivers
v0x7fdd6f0b95a0_0 .net "in1", 31 0, L_0x7fdd6f0c7990;  1 drivers
v0x7fdd6f0b9640_0 .net "out", 31 0, L_0x7fdd6f0c7760;  alias, 1 drivers
L_0x7fdd6f0c7540 .concat [ 1 31 0 0], v0x7fdd6f0b3410_0, L_0x7fdd6e673d40;
L_0x7fdd6f0c7620 .cmp/eq 32, L_0x7fdd6f0c7540, L_0x7fdd6e673d88;
L_0x7fdd6f0c7760 .functor MUXZ 32, L_0x7fdd6f0c7990, v0x7fdd6f0b1740_0, L_0x7fdd6f0c7620, C4<>;
S_0x7fdd6f0b9750 .scope module, "Mux_ALU_inB" "Mux2_32bits" 3 127, 11 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0b9970_0 .net *"_ivl_0", 31 0, L_0x7fdd6f0c7a90;  1 drivers
L_0x7fdd6e673e18 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b9a30_0 .net *"_ivl_3", 30 0, L_0x7fdd6e673e18;  1 drivers
L_0x7fdd6e673e60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0b9ae0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd6e673e60;  1 drivers
v0x7fdd6f0b9ba0_0 .net *"_ivl_6", 0 0, L_0x7fdd6f0c7b70;  1 drivers
v0x7fdd6f0b9c40_0 .net "choice", 0 0, v0x7fdd6f0b34a0_0;  alias, 1 drivers
v0x7fdd6f0b9d10_0 .net "in0", 31 0, v0x7fdd6f0b2d30_0;  alias, 1 drivers
v0x7fdd6f0b9dc0_0 .net "in1", 31 0, v0x7fdd6f0b7820_0;  alias, 1 drivers
v0x7fdd6f0b9e70_0 .net "out", 31 0, L_0x7fdd6f0c7cb0;  alias, 1 drivers
L_0x7fdd6f0c7a90 .concat [ 1 31 0 0], v0x7fdd6f0b34a0_0, L_0x7fdd6e673e18;
L_0x7fdd6f0c7b70 .cmp/eq 32, L_0x7fdd6f0c7a90, L_0x7fdd6e673e60;
L_0x7fdd6f0c7cb0 .functor MUXZ 32, v0x7fdd6f0b7820_0, v0x7fdd6f0b2d30_0, L_0x7fdd6f0c7b70, C4<>;
S_0x7fdd6f0b9f70 .scope module, "Mux_DBDR" "Mux2_32bits" 3 131, 11 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0ba190_0 .net *"_ivl_0", 31 0, L_0x7fdd6f0c7e10;  1 drivers
L_0x7fdd6e673ea8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0ba250_0 .net *"_ivl_3", 30 0, L_0x7fdd6e673ea8;  1 drivers
L_0x7fdd6e673ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0ba300_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd6e673ef0;  1 drivers
v0x7fdd6f0ba3c0_0 .net *"_ivl_6", 0 0, L_0x7fdd6f0c7ef0;  1 drivers
v0x7fdd6f0ba460_0 .net "choice", 0 0, v0x7fdd6f0b3550_0;  alias, 1 drivers
v0x7fdd6f0ba530_0 .net "in0", 31 0, v0x7fdd6f0b20e0_0;  alias, 1 drivers
v0x7fdd6f0ba5c0_0 .net "in1", 31 0, L_0x7fdd6f0c5eb0;  alias, 1 drivers
v0x7fdd6f0ba680_0 .net "out", 31 0, L_0x7fdd6f0c8010;  alias, 1 drivers
L_0x7fdd6f0c7e10 .concat [ 1 31 0 0], v0x7fdd6f0b3550_0, L_0x7fdd6e673ea8;
L_0x7fdd6f0c7ef0 .cmp/eq 32, L_0x7fdd6f0c7e10, L_0x7fdd6e673ef0;
L_0x7fdd6f0c8010 .functor MUXZ 32, L_0x7fdd6f0c5eb0, v0x7fdd6f0b20e0_0, L_0x7fdd6f0c7ef0, C4<>;
S_0x7fdd6f0ba780 .scope module, "Mux_WriteData" "Mux2_32bits" 3 119, 11 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x7fdd6f0ba9a0_0 .net *"_ivl_0", 31 0, L_0x7fdd6f0c7100;  1 drivers
L_0x7fdd6e673c68 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0baa60_0 .net *"_ivl_3", 30 0, L_0x7fdd6e673c68;  1 drivers
L_0x7fdd6e673cb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bab10_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd6e673cb0;  1 drivers
v0x7fdd6f0babd0_0 .net *"_ivl_6", 0 0, L_0x7fdd6f0c71a0;  1 drivers
v0x7fdd6f0bac70_0 .net "choice", 0 0, v0x7fdd6f0b3b10_0;  alias, 1 drivers
v0x7fdd6f0bad40_0 .net "in0", 31 0, L_0x7fdd6f0c7440;  1 drivers
v0x7fdd6f0bade0_0 .net "in1", 31 0, v0x7fdd6f0b4730_0;  alias, 1 drivers
v0x7fdd6f0baea0_0 .net "out", 31 0, L_0x7fdd6f0c72e0;  alias, 1 drivers
L_0x7fdd6f0c7100 .concat [ 1 31 0 0], v0x7fdd6f0b3b10_0, L_0x7fdd6e673c68;
L_0x7fdd6f0c71a0 .cmp/eq 32, L_0x7fdd6f0c7100, L_0x7fdd6e673cb0;
L_0x7fdd6f0c72e0 .functor MUXZ 32, v0x7fdd6f0b4730_0, L_0x7fdd6f0c7440, L_0x7fdd6f0c71a0, C4<>;
S_0x7fdd6f0bafa0 .scope module, "Mux_WriteReg" "Mux4_5bits" 3 115, 12 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /INPUT 5 "in2";
    .port_info 4 /INPUT 5 "in3";
    .port_info 5 /OUTPUT 5 "out";
v0x7fdd6f0bb290_0 .net "choice", 1 0, v0x7fdd6f0b39d0_0;  alias, 1 drivers
L_0x7fdd6e673bd8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bb340_0 .net "in0", 4 0, L_0x7fdd6e673bd8;  1 drivers
v0x7fdd6f0bb3e0_0 .net "in1", 4 0, L_0x7fdd6f0c2080;  alias, 1 drivers
v0x7fdd6f0bb4a0_0 .net "in2", 4 0, L_0x7fdd6f0c2220;  alias, 1 drivers
o0x7fdd6e644618 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fdd6f0bb550_0 .net "in3", 4 0, o0x7fdd6e644618;  0 drivers
v0x7fdd6f0bb640_0 .var "out", 4 0;
E_0x7fdd6f0bb220/0 .event edge, v0x7fdd6f0b39d0_0, v0x7fdd6f0bb340_0, v0x7fdd6f0bb3e0_0, v0x7fdd6f0bb4a0_0;
E_0x7fdd6f0bb220/1 .event edge, v0x7fdd6f0bb550_0;
E_0x7fdd6f0bb220 .event/or E_0x7fdd6f0bb220/0, E_0x7fdd6f0bb220/1;
S_0x7fdd6f0bb780 .scope module, "Mux_nextIAddr" "Mux4_32bits" 3 111, 13 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 32 "in2";
    .port_info 4 /INPUT 32 "in3";
    .port_info 5 /OUTPUT 32 "out";
v0x7fdd6f0bba30_0 .net "choice", 1 0, v0x7fdd6f0b3810_0;  alias, 1 drivers
v0x7fdd6f0bbaf0_0 .net "in0", 31 0, L_0x7fdd6f0c66f0;  1 drivers
v0x7fdd6f0bbb90_0 .net "in1", 31 0, L_0x7fdd6f0c6b50;  1 drivers
v0x7fdd6f0bbc50_0 .net "in2", 31 0, L_0x7fdd6f0c3be0;  alias, 1 drivers
v0x7fdd6f0bbd10_0 .net "in3", 31 0, L_0x7fdd6f0c6e40;  1 drivers
v0x7fdd6f0bbdf0_0 .var "out", 31 0;
E_0x7fdd6f0bb9d0/0 .event edge, v0x7fdd6f0bbd10_0, v0x7fdd6f0b1680_0, v0x7fdd6f0bbb90_0, v0x7fdd6f0bbaf0_0;
E_0x7fdd6f0bb9d0/1 .event edge, v0x7fdd6f0b3810_0;
E_0x7fdd6f0bb9d0 .event/or E_0x7fdd6f0bb9d0/0, E_0x7fdd6f0bb9d0/1;
S_0x7fdd6f0bbf30 .scope module, "PC" "PC" 3 63, 14 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "PCWre";
    .port_info 3 /INPUT 32 "nextIAddr";
    .port_info 4 /OUTPUT 32 "currentIAddr";
v0x7fdd6f0bc1f0_0 .net "PCWre", 0 0, v0x7fdd6f0b38c0_0;  alias, 1 drivers
v0x7fdd6f0bc2a0_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0bc330_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0bc3e0_0 .var "currentIAddr", 31 0;
v0x7fdd6f0bc470_0 .net "nextIAddr", 31 0, v0x7fdd6f0bbdf0_0;  alias, 1 drivers
S_0x7fdd6f0bc5b0 .scope module, "RegisterFile" "RegisterFile" 3 71, 15 3 0, S_0x7fdd6f049d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 5 "ReadReg1";
    .port_info 4 /INPUT 5 "ReadReg2";
    .port_info 5 /INPUT 5 "WriteReg";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x7fdd6f0bc8c0_0 .net "ReadData1", 31 0, L_0x7fdd6f0c3be0;  alias, 1 drivers
v0x7fdd6f0bc9b0_0 .net "ReadData2", 31 0, L_0x7fdd6f0c4350;  alias, 1 drivers
v0x7fdd6f0bca90_0 .net "ReadReg1", 4 0, L_0x7fdd6f0c1fe0;  alias, 1 drivers
v0x7fdd6f0bcb20_0 .net "ReadReg2", 4 0, L_0x7fdd6f0c2080;  alias, 1 drivers
v0x7fdd6f0bcbd0_0 .net "Reset", 0 0, v0x7fdd6f0c0c00_0;  alias, 1 drivers
v0x7fdd6f0bcca0_0 .net "WE", 0 0, v0x7fdd6f0b3a70_0;  alias, 1 drivers
v0x7fdd6f0bcd30_0 .net "WriteData", 31 0, L_0x7fdd6f0c72e0;  alias, 1 drivers
v0x7fdd6f0bcde0_0 .net "WriteReg", 4 0, L_0x7fdd6f0c4470;  1 drivers
v0x7fdd6f0bce70_0 .net *"_ivl_0", 31 0, L_0x7fdd6f0c3650;  1 drivers
v0x7fdd6f0bcfa0_0 .net *"_ivl_10", 31 0, L_0x7fdd6f0c3890;  1 drivers
v0x7fdd6f0bd050_0 .net *"_ivl_12", 6 0, L_0x7fdd6f0c3930;  1 drivers
L_0x7fdd6e673368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd100_0 .net *"_ivl_15", 1 0, L_0x7fdd6e673368;  1 drivers
L_0x7fdd6e6733b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd1b0_0 .net/2u *"_ivl_16", 6 0, L_0x7fdd6e6733b0;  1 drivers
v0x7fdd6f0bd260_0 .net *"_ivl_18", 6 0, L_0x7fdd6f0c3a30;  1 drivers
v0x7fdd6f0bd310_0 .net *"_ivl_22", 31 0, L_0x7fdd6f0c3d40;  1 drivers
L_0x7fdd6e6733f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd3c0_0 .net *"_ivl_25", 26 0, L_0x7fdd6e6733f8;  1 drivers
L_0x7fdd6e673440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd470_0 .net/2u *"_ivl_26", 31 0, L_0x7fdd6e673440;  1 drivers
v0x7fdd6f0bd600_0 .net *"_ivl_28", 0 0, L_0x7fdd6f0c3e60;  1 drivers
L_0x7fdd6e673290 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd690_0 .net *"_ivl_3", 26 0, L_0x7fdd6e673290;  1 drivers
L_0x7fdd6e673488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd730_0 .net/2u *"_ivl_30", 31 0, L_0x7fdd6e673488;  1 drivers
v0x7fdd6f0bd7e0_0 .net *"_ivl_32", 31 0, L_0x7fdd6f0c4080;  1 drivers
v0x7fdd6f0bd890_0 .net *"_ivl_34", 6 0, L_0x7fdd6f0c4170;  1 drivers
L_0x7fdd6e6734d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd940_0 .net *"_ivl_37", 1 0, L_0x7fdd6e6734d0;  1 drivers
L_0x7fdd6e673518 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bd9f0_0 .net/2u *"_ivl_38", 6 0, L_0x7fdd6e673518;  1 drivers
L_0x7fdd6e6732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bdaa0_0 .net/2u *"_ivl_4", 31 0, L_0x7fdd6e6732d8;  1 drivers
v0x7fdd6f0bdb50_0 .net *"_ivl_40", 6 0, L_0x7fdd6f0c4210;  1 drivers
v0x7fdd6f0bdc00_0 .net *"_ivl_6", 0 0, L_0x7fdd6f0c3770;  1 drivers
L_0x7fdd6e673320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdd6f0bdca0_0 .net/2u *"_ivl_8", 31 0, L_0x7fdd6e673320;  1 drivers
v0x7fdd6f0bdd50_0 .net "clk", 0 0, v0x7fdd6f0c0d90_0;  alias, 1 drivers
v0x7fdd6f0bdee0 .array "file", 31 1, 31 0;
v0x7fdd6f0bdf70_0 .var/i "i", 31 0;
E_0x7fdd6f0bb160 .event negedge, v0x7fdd6f042dc0_0, v0x7fdd6f0b15e0_0;
L_0x7fdd6f0c3650 .concat [ 5 27 0 0], L_0x7fdd6f0c1fe0, L_0x7fdd6e673290;
L_0x7fdd6f0c3770 .cmp/eq 32, L_0x7fdd6f0c3650, L_0x7fdd6e6732d8;
L_0x7fdd6f0c3890 .array/port v0x7fdd6f0bdee0, L_0x7fdd6f0c3a30;
L_0x7fdd6f0c3930 .concat [ 5 2 0 0], L_0x7fdd6f0c1fe0, L_0x7fdd6e673368;
L_0x7fdd6f0c3a30 .arith/sub 7, L_0x7fdd6f0c3930, L_0x7fdd6e6733b0;
L_0x7fdd6f0c3be0 .functor MUXZ 32, L_0x7fdd6f0c3890, L_0x7fdd6e673320, L_0x7fdd6f0c3770, C4<>;
L_0x7fdd6f0c3d40 .concat [ 5 27 0 0], L_0x7fdd6f0c2080, L_0x7fdd6e6733f8;
L_0x7fdd6f0c3e60 .cmp/eq 32, L_0x7fdd6f0c3d40, L_0x7fdd6e673440;
L_0x7fdd6f0c4080 .array/port v0x7fdd6f0bdee0, L_0x7fdd6f0c4210;
L_0x7fdd6f0c4170 .concat [ 5 2 0 0], L_0x7fdd6f0c2080, L_0x7fdd6e6734d0;
L_0x7fdd6f0c4210 .arith/sub 7, L_0x7fdd6f0c4170, L_0x7fdd6e673518;
L_0x7fdd6f0c4350 .functor MUXZ 32, L_0x7fdd6f0c4080, L_0x7fdd6e673488, L_0x7fdd6f0c3e60, C4<>;
S_0x7fdd6f0704c0 .scope module, "Counter4" "Counter4" 16 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 2 "count";
o0x7fdd6e6454e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdd6f0c1070_0 .net "clk", 0 0, o0x7fdd6e6454e8;  0 drivers
v0x7fdd6f0c1120_0 .var "count", 1 0;
E_0x7fdd6f0bc970 .event posedge, v0x7fdd6f0c1070_0;
S_0x7fdd6f0a2430 .scope module, "Mux4_16bits" "Mux4_16bits" 17 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 16 "in2";
    .port_info 4 /INPUT 16 "in3";
    .port_info 5 /OUTPUT 16 "out";
o0x7fdd6e6455a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fdd6f0c1240_0 .net "choice", 1 0, o0x7fdd6e6455a8;  0 drivers
o0x7fdd6e6455d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdd6f0c1300_0 .net "in0", 15 0, o0x7fdd6e6455d8;  0 drivers
o0x7fdd6e645608 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdd6f0c13b0_0 .net "in1", 15 0, o0x7fdd6e645608;  0 drivers
o0x7fdd6e645638 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdd6f0c1470_0 .net "in2", 15 0, o0x7fdd6e645638;  0 drivers
o0x7fdd6e645668 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdd6f0c1520_0 .net "in3", 15 0, o0x7fdd6e645668;  0 drivers
v0x7fdd6f0c1610_0 .var "out", 15 0;
E_0x7fdd6f0c11e0/0 .event edge, v0x7fdd6f0c1520_0, v0x7fdd6f0c1470_0, v0x7fdd6f0c13b0_0, v0x7fdd6f0c1300_0;
E_0x7fdd6f0c11e0/1 .event edge, v0x7fdd6f0c1240_0;
E_0x7fdd6f0c11e0 .event/or E_0x7fdd6f0c11e0/0, E_0x7fdd6f0c11e0/1;
S_0x7fdd6f08e7f0 .scope module, "Mux4_4bits" "Mux4_4bits" 18 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "choice";
    .port_info 1 /INPUT 4 "in0";
    .port_info 2 /INPUT 4 "in1";
    .port_info 3 /INPUT 4 "in2";
    .port_info 4 /INPUT 4 "in3";
    .port_info 5 /OUTPUT 4 "out";
o0x7fdd6e6457e8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fdd6f0c1780_0 .net "choice", 1 0, o0x7fdd6e6457e8;  0 drivers
o0x7fdd6e645818 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdd6f0c1830_0 .net "in0", 3 0, o0x7fdd6e645818;  0 drivers
o0x7fdd6e645848 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdd6f0c18e0_0 .net "in1", 3 0, o0x7fdd6e645848;  0 drivers
o0x7fdd6e645878 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdd6f0c19a0_0 .net "in2", 3 0, o0x7fdd6e645878;  0 drivers
o0x7fdd6e6458a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdd6f0c1a50_0 .net "in3", 3 0, o0x7fdd6e6458a8;  0 drivers
v0x7fdd6f0c1b40_0 .var "out", 3 0;
E_0x7fdd6f081800/0 .event edge, v0x7fdd6f0c1780_0, v0x7fdd6f0c1830_0, v0x7fdd6f0c18e0_0, v0x7fdd6f0c19a0_0;
E_0x7fdd6f081800/1 .event edge, v0x7fdd6f0c1a50_0;
E_0x7fdd6f081800 .event/or E_0x7fdd6f081800/0, E_0x7fdd6f081800/1;
S_0x7fdd6f0a1ca0 .scope module, "clk_div" "clk_div" 19 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk_sys";
o0x7fdd6e645a28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdd6f0c1c80_0 .net "clk", 0 0, o0x7fdd6e645a28;  0 drivers
v0x7fdd6f0c1d30_0 .var "clk_sys", 0 0;
v0x7fdd6f0c1dd0_0 .var "div_counter", 25 0;
E_0x7fdd6f09c900 .event posedge, v0x7fdd6f0c1c80_0;
    .scope S_0x7fdd6f0b2e20;
T_0 ;
    %wait E_0x7fdd6f0b32f0;
    %load/vec4 v0x7fdd6f0b3e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd6f0b36d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 52, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 53, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 54, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 48, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 49, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 56, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 57, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 58, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 63, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
T_0.16 ;
T_0.14 ;
T_0.12 ;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 49, 0, 6;
    %jmp/0xz  T_0.17, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
T_0.18 ;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdd6f0b4050_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdd6f0b2e20;
T_1 ;
    %wait E_0x7fdd6f0b32c0;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.0 ;
    %pushi/vec4 528, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %jmp T_1.24;
T_1.20 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.24;
T_1.21 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.24;
T_1.22 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.1 ;
    %pushi/vec4 529, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %jmp T_1.29;
T_1.25 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.29;
T_1.26 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.29;
T_1.27 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.29;
T_1.28 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.2 ;
    %pushi/vec4 2696, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %jmp T_1.34;
T_1.30 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.34;
T_1.31 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.34;
T_1.32 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.34;
T_1.34 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.3 ;
    %pushi/vec4 532, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %jmp T_1.39;
T_1.35 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.39;
T_1.36 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.39;
T_1.37 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.39;
T_1.38 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.39;
T_1.39 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 2572, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %jmp T_1.44;
T_1.40 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.44;
T_1.41 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.44;
T_1.42 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.44;
T_1.43 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.44;
T_1.44 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.5 ;
    %pushi/vec4 2571, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %jmp T_1.49;
T_1.45 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.49;
T_1.46 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.49;
T_1.47 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.49;
T_1.48 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.49;
T_1.49 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.6 ;
    %pushi/vec4 2575, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.51, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.53, 6;
    %jmp T_1.54;
T_1.50 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.54;
T_1.51 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.54;
T_1.52 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.54;
T_1.53 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.54;
T_1.54 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.7 ;
    %pushi/vec4 4626, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %jmp T_1.59;
T_1.55 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.59;
T_1.56 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.59;
T_1.57 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.59;
T_1.58 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.59;
T_1.59 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.8 ;
    %pushi/vec4 2702, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.60 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.64;
T_1.61 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.64;
T_1.62 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.64;
T_1.63 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.9 ;
    %pushi/vec4 534, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.65, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.66, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.68, 6;
    %jmp T_1.69;
T_1.65 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.69;
T_1.66 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.69;
T_1.67 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.69;
T_1.68 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.69;
T_1.69 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 2688, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.70, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.71, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.73, 6;
    %jmp T_1.74;
T_1.70 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.74;
T_1.71 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.74;
T_1.72 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.74;
T_1.73 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.74;
T_1.74 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.11 ;
    %pushi/vec4 3976, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.75, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.76, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.77, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.78, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.79, 6;
    %jmp T_1.80;
T_1.75 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.80;
T_1.76 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.80;
T_1.77 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.80;
T_1.78 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.80;
T_1.79 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.80;
T_1.80 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.12 ;
    %pushi/vec4 161, 0, 11;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b40e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.81, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.82, 8;
T_1.81 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.82, 8;
 ; End of false expr.
    %blend;
T_1.82;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.83, 6;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.85;
T_1.83 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.85;
T_1.85 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.13 ;
    %pushi/vec4 161, 0, 11;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b40e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.86, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.87, 8;
T_1.86 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.87, 8;
 ; End of false expr.
    %blend;
T_1.87;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.88, 6;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.90;
T_1.88 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.90;
T_1.90 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.14 ;
    %pushi/vec4 160, 0, 11;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b3fc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.91, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.92, 8;
T_1.91 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.92, 8;
 ; End of false expr.
    %blend;
T_1.92;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.93, 6;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.95;
T_1.93 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.95;
T_1.95 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.15 ;
    %pushi/vec4 608, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.96, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.97, 6;
    %jmp T_1.98;
T_1.96 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.98;
T_1.97 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.98;
T_1.98 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 576, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.99, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.100, 6;
    %jmp T_1.101;
T_1.99 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.101;
T_1.100 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.101;
T_1.101 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 96, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.102, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.103, 6;
    %jmp T_1.104;
T_1.102 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.104;
T_1.103 ;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.104;
T_1.104 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 512, 0, 13;
    %split/vec4 3;
    %assign/vec4 v0x7fdd6f0b3340_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b39d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7fdd6f0b3810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b35f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b3550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7fdd6f0b34a0_0, 0;
    %assign/vec4 v0x7fdd6f0b3410_0, 0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3a70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fdd6f0b3ce0_0, 0, 1;
    %store/vec4 v0x7fdd6f0b36d0_0, 0, 1;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdd6f0b2e20;
T_2 ;
    %wait E_0x7fdd6f0b3290;
    %load/vec4 v0x7fdd6f0b4050_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 48, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 56, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 57, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdd6f0b3d80_0;
    %cmpi/e 58, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 1;
    %assign/vec4 v0x7fdd6f0b38c0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdd6f0bbf30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdd6f0bc3e0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fdd6f0bbf30;
T_4 ;
    %wait E_0x7fdd6f0b32f0;
    %load/vec4 v0x7fdd6f0bc2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdd6f0bc3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdd6f0bc1f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fdd6f0bc470_0;
    %assign/vec4 v0x7fdd6f0bc3e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fdd6f0bc3e0_0;
    %assign/vec4 v0x7fdd6f0bc3e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdd6f0b7990;
T_5 ;
    %vpi_call 10 13 "$readmemb", "./test_instructions.txt", v0x7fdd6f0b7cf0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fdd6f0bc5b0;
T_6 ;
    %wait E_0x7fdd6f0bb160;
    %load/vec4 v0x7fdd6f0bcbd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdd6f0bdf70_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fdd6f0bdf70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdd6f0bdf70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0bdee0, 0, 4;
    %load/vec4 v0x7fdd6f0bdf70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdd6f0bdf70_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdd6f0bcca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdd6f0bcde0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fdd6f0bcd30_0;
    %load/vec4 v0x7fdd6f0bcde0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0bdee0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdd6f0b1850;
T_7 ;
    %wait E_0x7fdd6f0b1ae0;
    %load/vec4 v0x7fdd6f0b1bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %add;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %sub;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %ix/getv 4, v0x7fdd6f0b1b10_0;
    %shiftl 4;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %or;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %and;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
T_7.14 ;
T_7.12 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x7fdd6f0b1b10_0;
    %load/vec4 v0x7fdd6f0b1c80_0;
    %xor;
    %store/vec4 v0x7fdd6f0b20e0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdd6f0b47e0;
T_8 ;
    %wait E_0x7fdd6f0b3290;
    %load/vec4 v0x7fdd6f0b4df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fdd6f0b4b50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fdd6f0b4a60_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0b4c90, 0, 4;
    %load/vec4 v0x7fdd6f0b4b50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fdd6f0b4a60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0b4c90, 0, 4;
    %load/vec4 v0x7fdd6f0b4b50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fdd6f0b4a60_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0b4c90, 0, 4;
    %load/vec4 v0x7fdd6f0b4b50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fdd6f0b4a60_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdd6f0b4c90, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdd6f0b7480;
T_9 ;
    %wait E_0x7fdd6f0b7710;
    %load/vec4 v0x7fdd6f0b78b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd6f0b7820_0, 4, 5;
    %load/vec4 v0x7fdd6f0b7760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd6f0b7820_0, 4, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fdd6f0b78b0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd6f0b7820_0, 4, 5;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdd6f0b7820_0, 4, 5;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdd6f0b6fe0;
T_10 ;
    %wait E_0x7fdd6f0b3290;
    %load/vec4 v0x7fdd6f0b72f0_0;
    %assign/vec4 v0x7fdd6f0b7380_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdd6f049e90;
T_11 ;
    %wait E_0x7fdd6f09d9a0;
    %load/vec4 v0x7fdd6f0b1680_0;
    %assign/vec4 v0x7fdd6f0b1740_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdd6f0b28c0;
T_12 ;
    %wait E_0x7fdd6f09d9a0;
    %load/vec4 v0x7fdd6f0b2ca0_0;
    %assign/vec4 v0x7fdd6f0b2d30_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdd6f0b23c0;
T_13 ;
    %wait E_0x7fdd6f09d9a0;
    %load/vec4 v0x7fdd6f0b2720_0;
    %assign/vec4 v0x7fdd6f0b27f0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fdd6f0b42c0;
T_14 ;
    %wait E_0x7fdd6f09d9a0;
    %load/vec4 v0x7fdd6f0b46a0_0;
    %assign/vec4 v0x7fdd6f0b4730_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdd6f0bb780;
T_15 ;
    %wait E_0x7fdd6f0bb9d0;
    %load/vec4 v0x7fdd6f0bba30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdd6f0bbdf0_0, 0, 32;
    %jmp T_15.5;
T_15.0 ;
    %load/vec4 v0x7fdd6f0bbaf0_0;
    %store/vec4 v0x7fdd6f0bbdf0_0, 0, 32;
    %jmp T_15.5;
T_15.1 ;
    %load/vec4 v0x7fdd6f0bbb90_0;
    %store/vec4 v0x7fdd6f0bbdf0_0, 0, 32;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x7fdd6f0bbc50_0;
    %store/vec4 v0x7fdd6f0bbdf0_0, 0, 32;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x7fdd6f0bbd10_0;
    %store/vec4 v0x7fdd6f0bbdf0_0, 0, 32;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fdd6f0bafa0;
T_16 ;
    %wait E_0x7fdd6f0bb220;
    %load/vec4 v0x7fdd6f0bb290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7fdd6f0bb340_0;
    %assign/vec4 v0x7fdd6f0bb640_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7fdd6f0bb3e0_0;
    %assign/vec4 v0x7fdd6f0bb640_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7fdd6f0bb4a0_0;
    %assign/vec4 v0x7fdd6f0bb640_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x7fdd6f0bb550_0;
    %assign/vec4 v0x7fdd6f0bb640_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdd6f08ecc0;
T_17 ;
    %delay 50000, 0;
    %load/vec4 v0x7fdd6f0c0d90_0;
    %inv;
    %store/vec4 v0x7fdd6f0c0d90_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fdd6f08ecc0;
T_18 ;
    %vpi_call 2 24 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdd6f08ecc0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd6f0c0d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd6f0c0c00_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdd6f0c0c00_0, 0, 1;
    %delay 11000000, 0;
    %vpi_call 2 31 "$stop" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fdd6f0704c0;
T_19 ;
    %wait E_0x7fdd6f0bc970;
    %load/vec4 v0x7fdd6f0c1120_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdd6f0c1120_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fdd6f0c1120_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fdd6f0c1120_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fdd6f0a2430;
T_20 ;
    %wait E_0x7fdd6f0c11e0;
    %load/vec4 v0x7fdd6f0c1240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fdd6f0c1610_0, 0, 16;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0x7fdd6f0c1300_0;
    %store/vec4 v0x7fdd6f0c1610_0, 0, 16;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0x7fdd6f0c13b0_0;
    %store/vec4 v0x7fdd6f0c1610_0, 0, 16;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x7fdd6f0c1470_0;
    %store/vec4 v0x7fdd6f0c1610_0, 0, 16;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0x7fdd6f0c1520_0;
    %store/vec4 v0x7fdd6f0c1610_0, 0, 16;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fdd6f08e7f0;
T_21 ;
    %wait E_0x7fdd6f081800;
    %load/vec4 v0x7fdd6f0c1780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x7fdd6f0c1830_0;
    %assign/vec4 v0x7fdd6f0c1b40_0, 0;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x7fdd6f0c18e0_0;
    %assign/vec4 v0x7fdd6f0c1b40_0, 0;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x7fdd6f0c19a0_0;
    %assign/vec4 v0x7fdd6f0c1b40_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x7fdd6f0c1a50_0;
    %assign/vec4 v0x7fdd6f0c1b40_0, 0;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fdd6f0a1ca0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdd6f0c1d30_0, 0, 1;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x7fdd6f0c1dd0_0, 0, 26;
    %end;
    .thread T_22;
    .scope S_0x7fdd6f0a1ca0;
T_23 ;
    %wait E_0x7fdd6f09c900;
    %load/vec4 v0x7fdd6f0c1dd0_0;
    %pad/u 32;
    %cmpi/u 50000, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.0, 5;
    %load/vec4 v0x7fdd6f0c1d30_0;
    %inv;
    %assign/vec4 v0x7fdd6f0c1d30_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x7fdd6f0c1dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fdd6f0c1dd0_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x7fdd6f0c1dd0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "CPU_sim_1.v";
    "./top_CPU.v";
    "./DFF_32bits.v";
    "./ALU.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./IR.v";
    "./ImmediateExtend.v";
    "./InstructionMemory.v";
    "./Mux2_32bits.v";
    "./Mux4_5bits.v";
    "./Mux4_32bits.v";
    "./PC.v";
    "./RegisterFile.v";
    "./Counter4.v";
    "./Mux4_16bits.v";
    "./Mux4_4bits.v";
    "./CLK_DIV.v";
