// Seed: 2460175323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1 or id_7) begin
    wait (id_17);
  end
  assign id_9 = 1;
  wire id_20;
  wire id_21;
  tri0 id_22;
  specify
    if (id_4) (negedge id_23 => (id_24 +: 1)) = ((id_22), id_23  : id_13  : id_7 - 1 != id_24);
    (negedge id_25 => (id_26 +: 1)) = (1, 1);
    (negedge id_27 => (id_28 +: id_16)) = (1, 1'b0);
  endspecify
  integer id_29;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  module_0(
      id_3,
      id_4,
      id_3,
      id_5,
      id_12,
      id_12,
      id_3,
      id_7,
      id_12,
      id_8,
      id_1,
      id_8,
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_8,
      id_12
  );
  assign id_9 = id_6 ? 1'b0 : 1;
  wire id_13;
  always @(1 or posedge 1);
endmodule
