timestamp 0
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "S1" 4 5339 -1253 5339 -1253 m1
port "S4" 9 2776 1313 2776 1313 m1
port "S3" 5 5339 -660 5339 -660 m1
port "S5" 8 2776 1420 2776 1420 m1
port "S2" 6 5339 772 5339 772 m1
port "S6" 7 2776 1527 2776 1527 m1
port "C" 2 400 1206 400 1206 m1
port "B" 1 400 1313 400 1313 m1
port "A" 0 400 1420 400 1420 m1
port "VDD" 11 3209 1066 3209 1066 m1
port "VSS" 12 3014 -1964 3014 -1964 m1
node "a_4148_n1650#" 65 468.329 4148 -1650 ndif 0 0 0 0 28000 1160 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55384 2500 0 0 0 0 0 0 0 0
node "a_1425_n1645#" 65 369.937 1425 -1645 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_945_n1645#" 65 248.123 945 -1645 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "AND_2_In_Layout_0.OUT" 25 330.403 4772 -1278 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49818 2258 0 0 0 0 0 0 0 0
equiv "AND_2_In_Layout_0.OUT" "S1"
node "a_2999_n1346#" 85 101.765 2999 -1346 pdif 0 0 0 0 0 0 56000 1760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69184 3100 0 0 0 0 0 0 0 0
node "a_3303_n1718#" 149 562.506 3303 -1718 ndif 0 0 0 0 10400 408 20800 608 0 0 0 0 55712 2088 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38044 1682 0 0 0 0 0 0 0 0
node "a_4292_n1650#" 148 383.324 4292 -1650 ndif 0 0 0 0 10400 408 20800 608 0 0 0 0 54520 2050 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46760 2104 0 0 0 0 0 0 0 0
node "AND_2_In_Layout_0.A" 163 566.757 3623 -1718 ndif 0 0 0 0 8800 376 17600 576 0 0 0 0 59864 2236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54074 2422 0 0 0 0 0 0 0 0
equiv "AND_2_In_Layout_0.A" "OR_2_In_Layout_0.OUT"
node "AND_3_In_Layout_0.OUT" 30 613.473 1905 -1273 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72390 3242 151224 5478 0 0 0 0 0 0
equiv "AND_3_In_Layout_0.OUT" "S4"
node "a_801_n1645#" 242 708.311 801 -1645 ndif 0 0 0 0 19200 784 38400 1184 0 0 0 0 66576 2468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104536 4616 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_2.OUT" 26 421.752 4288 -835 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72082 3226 0 0 0 0 0 0 0 0
equiv "AND_3_In_Layout_2.OUT" "S3"
node "a_3808_n363#" 65 316.164 3808 -363 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_3328_n363#" 65 159.87 3328 -363 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_4.OUT" 30 678.355 1905 -835 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75262 3378 123776 4504 0 0 0 0 0 0
equiv "AND_3_In_Layout_4.OUT" "S5"
node "a_1425_n363#" 65 367.243 1425 -363 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_945_n363#" 65 152.101 945 -363 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_3184_n363#" 242 615.216 3184 -363 ndif 0 0 0 0 19200 784 38400 1184 0 0 0 0 66576 2468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104536 4616 0 0 0 0 0 0 0 0
node "a_801_n363#" 242 645.08 801 -363 ndif 0 0 0 0 19200 784 38400 1184 0 0 0 0 66576 2468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104536 4616 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_2.A" 725 3616.43 239 -1363 ndif 0 0 0 0 8800 376 17600 576 0 0 0 0 285399 10496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125259 5122 110472 4114 149816 5434 0 0 0 0
equiv "AND_3_In_Layout_2.A" "OR_2_In_Layout_0.B"
equiv "AND_3_In_Layout_2.A" "AND_3_In_Layout_4.C"
equiv "AND_3_In_Layout_2.A" "Inverter_Layout_0.OUT"
node "Inverter_Layout_2.OUT" 650 3902.93 239 -497 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 252152 9304 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111136 4566 118060 4478 252600 9184 0 0 0 0
equiv "Inverter_Layout_2.OUT" "AND_3_In_Layout_2.B"
equiv "Inverter_Layout_2.OUT" "OR_2_In_Layout_0.A"
equiv "Inverter_Layout_2.OUT" "AND_3_In_Layout_0.B"
node "a_3808_375#" 65 316.164 3808 375 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_3328_375#" 65 241.883 3328 375 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_1425_375#" 65 317.779 1425 375 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "a_945_375#" 65 160.317 945 375 ndif 0 0 0 0 31200 1224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 51152 2316 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_1.OUT" 26 509.184 4288 747 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72082 3226 0 0 0 0 0 0 0 0
equiv "AND_3_In_Layout_1.OUT" "S2"
node "AND_3_In_Layout_3.OUT" 28 554.261 1905 747 pdif 0 0 0 0 8800 376 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 81610 3654 49576 1854 0 0 0 0 0 0
equiv "AND_3_In_Layout_3.OUT" "S6"
node "a_3184_375#" 242 663.933 3184 375 ndif 0 0 0 0 19200 784 38400 1184 0 0 0 0 66576 2468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104536 4616 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_1.C" 490 3715.03 239 347 ndif 0 0 0 0 8800 376 17600 576 0 0 0 0 188705 6944 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 62108 2742 148464 5512 277104 9980 0 0 0 0
equiv "AND_3_In_Layout_1.C" "Inverter_Layout_1.OUT"
equiv "AND_3_In_Layout_1.C" "AND_2_In_Layout_0.B"
node "a_801_375#" 242 622.158 801 375 ndif 0 0 0 0 19200 784 38400 1184 0 0 0 0 66576 2468 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 104536 4616 0 0 0 0 0 0 0 0
node "AND_3_In_Layout_1.A" 861 4758.05 327 -1407 p 0 0 0 0 0 0 0 0 0 0 0 0 345832 12756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 215061 8964 187896 6822 132408 4806 0 0 0 0
equiv "AND_3_In_Layout_1.A" "AND_3_In_Layout_3.C"
equiv "AND_3_In_Layout_1.A" "AND_3_In_Layout_0.C"
equiv "AND_3_In_Layout_1.A" "Inverter_Layout_0.IN"
equiv "AND_3_In_Layout_1.A" "C"
node "AND_3_In_Layout_1.B" 788 4479.48 327 -541 p 0 0 0 0 0 0 0 0 0 0 0 0 317172 11724 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136994 5370 99400 3802 155851 5646 0 0 0 0
equiv "AND_3_In_Layout_1.B" "AND_3_In_Layout_3.B"
equiv "AND_3_In_Layout_1.B" "Inverter_Layout_2.IN"
equiv "AND_3_In_Layout_1.B" "AND_3_In_Layout_4.B"
equiv "AND_3_In_Layout_1.B" "B"
node "AND_3_In_Layout_3.A" 1069 4663.83 327 303 p 0 0 0 0 0 0 0 0 0 0 0 0 430067 15860 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133999 5528 175704 6374 235048 8478 0 0 0 0
equiv "AND_3_In_Layout_3.A" "Inverter_Layout_1.IN"
equiv "AND_3_In_Layout_3.A" "AND_3_In_Layout_2.C"
equiv "AND_3_In_Layout_3.A" "AND_3_In_Layout_4.A"
equiv "AND_3_In_Layout_3.A" "AND_3_In_Layout_0.A"
equiv "AND_3_In_Layout_3.A" "A"
node "AND_3_In_Layout_1.VDD" 27277 13892.7 153 -1121 nw 3741786 20566 0 0 370440 11154 337600 10176 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1182216 27310 442848 8356 0 0 0 0 0 0
equiv "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.VDD"
equiv "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.VDD"
equiv "AND_3_In_Layout_1.VDD" "Inverter_Layout_1.VDD"
equiv "AND_3_In_Layout_1.VDD" "AND_2_In_Layout_0.VDD"
equiv "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.VDD"
equiv "AND_3_In_Layout_1.VDD" "OR_2_In_Layout_0.VDD"
equiv "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_4.VDD"
equiv "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_0.VDD"
equiv "AND_3_In_Layout_1.VDD" "Inverter_Layout_0.VDD"
equiv "AND_3_In_Layout_1.VDD" "VDD"
substrate "AND_3_In_Layout_1.VSS" 0 0 225 -1535 ppd 0 0 0 0 168800 6776 510336 15184 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1417690 32490 442624 8352 0 0 0 0 0 0
equiv "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.VSS"
equiv "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.VSS"
equiv "AND_3_In_Layout_1.VSS" "Inverter_Layout_1.VSS"
equiv "AND_3_In_Layout_1.VSS" "AND_2_In_Layout_0.VSS"
equiv "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.VSS"
equiv "AND_3_In_Layout_1.VSS" "OR_2_In_Layout_0.VSS"
equiv "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_4.VSS"
equiv "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_0.VSS"
equiv "AND_3_In_Layout_1.VSS" "Inverter_Layout_0.VSS"
equiv "AND_3_In_Layout_1.VSS" "VSS"
cap "Inverter_Layout_2.OUT" "a_4292_n1650#" 0.896352
cap "AND_3_In_Layout_1.VDD" "a_3303_n1718#" 188.616
cap "a_4292_n1650#" "AND_3_In_Layout_2.A" 0.00225189
cap "AND_3_In_Layout_0.OUT" "a_3184_n363#" 0.337159
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_1.C" 533.925
cap "AND_3_In_Layout_1.B" "AND_2_In_Layout_0.A" 0.175206
cap "AND_3_In_Layout_1.C" "Inverter_Layout_2.OUT" 46.5503
cap "AND_3_In_Layout_1.B" "a_3328_375#" 206.224
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_1.OUT" 0.138381
cap "a_801_n1645#" "a_801_n363#" 15.1908
cap "AND_2_In_Layout_0.A" "Inverter_Layout_2.OUT" 4.2587
cap "AND_3_In_Layout_1.A" "a_801_n363#" 1.24188
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_3.A" 1666.55
cap "Inverter_Layout_2.OUT" "a_3328_375#" 0.0768098
cap "a_3184_375#" "a_801_375#" 0.232814
cap "AND_3_In_Layout_3.A" "Inverter_Layout_2.OUT" 1220.21
cap "AND_3_In_Layout_1.A" "a_1425_375#" 54.3433
cap "a_945_375#" "a_801_375#" 343.004
cap "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_0.OUT" 356.654
cap "AND_3_In_Layout_1.C" "AND_3_In_Layout_2.A" 2.84043
cap "a_4148_n1650#" "AND_2_In_Layout_0.OUT" 27.3244
cap "AND_2_In_Layout_0.A" "AND_3_In_Layout_2.A" 4.7262
cap "a_3328_375#" "AND_3_In_Layout_2.A" 0.307018
cap "AND_3_In_Layout_1.A" "a_3303_n1718#" 0.869811
cap "a_801_n1645#" "a_3303_n1718#" 0.0447028
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_2.A" 108.272
cap "AND_3_In_Layout_4.OUT" "a_3184_n363#" 16.0369
cap "AND_3_In_Layout_3.OUT" "a_3184_375#" 16.1865
cap "AND_3_In_Layout_1.B" "a_1425_n363#" 40.5053
cap "Inverter_Layout_2.OUT" "a_1425_n363#" 12.5122
cap "Inverter_Layout_2.OUT" "a_2999_n1346#" 235.298
cap "a_3808_n363#" "a_3328_n363#" 248.157
cap "AND_3_In_Layout_1.OUT" "AND_3_In_Layout_2.OUT" 6.77163
cap "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_4.OUT" 319.351
cap "a_1425_n363#" "AND_3_In_Layout_2.A" 58.723
cap "a_4292_n1650#" "a_4148_n1650#" 361.459
cap "a_801_n1645#" "AND_3_In_Layout_0.OUT" 259.139
cap "AND_3_In_Layout_2.A" "a_2999_n1346#" 40.812
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_0.OUT" 1276.46
cap "AND_3_In_Layout_1.C" "a_4148_n1650#" 54.9632
cap "AND_3_In_Layout_1.VDD" "a_3184_n363#" 710.911
cap "AND_2_In_Layout_0.A" "a_4148_n1650#" 100.676
cap "AND_3_In_Layout_3.A" "a_4148_n1650#" 1.94353
cap "AND_3_In_Layout_1.OUT" "AND_3_In_Layout_1.B" 0.14684
cap "a_801_n1645#" "AND_3_In_Layout_4.OUT" 0.766013
cap "AND_3_In_Layout_1.B" "a_801_n363#" 62.2588
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_4.OUT" 85.9756
cap "a_801_n363#" "Inverter_Layout_2.OUT" 30.2301
cap "AND_3_In_Layout_3.A" "a_945_n363#" 65.5507
cap "AND_3_In_Layout_1.B" "a_1425_375#" 52.5067
cap "a_3184_375#" "a_3808_375#" 429.005
cap "a_801_375#" "AND_3_In_Layout_1.C" 53.0925
cap "a_801_375#" "a_3328_375#" 0.0717873
cap "AND_3_In_Layout_3.A" "a_1425_n1645#" 1.31322
cap "AND_3_In_Layout_3.A" "a_801_375#" 387.43
cap "AND_3_In_Layout_1.VDD" "a_945_n1645#" 1.85486
cap "a_801_n363#" "AND_3_In_Layout_2.A" 128.065
cap "Inverter_Layout_2.OUT" "a_3303_n1718#" 32.4768
cap "AND_3_In_Layout_2.A" "a_1425_375#" 0.137018
cap "AND_3_In_Layout_1.A" "a_3184_n363#" 0.569514
cap "a_945_n363#" "a_1425_n363#" 248.157
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_1.C" 26.9218
cap "AND_3_In_Layout_1.C" "a_3328_n363#" 1.08939
cap "AND_3_In_Layout_3.OUT" "a_3328_375#" 0.00824396
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_3.A" 10.1272
cap "AND_3_In_Layout_2.A" "a_3303_n1718#" 107.592
cap "AND_3_In_Layout_3.A" "a_3328_n363#" 18.4554
cap "AND_3_In_Layout_1.VDD" "a_801_n1645#" 702.509
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_1.VDD" 2800.74
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_0.OUT" 28.6195
cap "a_801_n1645#" "a_945_n1645#" 343.004
cap "AND_3_In_Layout_1.A" "a_945_n1645#" 10.0278
cap "Inverter_Layout_2.OUT" "AND_3_In_Layout_0.OUT" 41.5046
cap "AND_3_In_Layout_2.OUT" "a_3184_n363#" 259.059
cap "AND_3_In_Layout_0.OUT" "AND_3_In_Layout_2.A" 62.5888
cap "a_3184_375#" "AND_3_In_Layout_1.C" 165.092
cap "a_3184_375#" "a_3328_375#" 343.004
cap "a_3184_375#" "AND_3_In_Layout_3.A" 1.7965
cap "a_945_375#" "AND_3_In_Layout_1.C" 8.68859
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_4.OUT" 35.9522
cap "AND_3_In_Layout_1.C" "a_3808_n363#" 3.23521
cap "a_945_n363#" "a_801_n363#" 343.004
cap "AND_3_In_Layout_1.A" "a_801_n1645#" 153.915
cap "AND_3_In_Layout_4.OUT" "Inverter_Layout_2.OUT" 35.0238
cap "a_945_375#" "AND_3_In_Layout_3.A" 60.3886
cap "a_4292_n1650#" "AND_2_In_Layout_0.OUT" 55.775
cap "AND_3_In_Layout_3.A" "a_3808_n363#" 67.9458
cap "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.OUT" 244.013
cap "AND_3_In_Layout_1.C" "a_3808_375#" 72.2849
cap "a_3328_375#" "a_3808_375#" 248.157
cap "a_4148_n1650#" "a_3303_n1718#" 0.719482
cap "AND_3_In_Layout_3.A" "a_3808_375#" 6.62896
cap "a_801_375#" "a_1425_375#" 429.005
cap "AND_3_In_Layout_4.OUT" "AND_3_In_Layout_2.A" 81.9057
cap "AND_3_In_Layout_1.B" "a_3184_n363#" 0.397102
cap "AND_3_In_Layout_1.C" "AND_2_In_Layout_0.OUT" 85.3364
cap "AND_2_In_Layout_0.A" "AND_2_In_Layout_0.OUT" 0.274675
cap "Inverter_Layout_2.OUT" "a_3184_n363#" 73.7016
cap "AND_3_In_Layout_3.A" "AND_2_In_Layout_0.OUT" 1.05439
cap "AND_3_In_Layout_3.OUT" "a_801_n363#" 0.382223
cap "a_801_n363#" "a_3328_n363#" 0.0717873
cap "AND_3_In_Layout_3.OUT" "a_1425_375#" 15.467
cap "a_3184_n363#" "AND_3_In_Layout_2.A" 294.135
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_1.VDD" 837.832
cap "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.OUT" 933.035
cap "AND_3_In_Layout_1.B" "a_945_n1645#" 0.0318589
cap "Inverter_Layout_2.OUT" "a_945_n1645#" 202.655
cap "AND_3_In_Layout_1.C" "a_4292_n1650#" 88.4589
cap "AND_2_In_Layout_0.A" "a_4292_n1650#" 134.546
cap "AND_3_In_Layout_3.A" "a_4292_n1650#" 4.21971
cap "AND_3_In_Layout_0.OUT" "a_1425_n1645#" 15.467
cap "a_801_375#" "AND_3_In_Layout_0.OUT" 0.872202
cap "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.A" 996.415
cap "AND_3_In_Layout_1.OUT" "a_3184_375#" 259.059
cap "AND_3_In_Layout_1.C" "AND_2_In_Layout_0.A" 48.0672
cap "AND_3_In_Layout_1.B" "a_801_n1645#" 0.221303
cap "AND_3_In_Layout_1.C" "a_3328_375#" 14.2832
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_1.C" 321.277
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_1.B" 424.917
cap "a_801_n1645#" "Inverter_Layout_2.OUT" 44.7829
cap "AND_3_In_Layout_3.A" "AND_2_In_Layout_0.A" 4.4336
cap "AND_3_In_Layout_1.A" "Inverter_Layout_2.OUT" 292.345
cap "AND_3_In_Layout_3.A" "a_3328_375#" 2.84519
cap "a_945_375#" "a_1425_375#" 248.157
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_0.OUT" 23.1044
cap "AND_3_In_Layout_0.OUT" "a_3328_n363#" 0.132975
cap "a_801_375#" "AND_3_In_Layout_4.OUT" 11.4241
cap "AND_3_In_Layout_1.OUT" "a_3808_375#" 15.467
cap "a_3184_n363#" "a_4148_n1650#" 0.240399
cap "a_801_n1645#" "AND_3_In_Layout_2.A" 14.7865
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_2.A" 1858.05
cap "a_3808_n363#" "a_3303_n1718#" 0.1575
cap "AND_3_In_Layout_1.C" "a_2999_n1346#" 0.507659
cap "AND_3_In_Layout_3.A" "a_1425_n363#" 3.78947
cap "AND_2_In_Layout_0.A" "a_2999_n1346#" 120.922
cap "AND_3_In_Layout_3.A" "a_2999_n1346#" 4.05629
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_4.OUT" 692.678
cap "AND_3_In_Layout_1.VDD" "a_4148_n1650#" 11.581
cap "AND_3_In_Layout_4.OUT" "a_3328_n363#" 0.109222
cap "Inverter_Layout_2.OUT" "AND_3_In_Layout_2.OUT" 0.627127
cap "AND_3_In_Layout_1.VDD" "a_945_n363#" 47.2772
cap "a_3184_375#" "AND_3_In_Layout_0.OUT" 0.341679
cap "a_3303_n1718#" "AND_2_In_Layout_0.OUT" 0.0428764
cap "AND_3_In_Layout_1.VDD" "a_1425_n1645#" 5.40436
cap "a_801_375#" "AND_3_In_Layout_1.VDD" 790.175
cap "a_945_n1645#" "a_1425_n1645#" 248.157
cap "a_3328_n363#" "a_3184_n363#" 343.004
cap "a_3184_375#" "AND_3_In_Layout_4.OUT" 0.0113979
cap "a_4292_n1650#" "a_3303_n1718#" 1.48806
cap "AND_3_In_Layout_1.OUT" "AND_3_In_Layout_1.C" 88.8685
cap "AND_3_In_Layout_1.B" "Inverter_Layout_2.OUT" 114.97
cap "AND_3_In_Layout_1.OUT" "AND_3_In_Layout_3.A" 2.4577
cap "AND_3_In_Layout_1.C" "a_1425_375#" 13.3796
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_1.VDD" 331.583
cap "AND_3_In_Layout_3.A" "a_801_n363#" 314.32
cap "AND_3_In_Layout_1.VDD" "a_3328_n363#" 0.685031
cap "AND_3_In_Layout_3.A" "a_1425_375#" 2.33785
cap "AND_3_In_Layout_1.A" "a_1425_n1645#" 63.7476
cap "a_801_n1645#" "a_1425_n1645#" 429.005
cap "AND_3_In_Layout_1.A" "a_801_375#" 113.856
cap "AND_3_In_Layout_1.B" "AND_3_In_Layout_2.A" 69.6389
cap "Inverter_Layout_2.OUT" "AND_3_In_Layout_2.A" 1297.2
cap "AND_2_In_Layout_0.A" "a_3303_n1718#" 127.343
cap "AND_3_In_Layout_1.C" "a_3303_n1718#" 2.45586
cap "AND_3_In_Layout_3.A" "a_3303_n1718#" 3.39286
cap "a_3808_n363#" "a_3184_n363#" 429.005
cap "a_801_n363#" "a_1425_n363#" 429.005
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_3.OUT" 105.197
cap "AND_3_In_Layout_1.A" "a_3328_n363#" 0.496372
cap "a_3184_375#" "AND_3_In_Layout_1.VDD" 693.167
cap "a_945_375#" "AND_3_In_Layout_1.VDD" 45.2769
cap "AND_3_In_Layout_1.VDD" "a_3808_n363#" 4.86995
cap "AND_3_In_Layout_1.C" "AND_3_In_Layout_0.OUT" 32.4366
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_0.OUT" 22.2547
cap "a_3328_375#" "AND_3_In_Layout_0.OUT" 0.132975
cap "a_2999_n1346#" "a_3303_n1718#" 292.778
cap "AND_3_In_Layout_1.VDD" "a_3808_375#" 4.86995
cap "AND_3_In_Layout_1.VDD" "AND_2_In_Layout_0.OUT" 149.033
cap "Inverter_Layout_2.OUT" "a_4148_n1650#" 0.787452
cap "AND_3_In_Layout_1.A" "a_3184_375#" 298.583
cap "AND_3_In_Layout_1.C" "AND_3_In_Layout_4.OUT" 39.1168
cap "AND_3_In_Layout_1.A" "a_945_375#" 1.99577
cap "AND_3_In_Layout_1.B" "a_945_n363#" 413.216
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_4.OUT" 26.3517
cap "AND_3_In_Layout_4.OUT" "a_3328_375#" 0.100978
cap "a_945_n363#" "Inverter_Layout_2.OUT" 31.8909
cap "a_4292_n1650#" "a_3184_n363#" 2.09484
cap "AND_3_In_Layout_0.OUT" "a_2999_n1346#" 21.7296
cap "AND_3_In_Layout_1.B" "a_801_375#" 70.4641
cap "AND_3_In_Layout_1.B" "a_1425_n1645#" 0.0988463
cap "Inverter_Layout_2.OUT" "a_1425_n1645#" 51.2765
cap "AND_3_In_Layout_1.A" "a_3808_375#" 2.2194
cap "a_945_n363#" "AND_3_In_Layout_2.A" 3.49638
cap "AND_2_In_Layout_0.A" "a_3184_n363#" 4.1612
cap "AND_3_In_Layout_1.C" "a_3184_n363#" 12.8982
cap "AND_3_In_Layout_1.VDD" "a_4292_n1650#" 537.454
cap "AND_3_In_Layout_3.A" "a_3184_n363#" 132.879
cap "AND_3_In_Layout_4.OUT" "a_1425_n363#" 17.2308
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_1.B" 1.31966
cap "AND_3_In_Layout_3.OUT" "Inverter_Layout_2.OUT" 0.0871088
cap "AND_3_In_Layout_1.B" "a_3328_n363#" 0.89675
cap "Inverter_Layout_2.OUT" "a_3328_n363#" 420.237
cap "a_3808_n363#" "AND_3_In_Layout_2.OUT" 15.467
cap "AND_3_In_Layout_1.VDD" "AND_2_In_Layout_0.A" 372.189
cap "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.C" 710.085
cap "AND_3_In_Layout_1.VDD" "a_3328_375#" 0.685031
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_1.VDD" 1324.3
cap "a_801_n363#" "AND_3_In_Layout_0.OUT" 1.63822
cap "AND_3_In_Layout_3.OUT" "AND_3_In_Layout_2.A" 0.167923
cap "AND_3_In_Layout_3.A" "a_945_n1645#" 49.8793
cap "a_3328_n363#" "AND_3_In_Layout_2.A" 50.1943
cap "AND_3_In_Layout_2.OUT" "AND_2_In_Layout_0.OUT" 31.3836
cap "AND_3_In_Layout_0.OUT" "a_3303_n1718#" 4.71673
cap "a_3184_375#" "AND_3_In_Layout_1.B" 40.5493
cap "AND_3_In_Layout_1.VDD" "a_1425_n363#" 52.6665
cap "a_945_375#" "AND_3_In_Layout_1.B" 440.494
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_1.C" 96.5125
cap "AND_3_In_Layout_1.VDD" "a_2999_n1346#" 792.164
cap "AND_3_In_Layout_1.A" "AND_2_In_Layout_0.A" 0.289475
cap "AND_2_In_Layout_0.A" "a_801_n1645#" 0.0264325
cap "a_3808_n363#" "Inverter_Layout_2.OUT" 42.2974
cap "AND_3_In_Layout_4.OUT" "a_801_n363#" 266.965
cap "AND_3_In_Layout_3.A" "a_801_n1645#" 298.748
cap "AND_3_In_Layout_1.A" "a_3328_375#" 52.6085
cap "AND_3_In_Layout_1.A" "AND_3_In_Layout_3.A" 158.205
cap "AND_3_In_Layout_4.OUT" "a_1425_375#" 5.8597
cap "a_3184_375#" "AND_3_In_Layout_2.A" 0.0633885
cap "AND_3_In_Layout_1.B" "a_3808_375#" 40.484
cap "a_3808_n363#" "AND_3_In_Layout_2.A" 1.31322
cap "a_4292_n1650#" "AND_3_In_Layout_2.OUT" 0.729422
cap "a_801_n363#" "a_3184_n363#" 0.232814
cap "AND_3_In_Layout_1.A" "a_1425_n363#" 0.137018
cap "a_801_n1645#" "a_2999_n1346#" 0.296186
cap "AND_3_In_Layout_1.A" "a_2999_n1346#" 2.86092
cap "AND_3_In_Layout_1.C" "AND_3_In_Layout_2.OUT" 54.9924
cap "AND_2_In_Layout_0.A" "AND_3_In_Layout_2.OUT" 0.379507
cap "a_3184_n363#" "a_3303_n1718#" 0.297967
cap "AND_3_In_Layout_3.A" "AND_3_In_Layout_2.OUT" 49.372
cap "AND_3_In_Layout_3.OUT" "a_801_375#" 265.505
cap "AND_3_In_Layout_1.VDD" "a_801_n363#" 806.244
cap "AND_3_In_Layout_1.OUT" "AND_3_In_Layout_1.VDD" 146.68
cap "AND_3_In_Layout_1.VDD" "a_1425_375#" 55.1753
cap "AND_3_In_Layout_4.OUT" "AND_3_In_Layout_0.OUT" 1098.88
device msubckt nfet_03v3 5014 -1650 5015 -1649 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_4292_n1650#" 112 0 "AND_3_In_Layout_1.VSS" 100 8800,376 "AND_2_In_Layout_0.OUT" 100 8800,376
device msubckt nfet_03v3 4716 -1650 4717 -1649 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.C" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_4148_n1650#" 100 8800,376
device msubckt nfet_03v3 4556 -1650 4557 -1649 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.C" 112 0 "a_4148_n1650#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 4396 -1650 4397 -1649 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_2_In_Layout_0.A" 112 0 "a_4292_n1650#" 100 5200,204 "a_4148_n1650#" 100 5200,204
device msubckt nfet_03v3 4236 -1650 4237 -1649 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_2_In_Layout_0.A" 112 0 "a_4148_n1650#" 100 8800,376 "a_4292_n1650#" 100 5200,204
device msubckt nfet_03v3 3567 -1718 3568 -1717 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_3303_n1718#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_2_In_Layout_0.A" 100 8800,376
device msubckt nfet_03v3 3407 -1718 3408 -1717 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_3303_n1718#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 3247 -1718 3248 -1717 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "AND_3_In_Layout_1.VSS" 100 8800,376 "a_3303_n1718#" 100 5200,204
device msubckt nfet_03v3 2329 -1645 2330 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_801_n1645#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_3_In_Layout_0.OUT" 100 8800,376
device msubckt nfet_03v3 2169 -1645 2170 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_1425_n1645#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 2009 -1645 2010 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_1425_n1645#" 100 5200,204
device msubckt nfet_03v3 1849 -1645 1850 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_1425_n1645#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 1689 -1645 1690 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_945_n1645#" 100 5200,204 "a_1425_n1645#" 100 5200,204
device msubckt nfet_03v3 1529 -1645 1530 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_1425_n1645#" 100 5200,204 "a_945_n1645#" 100 5200,204
device msubckt nfet_03v3 1369 -1645 1370 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_945_n1645#" 100 5200,204 "a_1425_n1645#" 100 5200,204
device msubckt nfet_03v3 1209 -1645 1210 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_n1645#" 100 5200,204 "a_945_n1645#" 100 5200,204
device msubckt nfet_03v3 1049 -1645 1050 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_945_n1645#" 100 5200,204 "a_801_n1645#" 100 5200,204
device msubckt nfet_03v3 889 -1645 890 -1644 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_n1645#" 100 8800,376 "a_945_n1645#" 100 5200,204
device msubckt pfet_03v3 4716 -1278 4717 -1277 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_4292_n1650#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_2_In_Layout_0.OUT" 200 17600,576
device msubckt pfet_03v3 4556 -1278 4557 -1277 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.C" 112 0 "a_4292_n1650#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 4396 -1278 4397 -1277 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_2_In_Layout_0.A" 112 0 "AND_3_In_Layout_1.VDD" 200 17600,576 "a_4292_n1650#" 200 10400,304
device msubckt pfet_03v3 3855 -1346 3856 -1345 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_3303_n1718#" 112 0 "AND_2_In_Layout_0.A" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 17600,576
device msubckt pfet_03v3 3567 -1346 3568 -1345 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.A" 112 0 "a_3303_n1718#" 200 10400,304 "a_2999_n1346#" 200 17600,576
device msubckt pfet_03v3 3407 -1346 3408 -1345 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.A" 112 0 "a_2999_n1346#" 200 10400,304 "a_3303_n1718#" 200 10400,304
device msubckt pfet_03v3 3247 -1346 3248 -1345 l=56 w=200 "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.OUT" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_2999_n1346#" 200 10400,304
device msubckt pfet_03v3 3087 -1346 3088 -1345 l=56 w=200 "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.OUT" 112 0 "a_2999_n1346#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1849 -1273 1850 -1272 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_801_n1645#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_3_In_Layout_0.OUT" 200 17600,576
device msubckt pfet_03v3 1689 -1273 1690 -1272 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.A" 112 0 "a_801_n1645#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1529 -1273 1530 -1272 l=56 w=200 "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.OUT" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_801_n1645#" 200 10400,304
device msubckt pfet_03v3 1369 -1273 1370 -1272 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.A" 112 0 "a_801_n1645#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt nfet_03v3 327 -1363 328 -1362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "AND_3_In_Layout_2.A" 100 8800,376 "AND_3_In_Layout_1.VSS" 100 8800,376
device msubckt pfet_03v3 4232 -835 4233 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_3184_n363#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_3_In_Layout_2.OUT" 200 17600,576
device msubckt pfet_03v3 4072 -835 4073 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.A" 112 0 "a_3184_n363#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 3912 -835 3913 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "Inverter_Layout_2.OUT" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_3184_n363#" 200 10400,304
device msubckt pfet_03v3 3752 -835 3753 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.A" 112 0 "a_3184_n363#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1849 -835 1850 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_801_n363#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_3_In_Layout_4.OUT" 200 17600,576
device msubckt pfet_03v3 1689 -835 1690 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_2.A" 112 0 "a_801_n363#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1529 -835 1530 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.B" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_801_n363#" 200 10400,304
device msubckt pfet_03v3 1369 -835 1370 -834 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.A" 112 0 "a_801_n363#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 327 -991 328 -990 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.A" 112 0 "AND_3_In_Layout_2.A" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 17600,576
device msubckt nfet_03v3 4712 -363 4713 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_3184_n363#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_3_In_Layout_2.OUT" 100 8800,376
device msubckt nfet_03v3 4552 -363 4553 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_3808_n363#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 4392 -363 4393 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_3808_n363#" 100 5200,204
device msubckt nfet_03v3 4232 -363 4233 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_3808_n363#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 4072 -363 4073 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_3328_n363#" 100 5200,204 "a_3808_n363#" 100 5200,204
device msubckt nfet_03v3 3912 -363 3913 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_3808_n363#" 100 5200,204 "a_3328_n363#" 100 5200,204
device msubckt nfet_03v3 3752 -363 3753 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "Inverter_Layout_2.OUT" 112 0 "a_3328_n363#" 100 5200,204 "a_3808_n363#" 100 5200,204
device msubckt nfet_03v3 3592 -363 3593 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_3184_n363#" 100 5200,204 "a_3328_n363#" 100 5200,204
device msubckt nfet_03v3 3432 -363 3433 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_3328_n363#" 100 5200,204 "a_3184_n363#" 100 5200,204
device msubckt nfet_03v3 3272 -363 3273 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_3184_n363#" 100 8800,376 "a_3328_n363#" 100 5200,204
device msubckt nfet_03v3 2329 -363 2330 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_801_n363#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_3_In_Layout_4.OUT" 100 8800,376
device msubckt nfet_03v3 2169 -363 2170 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_1425_n363#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 2009 -363 2010 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_1425_n363#" 100 5200,204
device msubckt nfet_03v3 1849 -363 1850 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_2.A" 112 0 "a_1425_n363#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 1689 -363 1690 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_945_n363#" 100 5200,204 "a_1425_n363#" 100 5200,204
device msubckt nfet_03v3 1529 -363 1530 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_1425_n363#" 100 5200,204 "a_945_n363#" 100 5200,204
device msubckt nfet_03v3 1369 -363 1370 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_945_n363#" 100 5200,204 "a_1425_n363#" 100 5200,204
device msubckt nfet_03v3 1209 -363 1210 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_n363#" 100 5200,204 "a_945_n363#" 100 5200,204
device msubckt nfet_03v3 1049 -363 1050 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_945_n363#" 100 5200,204 "a_801_n363#" 100 5200,204
device msubckt nfet_03v3 889 -363 890 -362 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_n363#" 100 8800,376 "a_945_n363#" 100 5200,204
device msubckt pfet_03v3 327 -497 328 -496 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.B" 112 0 "Inverter_Layout_2.OUT" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 17600,576
device msubckt nfet_03v3 327 -25 328 -24 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "Inverter_Layout_2.OUT" 100 8800,376 "AND_3_In_Layout_1.VSS" 100 8800,376
device msubckt nfet_03v3 4712 375 4713 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_3184_375#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_3_In_Layout_1.OUT" 100 8800,376
device msubckt nfet_03v3 4552 375 4553 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.C" 112 0 "a_3808_375#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 4392 375 4393 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.C" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_3808_375#" 100 5200,204
device msubckt nfet_03v3 4232 375 4233 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.C" 112 0 "a_3808_375#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 4072 375 4073 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_3328_375#" 100 5200,204 "a_3808_375#" 100 5200,204
device msubckt nfet_03v3 3912 375 3913 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_3808_375#" 100 5200,204 "a_3328_375#" 100 5200,204
device msubckt nfet_03v3 3752 375 3753 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_3328_375#" 100 5200,204 "a_3808_375#" 100 5200,204
device msubckt nfet_03v3 3592 375 3593 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_3184_375#" 100 5200,204 "a_3328_375#" 100 5200,204
device msubckt nfet_03v3 3432 375 3433 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_3328_375#" 100 5200,204 "a_3184_375#" 100 5200,204
device msubckt nfet_03v3 3272 375 3273 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_3184_375#" 100 8800,376 "a_3328_375#" 100 5200,204
device msubckt nfet_03v3 2329 375 2330 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "a_801_375#" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "AND_3_In_Layout_3.OUT" 100 8800,376
device msubckt nfet_03v3 2169 375 2170 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_1425_375#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 2009 375 2010 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "AND_3_In_Layout_1.VSS" 100 5200,204 "a_1425_375#" 100 5200,204
device msubckt nfet_03v3 1849 375 1850 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.A" 112 0 "a_1425_375#" 100 5200,204 "AND_3_In_Layout_1.VSS" 100 5200,204
device msubckt nfet_03v3 1689 375 1690 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_945_375#" 100 5200,204 "a_1425_375#" 100 5200,204
device msubckt nfet_03v3 1529 375 1530 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_1425_375#" 100 5200,204 "a_945_375#" 100 5200,204
device msubckt nfet_03v3 1369 375 1370 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_1.B" 112 0 "a_945_375#" 100 5200,204 "a_1425_375#" 100 5200,204
device msubckt nfet_03v3 1209 375 1210 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_375#" 100 5200,204 "a_945_375#" 100 5200,204
device msubckt nfet_03v3 1049 375 1050 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_945_375#" 100 5200,204 "a_801_375#" 100 5200,204
device msubckt nfet_03v3 889 375 890 376 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "a_801_375#" 100 8800,376 "a_945_375#" 100 5200,204
device msubckt nfet_03v3 327 347 328 348 l=56 w=100 "AND_3_In_Layout_1.VSS" "AND_3_In_Layout_3.A" 112 0 "AND_3_In_Layout_1.C" 100 8800,376 "AND_3_In_Layout_1.VSS" 100 8800,376
device msubckt pfet_03v3 4232 747 4233 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_3184_375#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_3_In_Layout_1.OUT" 200 17600,576
device msubckt pfet_03v3 4072 747 4073 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.C" 112 0 "a_3184_375#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 3912 747 3913 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.B" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_3184_375#" 200 10400,304
device msubckt pfet_03v3 3752 747 3753 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.A" 112 0 "a_3184_375#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1849 747 1850 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "a_801_375#" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "AND_3_In_Layout_3.OUT" 200 17600,576
device msubckt pfet_03v3 1689 747 1690 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.A" 112 0 "a_801_375#" 200 10400,304 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 1529 747 1530 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_1.B" 112 0 "AND_3_In_Layout_1.VDD" 200 10400,304 "a_801_375#" 200 10400,304
device msubckt pfet_03v3 1369 747 1370 748 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.A" 112 0 "a_801_375#" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 10400,304
device msubckt pfet_03v3 327 719 328 720 l=56 w=200 "AND_3_In_Layout_1.VDD" "AND_3_In_Layout_3.A" 112 0 "AND_3_In_Layout_1.C" 200 17600,576 "AND_3_In_Layout_1.VDD" 200 17600,576
