#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Sep 17 14:51:04 2020
# Process ID: 14816
# Log file: D:/Computer Engineering/Year2/Digital Fundumental/FPGA_lab05/planAhead_run_1/planAhead.log
# Journal file: D:/Computer Engineering/Year2/Digital Fundumental/FPGA_lab05/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Computer Engineering/Year2/Digital Fundumental/FPGA_lab05/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  Output]]
set_property package_pin "" [get_ports [list  Switch_E]]
startgroup
set_property package_pin P55 [get_ports Switch_H]
endgroup
startgroup
set_property package_pin P56 [get_ports Switch_S]
endgroup
startgroup
set_property package_pin P57 [get_ports Output]
endgroup
startgroup
set_property package_pin P58 [get_ports Switch_B]
endgroup
startgroup
set_property package_pin P59 [get_ports Switch_D]
endgroup
startgroup
set_property package_pin P60 [get_ports Switch_E]
endgroup
set_property is_loc_fixed false [get_ports [list  Switch_E]]
set_property is_loc_fixed true [get_ports [list  Switch_E]]
save_constraints
