INFO-FLOW: Workspace C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 21 00:20:58 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.556 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.696 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.812 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.171 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.039 GB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.128 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:323:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:341:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:342:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:343:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (src/srcnn.cpp:360:9)
WARNING: [HLS 207-5564] Only for/while/do loop or function body support the pipeline pragma (src/srcnn.cpp:397:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.102 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/srcnn.cpp:430:32)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:436:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:436:37)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:436:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:437:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:437:36)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:438:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:438:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:439:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:439:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:440:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:440:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:441:6)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:441:14)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:442:21)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:442:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:442:59)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/srcnn.cpp:433:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 18 src/srcnn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file src/srcnn.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.046 seconds; current allocated memory: 1.043 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.677 sec.
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'CopyW2_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:384:13)
INFO: [HLS 214-291] Loop 'CopyW2_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:386:17)
INFO: [HLS 214-291] Loop 'Out_writey' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:242:3)
INFO: [HLS 214-291] Loop 'Out_writex' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:245:5)
INFO: [HLS 214-291] Loop 'InputTileHread' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:42:5)
INFO: [HLS 214-291] Loop 'InputTileWread' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:51:9)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_ky' (src/srcnn.cpp:384:13) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:259:0)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_kx' (src/srcnn.cpp:386:17) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:259:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2Out_biases' (src/srcnn.cpp:118:7) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_dot32' (src/srcnn.cpp:147:9) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'Conv2_ReLU' (src/srcnn.cpp:156:7) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'Shift_win32' (src/srcnn.cpp:167:7) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'ReadLineInWin' (src/srcnn.cpp:182:9) in function 'compute_tile' completely with a factor of 4 (src/srcnn.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'Update_linebuf32' (src/srcnn.cpp:191:7) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-188] Unrolling loop 'Conv3_inputft' (src/srcnn.cpp:208:11) in function 'compute_tile' partially with a factor of 8 (src/srcnn.cpp:73:0)
INFO: [HLS 214-359] Unrolling loop 'Conv3_kx' (src/srcnn.cpp:214:15) in function 'compute_tile': changing partial unrolling into complete unrolling since the unrolling factor (=5) is no less than the loop trip count (=5). (src/srcnn.cpp:73:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_kx' (src/srcnn.cpp:214:15) in function 'compute_tile' completely with a factor of 5 (src/srcnn.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'clampi(int, int, int)' into 'compute_tile(float (*) [28], float (*) [16], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, int, int, int, int)' (src/srcnn.cpp:73:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b3_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:318:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:316:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w3_loc': Cyclic partitioning with factor 8 on dimension 2. (src/srcnn.cpp:317:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:315:0)
INFO: [HLS 214-248] Applying array_partition to 'linebuf': Cyclic partitioning with factor 8 on dimension 1. Complete partitioning on dimension 2. (src/srcnn.cpp:77:10)
INFO: [HLS 214-248] Applying array_partition to 'win': Cyclic partitioning with factor 8 on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:82:10)
INFO: [HLS 214-248] Applying array_partition to 'acc2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:115:10)
INFO: [HLS 214-248] Applying array_partition to 'f2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:153:15)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:341:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:342:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:343:9)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'Out_writex'(src/srcnn.cpp:245:5) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:245:5)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'CopyW3_inft'(src/srcnn.cpp:399:5) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:399:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.211 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.046 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.81 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.533 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.599 seconds; current allocated memory: 1.063 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Conv2Out_biases' (src/srcnn.cpp:118) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Conv2_dot32' (src/srcnn.cpp:147) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Conv2_ReLU' (src/srcnn.cpp:156) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Shift_win32' (src/srcnn.cpp:167) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Update_linebuf32' (src/srcnn.cpp:191) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Conv3_inputft' (src/srcnn.cpp:208) in function 'compute_tile' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW1_kx' (src/srcnn.cpp:369) in function 'srcnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW3_kx' (src/srcnn.cpp:405) in function 'srcnn' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'store_tile_mm' (src/srcnn.cpp:239:3).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Shift_win32' (src/srcnn.cpp:167) in function 'compute_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Update_linebuf32' (src/srcnn.cpp:191) in function 'compute_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv3_inputft' (src/srcnn.cpp:208) in function 'compute_tile' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_tile_mm' (src/srcnn.cpp:34:5).
WARNING: [HLS 200-936] Cannot unroll loop 'Out_writey' (src/srcnn.cpp:242) in function 'store_tile_mm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'Out_writex' (src/srcnn.cpp:245) in function 'store_tile_mm': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Shift_win_row' (src/srcnn.cpp:171) in function 'compute_tile' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Update_linebuf_row' (src/srcnn.cpp:194) in function 'compute_tile' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Conv3_ky' (src/srcnn.cpp:211) in function 'compute_tile' completely with a factor of 5.
WARNING: [HLS 200-936] Cannot unroll loop 'InputTileHread' (src/srcnn.cpp:42) in function 'load_tile_mm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'InputTileWread' (src/srcnn.cpp:51) in function 'load_tile_mm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop IT_w0 (src/srcnn.cpp:430)  of function 'srcnn'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop IT_w0 at src/srcnn.cpp:430 in function 'srcnn': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_IT_w0' (src/srcnn.cpp:433:7), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_tile_mm'
	 'compute_tile'
	 'store_tile_mm'.
Command         transform done; 4.278 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'srcnn' (src/srcnn.cpp:253:13)...3 expression(s) balanced.
Command         transform done; 0.894 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.179 seconds; current allocated memory: 1.092 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW1_ky' (src/srcnn.cpp:366:5) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW1_outft' (src/srcnn.cpp:362:3) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW2_outft' (src/srcnn.cpp:377:5) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_ky' (src/srcnn.cpp:402:9) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_inft' (src/srcnn.cpp:399:5) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'Conv1_outftmaps' (src/srcnn.cpp:125:7) in function 'compute_tile' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ITColcomp' (src/srcnn.cpp:109:5) in function 'compute_tile' more than one sub loop.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.31' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.30' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.29' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.28' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.27' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.26' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.25' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.24' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.23' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.22' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.21' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.20' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.19' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.18' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.17' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.16' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.15' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.14' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.13' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.12' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.11' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.10' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.9' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.8' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.7' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.6' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.5' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.4' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.3' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.2' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf.1' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf' (src/srcnn.cpp:77).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.199' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.198' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.197' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.196' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.195' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.194' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.193' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.192' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.191' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.190' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.189' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.188' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.187' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.186' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.185' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.184' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.183' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.182' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.181' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.180' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.179' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.178' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.177' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.176' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.175' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.174' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.173' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.172' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.171' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.170' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.169' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.168' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.167' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.166' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.165' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.164' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.163' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.162' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.161' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.160' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.159' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.158' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.157' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.156' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.155' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.154' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.153' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.152' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.151' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.150' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.149' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.148' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.147' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.146' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.145' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.144' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.143' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.142' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.141' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.140' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.139' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.138' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.137' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.136' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.135' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.134' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.133' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.132' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.131' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.130' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.129' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.128' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.127' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.126' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.125' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.124' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.123' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.122' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.121' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.120' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.119' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.118' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.117' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.116' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.115' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.114' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.113' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.112' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.111' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.110' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.109' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.108' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.107' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.106' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.105' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.104' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.103' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.102' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.101' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.100' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.99' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.98' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.97' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.96' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.95' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.94' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.93' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.92' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.91' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.90' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.89' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.88' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.87' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.86' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.85' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.84' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.83' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.82' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.81' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.80' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.79' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.78' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.77' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.76' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.75' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.74' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.73' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.72' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.71' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.70' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.69' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.68' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.67' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.66' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.65' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.64' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.63' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.62' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.61' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.60' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.59' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.58' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.57' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.56' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.55' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.54' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.53' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.52' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.51' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.50' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.49' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.48' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.47' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.46' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.45' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.44' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.43' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.42' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.41' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.40' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.39' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.38' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.37' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.36' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.35' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.34' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.33' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.32' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.31' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.30' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.29' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.28' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.27' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.26' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.25' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.24' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.23' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.22' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.21' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.20' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.19' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.18' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.17' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.16' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.15' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.14' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.13' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.12' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.11' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.10' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.9' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.8' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.7' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.6' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.5' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.4' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.3' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.2' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win.1' (src/srcnn.cpp:82).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'win' (src/srcnn.cpp:82).
Execute           auto_get_db
WARNING: [HLS 200-1449] Process compute_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 13.896 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.897 seconds; current allocated memory: 1.228 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.555 sec.
Command     elaborate done; 30.93 sec.
Execute     ap_eval exec zip -j C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.106 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model dataflow_in_loop_IT_w0 
Execute       preproc_iomode -model store_tile_mm 
Execute       preproc_iomode -model compute_tile 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv3_inputft 
Execute       preproc_iomode -model compute_tile_Pipeline_Update_linebuf32 
Execute       preproc_iomode -model compute_tile_Pipeline_Shift_win32 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2_ReLU 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2_dot32 
Execute       preproc_iomode -model compute_tile_Pipeline_Conv2Out_biases 
Execute       preproc_iomode -model load_tile_mm 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW2_inft 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       apply_spec_resource_limit load_tile_mm 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2Out_biases ...
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2Out_biases 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2_dot32 ...
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2_dot32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv2_ReLU ...
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv2_ReLU 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Shift_win32 ...
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Shift_win32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Update_linebuf32 ...
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Update_linebuf32 
INFO-FLOW: Configuring Module : compute_tile_Pipeline_Conv3_inputft ...
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       apply_spec_resource_limit compute_tile_Pipeline_Conv3_inputft 
INFO-FLOW: Configuring Module : compute_tile ...
Execute       set_default_model compute_tile 
Execute       apply_spec_resource_limit compute_tile 
WARNING: [SYN 201-223] Checking resource limit in 'compute_tile': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       apply_spec_resource_limit store_tile_mm 
INFO-FLOW: Configuring Module : dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       apply_spec_resource_limit dataflow_in_loop_IT_w0 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: load_tile_mm ...
Execute       set_default_model load_tile_mm 
Execute       cdfg_preprocess -model load_tile_mm 
Execute       rtl_gen_preprocess load_tile_mm 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2Out_biases ...
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2Out_biases 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2Out_biases 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2_dot32 ...
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_dot32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv2_ReLU ...
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_ReLU 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Shift_win32 ...
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Shift_win32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Shift_win32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Update_linebuf32 ...
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Update_linebuf32 
INFO-FLOW: Preprocessing Module: compute_tile_Pipeline_Conv3_inputft ...
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       cdfg_preprocess -model compute_tile_Pipeline_Conv3_inputft 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv3_inputft 
INFO-FLOW: Preprocessing Module: compute_tile ...
Execute       set_default_model compute_tile 
Execute       cdfg_preprocess -model compute_tile 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'inbuf' does not exist or is optimized away.
Execute       rtl_gen_preprocess compute_tile 
INFO-FLOW: Preprocessing Module: store_tile_mm ...
Execute       set_default_model store_tile_mm 
Execute       cdfg_preprocess -model store_tile_mm 
Execute       rtl_gen_preprocess store_tile_mm 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_IT_w0 ...
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       cdfg_preprocess -model dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       schedule -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW1_ky_CopyW1_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW1_ky_CopyW1_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.158 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       bind -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       schedule -model srcnn_Pipeline_CopyW2_inft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW2_inft'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'CopyW2_inft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW2_inft.
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       bind -model srcnn_Pipeline_CopyW2_inft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW2_inft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       schedule -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       bind -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.129 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_mm 
Execute       schedule -model load_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_tile_mm': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_tile_mm': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_mm.
Execute       set_default_model load_tile_mm 
Execute       bind -model load_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.133 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding load_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       schedule -model compute_tile_Pipeline_Conv2Out_biases 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2Out_biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Conv2Out_biases'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2Out_biases.
Execute       set_default_model compute_tile_Pipeline_Conv2Out_biases 
Execute       bind -model compute_tile_Pipeline_Conv2Out_biases 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2Out_biases.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       schedule -model compute_tile_Pipeline_Conv2_dot32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_dot32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'Conv2_dot32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.26 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2_dot32.
Execute       set_default_model compute_tile_Pipeline_Conv2_dot32 
Execute       bind -model compute_tile_Pipeline_Conv2_dot32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2_dot32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       schedule -model compute_tile_Pipeline_Conv2_ReLU 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2_ReLU'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Conv2_ReLU'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.225 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.242 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv2_ReLU.
Execute       set_default_model compute_tile_Pipeline_Conv2_ReLU 
Execute       bind -model compute_tile_Pipeline_Conv2_ReLU 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.242 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv2_ReLU.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       schedule -model compute_tile_Pipeline_Shift_win32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Shift_win32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Shift_win32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.609 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Shift_win32.
Execute       set_default_model compute_tile_Pipeline_Shift_win32 
Execute       bind -model compute_tile_Pipeline_Shift_win32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Shift_win32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       schedule -model compute_tile_Pipeline_Update_linebuf32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Update_linebuf32'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Update_linebuf32'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Update_linebuf32.
Execute       set_default_model compute_tile_Pipeline_Update_linebuf32 
Execute       bind -model compute_tile_Pipeline_Update_linebuf32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.249 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.bind.adb -f 
INFO-FLOW: Finish binding compute_tile_Pipeline_Update_linebuf32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       schedule -model compute_tile_Pipeline_Conv3_inputft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv3_inputft'.
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
WARNING: [HLS 200-880] The II Violation in module 'compute_tile_Pipeline_Conv3_inputft' (loop 'Conv3_inputft'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'fadd' operation ('acc3_55_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437) and 'fadd' operation ('acc3_4_i_i', src/srcnn.cpp:220->src/srcnn.cpp:437).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'Conv3_inputft': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.924 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 10.037 seconds; current allocated memory: 1.283 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 4.236 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.sched.adb -f 
Command       db_write done; 0.437 sec.
INFO-FLOW: Finish scheduling compute_tile_Pipeline_Conv3_inputft.
Execute       set_default_model compute_tile_Pipeline_Conv3_inputft 
Execute       bind -model compute_tile_Pipeline_Conv3_inputft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.153 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.223 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.bind.adb -f 
Command       db_write done; 0.416 sec.
INFO-FLOW: Finish binding compute_tile_Pipeline_Conv3_inputft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_tile 
Execute       schedule -model compute_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.956 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.675 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.205 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.sched.adb -f 
INFO-FLOW: Finish scheduling compute_tile.
Execute       set_default_model compute_tile 
Execute       bind -model compute_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.372 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.159 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.bind.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish binding compute_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_tile_mm 
Execute       schedule -model store_tile_mm 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_tile_mm': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_tile_mm': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.231 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.sched.adb -f 
INFO-FLOW: Finish scheduling store_tile_mm.
Execute       set_default_model store_tile_mm 
Execute       bind -model store_tile_mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.166 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.bind.adb -f 
INFO-FLOW: Finish binding store_tile_mm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       schedule -model dataflow_in_loop_IT_w0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_IT_w0.
Execute       set_default_model dataflow_in_loop_IT_w0 
Execute       bind -model dataflow_in_loop_IT_w0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_IT_w0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.306 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.263 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.285 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.203 sec.
Execute       db_write -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess load_tile_mm 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2Out_biases 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_dot32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv2_ReLU 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Shift_win32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Update_linebuf32 
Execute       rtl_gen_preprocess compute_tile_Pipeline_Conv3_inputft 
Execute       rtl_gen_preprocess compute_tile 
Execute       rtl_gen_preprocess store_tile_mm 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' pipeline 'CopyW1_ky_CopyW1_kx' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.288 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.adb 
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW1_ky_CopyW1_kx -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW2_inft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW2_inft' pipeline 'CopyW2_inft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW2_inft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.288 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.adb 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW2_inft -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline 'CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'.
Command       create_rtl_model done; 0.431 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 1.290 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.adb 
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.291 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.293 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_mm 
Execute       gen_rtl load_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_mm 
Execute       syn_report -csynth -model load_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_tile_mm -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.adb 
Execute       db_write -model load_tile_mm -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_mm -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2Out_biases -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2Out_biases'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.296 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2Out_biases -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2Out_biases 
Execute       gen_rtl compute_tile_Pipeline_Conv2Out_biases -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2Out_biases 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2Out_biases_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2Out_biases_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2Out_biases -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Conv2Out_biases -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.adb 
Execute       db_write -model compute_tile_Pipeline_Conv2Out_biases -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2Out_biases -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2_dot32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2_dot32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Conv2_dot32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv2_dot32' pipeline 'Conv2_dot32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2_dot32'.
Command       create_rtl_model done; 0.175 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.299 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2_dot32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2_dot32 
Execute       gen_rtl compute_tile_Pipeline_Conv2_dot32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2_dot32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_dot32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_dot32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2_dot32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Conv2_dot32 -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.adb 
Execute       db_write -model compute_tile_Pipeline_Conv2_dot32 -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2_dot32 -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv2_ReLU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv2_ReLU -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Conv2_ReLU' pipeline 'Conv2_ReLU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv2_ReLU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.301 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv2_ReLU -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv2_ReLU 
Execute       gen_rtl compute_tile_Pipeline_Conv2_ReLU -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv2_ReLU 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_ReLU_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv2_ReLU_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv2_ReLU -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Conv2_ReLU -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.adb 
Execute       db_write -model compute_tile_Pipeline_Conv2_ReLU -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Conv2_ReLU -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Shift_win32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Shift_win32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Shift_win32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Shift_win32' pipeline 'Shift_win32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_tile_Pipeline_Shift_win32' is 6800 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Shift_win32'.
Command       create_rtl_model done; 0.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.310 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Shift_win32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Shift_win32 
Execute       gen_rtl compute_tile_Pipeline_Shift_win32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Shift_win32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Shift_win32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.113 sec.
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Shift_win32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Shift_win32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -model compute_tile_Pipeline_Shift_win32 -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model compute_tile_Pipeline_Shift_win32 -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Shift_win32 -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Update_linebuf32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Update_linebuf32 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Update_linebuf32' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_tile_Pipeline_Update_linebuf32' pipeline 'Update_linebuf32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Update_linebuf32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.662 seconds; current allocated memory: 1.325 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Update_linebuf32 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Update_linebuf32 
Execute       gen_rtl compute_tile_Pipeline_Update_linebuf32 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Update_linebuf32 
Execute       syn_report -csynth -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Update_linebuf32_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Update_linebuf32_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Update_linebuf32 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model compute_tile_Pipeline_Update_linebuf32 -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.adb 
Execute       db_write -model compute_tile_Pipeline_Update_linebuf32 -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile_Pipeline_Update_linebuf32 -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile_Pipeline_Conv3_inputft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile_Pipeline_Conv3_inputft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_6ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_32_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile_Pipeline_Conv3_inputft'.
Command       create_rtl_model done; 0.981 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 1.358 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile_Pipeline_Conv3_inputft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile_Pipeline_Conv3_inputft 
Execute       gen_rtl compute_tile_Pipeline_Conv3_inputft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile_Pipeline_Conv3_inputft 
Execute       syn_report -csynth -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv3_inputft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.139 sec.
Execute       syn_report -rtlxml -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_Pipeline_Conv3_inputft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model compute_tile_Pipeline_Conv3_inputft -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.205 sec.
Execute       db_write -model compute_tile_Pipeline_Conv3_inputft -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.adb 
Command       db_write done; 0.476 sec.
Execute       db_write -model compute_tile_Pipeline_Conv3_inputft -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info compute_tile_Pipeline_Conv3_inputft -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_tile -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_win_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_compute_tile_win_1_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.506 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.433 seconds; current allocated memory: 1.407 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_tile -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_compute_tile 
Execute       gen_rtl compute_tile -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_compute_tile 
Execute       syn_report -csynth -model compute_tile -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.338 sec.
Execute       syn_report -rtlxml -model compute_tile -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/compute_tile_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.126 sec.
Execute       syn_report -verbosereport -model compute_tile -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.492 sec.
Execute       db_write -model compute_tile -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.adb 
Command       db_write done; 0.274 sec.
Execute       db_write -model compute_tile -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_tile -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_tile_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_tile_mm -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_tile_mm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.424 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_tile_mm 
Execute       gen_rtl store_tile_mm -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_tile_mm 
Execute       syn_report -csynth -model store_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/store_tile_mm_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_tile_mm -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_tile_mm -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.adb 
Execute       db_write -model store_tile_mm -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_tile_mm -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_IT_w0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_IT_w0 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_IT_w0'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c1_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c2_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_c3_channel_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'phase_c_channel_U(srcnn_fifo_w1_d2_S)' using Shift Registers.
Command       create_rtl_model done; 1.442 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.854 seconds; current allocated memory: 1.424 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_IT_w0 
Execute       gen_rtl dataflow_in_loop_IT_w0 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_IT_w0 
Execute       syn_report -csynth -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.189 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -verbosereport -model dataflow_in_loop_IT_w0 -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.322 sec.
Execute       db_write -model dataflow_in_loop_IT_w0 -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.adb 
Execute       db_write -model dataflow_in_loop_IT_w0 -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_IT_w0 -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/reload_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'weights_loaded' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b1_loc_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6b2_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap', 'reload_weights' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_w1_loc_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 4.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.295 seconds; current allocated memory: 1.432 GB.
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.327 sec.
Execute       db_write -model srcnn -f -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Command       db_write done; 0.161 sec.
Execute       db_write -model srcnn -bindview -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 0.861 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW1_ky_CopyW1_kx] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW2_inft] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2Out_biases] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_25_5_32_1_1.
INFO-FLOW: Append model srcnn_mux_25_5_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2_dot32] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv2_ReLU] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Shift_win32] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Update_linebuf32] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_tile_Pipeline_Conv3_inputft] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_2ns_6ns_7_1_1.
INFO-FLOW: Append model srcnn_mul_2ns_6ns_7_1_1
INFO-FLOW: Found component srcnn_mux_5_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_5_3_32_1_1
INFO-FLOW: Handling components in module [compute_tile] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_mux_64_6_32_1_1.
INFO-FLOW: Append model srcnn_mux_64_6_32_1_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_compute_tile_win_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_win_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_compute_tile_win_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_compute_tile_win_1_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [store_tile_mm] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_IT_w0] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_fifo_w64_d4_S.
INFO-FLOW: Append model srcnn_fifo_w64_d4_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w1_d2_S.
INFO-FLOW: Append model srcnn_fifo_w1_d2_S
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_w1_loc_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model srcnn_w1_loc_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_gmem_in_m_axi.
INFO-FLOW: Append model srcnn_gmem_in_m_axi
INFO-FLOW: Found component srcnn_gmem_w1_m_axi.
INFO-FLOW: Append model srcnn_gmem_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_w2_m_axi.
INFO-FLOW: Append model srcnn_gmem_w2_m_axi
INFO-FLOW: Found component srcnn_gmem_w3_m_axi.
INFO-FLOW: Append model srcnn_gmem_w3_m_axi
INFO-FLOW: Found component srcnn_gmem_out_m_axi.
INFO-FLOW: Append model srcnn_gmem_out_m_axi
INFO-FLOW: Found component srcnn_ctrl_s_axi.
INFO-FLOW: Append model srcnn_ctrl_s_axi
INFO-FLOW: Append model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: Append model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: Append model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model load_tile_mm
INFO-FLOW: Append model compute_tile_Pipeline_Conv2Out_biases
INFO-FLOW: Append model compute_tile_Pipeline_Conv2_dot32
INFO-FLOW: Append model compute_tile_Pipeline_Conv2_ReLU
INFO-FLOW: Append model compute_tile_Pipeline_Shift_win32
INFO-FLOW: Append model compute_tile_Pipeline_Update_linebuf32
INFO-FLOW: Append model compute_tile_Pipeline_Conv3_inputft
INFO-FLOW: Append model compute_tile
INFO-FLOW: Append model store_tile_mm
INFO-FLOW: Append model dataflow_in_loop_IT_w0
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_25_5_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_2ns_6ns_7_1_1 srcnn_mux_5_3_32_1_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_mux_64_6_32_1_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W srcnn_compute_tile_win_RAM_AUTO_1R1W srcnn_compute_tile_win_1_RAM_AUTO_1R1W srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W srcnn_fifo_w64_d4_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w1_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w1_d2_S srcnn_w1_loc_RAM_1P_LUTRAM_1R1W srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W srcnn_gmem_in_m_axi srcnn_gmem_w1_m_axi srcnn_gmem_w2_m_axi srcnn_gmem_w3_m_axi srcnn_gmem_out_m_axi srcnn_ctrl_s_axi srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc load_tile_mm compute_tile_Pipeline_Conv2Out_biases compute_tile_Pipeline_Conv2_dot32 compute_tile_Pipeline_Conv2_ReLU compute_tile_Pipeline_Shift_win32 compute_tile_Pipeline_Update_linebuf32 compute_tile_Pipeline_Conv3_inputft compute_tile store_tile_mm dataflow_in_loop_IT_w0 srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_25_5_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_2ns_6ns_7_1_1
INFO-FLOW: To file: write model srcnn_mux_5_3_32_1_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_mux_64_6_32_1_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_compute_tile_win_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_compute_tile_win_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w64_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1_d2_S
INFO-FLOW: To file: write model srcnn_w1_loc_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_gmem_in_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w2_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w3_m_axi
INFO-FLOW: To file: write model srcnn_gmem_out_m_axi
INFO-FLOW: To file: write model srcnn_ctrl_s_axi
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model load_tile_mm
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2Out_biases
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2_dot32
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv2_ReLU
INFO-FLOW: To file: write model compute_tile_Pipeline_Shift_win32
INFO-FLOW: To file: write model compute_tile_Pipeline_Update_linebuf32
INFO-FLOW: To file: write model compute_tile_Pipeline_Conv3_inputft
INFO-FLOW: To file: write model compute_tile
INFO-FLOW: To file: write model store_tile_mm
INFO-FLOW: To file: write model dataflow_in_loop_IT_w0
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_2ns_6ns_7_1_1
srcnn_mux_5_3_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_64_6_32_1_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_w1_loc_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' expOnly='0'
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.compgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.867 seconds; current allocated memory: 1.448 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_2ns_6ns_7_1_1
srcnn_mux_5_3_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_64_6_32_1_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_w1_loc_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w2 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w3 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW2_inft_fu_757 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783 dataflow_in_loop_IT_w0 grp_dataflow_in_loop_IT_w0_fu_806 entry_proc entry_proc_U0 load_tile_mm load_tile_mm_U0 compute_tile compute_tile_U0 compute_tile_Pipeline_Conv2Out_biases grp_compute_tile_Pipeline_Conv2Out_biases_fu_2247 compute_tile_Pipeline_Conv2_ReLU grp_compute_tile_Pipeline_Conv2_ReLU_fu_2291 compute_tile_Pipeline_Conv2_dot32 grp_compute_tile_Pipeline_Conv2_dot32_fu_2311 compute_tile_Pipeline_Shift_win32 grp_compute_tile_Pipeline_Shift_win32_fu_2341 compute_tile_Pipeline_Update_linebuf32 grp_compute_tile_Pipeline_Update_linebuf32_fu_2587 compute_tile_Pipeline_Conv3_inputft grp_compute_tile_Pipeline_Conv3_inputft_fu_2633 store_tile_mm store_tile_mm_U0} INST2MODULE {srcnn srcnn grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746 srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW2_inft_fu_757 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_dataflow_in_loop_IT_w0_fu_806 dataflow_in_loop_IT_w0 entry_proc_U0 entry_proc load_tile_mm_U0 load_tile_mm compute_tile_U0 compute_tile grp_compute_tile_Pipeline_Conv2Out_biases_fu_2247 compute_tile_Pipeline_Conv2Out_biases grp_compute_tile_Pipeline_Conv2_ReLU_fu_2291 compute_tile_Pipeline_Conv2_ReLU grp_compute_tile_Pipeline_Conv2_dot32_fu_2311 compute_tile_Pipeline_Conv2_dot32 grp_compute_tile_Pipeline_Shift_win32_fu_2341 compute_tile_Pipeline_Shift_win32 grp_compute_tile_Pipeline_Update_linebuf32_fu_2587 compute_tile_Pipeline_Update_linebuf32 grp_compute_tile_Pipeline_Conv3_inputft_fu_2633 compute_tile_Pipeline_Conv3_inputft store_tile_mm_U0 store_tile_mm} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746 grp_srcnn_Pipeline_CopyW2_inft_fu_757 grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783 grp_dataflow_in_loop_IT_w0_fu_806}} grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_746 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW2_inft_fu_757 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_783 {DEPTH 2 CHILDREN {}} grp_dataflow_in_loop_IT_w0_fu_806 {DEPTH 2 CHILDREN {entry_proc_U0 load_tile_mm_U0 compute_tile_U0 store_tile_mm_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} load_tile_mm_U0 {DEPTH 3 CHILDREN {}} compute_tile_U0 {DEPTH 3 CHILDREN {grp_compute_tile_Pipeline_Conv2Out_biases_fu_2247 grp_compute_tile_Pipeline_Conv2_ReLU_fu_2291 grp_compute_tile_Pipeline_Conv2_dot32_fu_2311 grp_compute_tile_Pipeline_Shift_win32_fu_2341 grp_compute_tile_Pipeline_Update_linebuf32_fu_2587 grp_compute_tile_Pipeline_Conv3_inputft_fu_2633}} grp_compute_tile_Pipeline_Conv2Out_biases_fu_2247 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv2_ReLU_fu_2291 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv2_dot32_fu_2311 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Shift_win32_fu_2341 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Update_linebuf32_fu_2587 {DEPTH 4 CHILDREN {}} grp_compute_tile_Pipeline_Conv3_inputft_fu_2633 {DEPTH 4 CHILDREN {}} store_tile_mm_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {srcnn_Pipeline_CopyW1_ky_CopyW1_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_180_p2 SOURCE src/srcnn.cpp:369 VARIABLE add_ln369 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_1_fu_192_p2 SOURCE src/srcnn.cpp:366 VARIABLE add_ln366_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_201_p2 SOURCE src/srcnn.cpp:366 VARIABLE add_ln366 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_4_fu_319_p2 SOURCE src/srcnn.cpp:371 VARIABLE add_ln371_4 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_2_fu_241_p2 SOURCE src/srcnn.cpp:369 VARIABLE add_ln369_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_2_fu_269_p2 SOURCE src/srcnn.cpp:371 VARIABLE add_ln371_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_1_fu_295_p2 SOURCE src/srcnn.cpp:369 VARIABLE add_ln369_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW2_inft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln381_fu_266_p2 SOURCE src/srcnn.cpp:381 VARIABLE add_ln381 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_2_fu_314_p2 SOURCE src/srcnn.cpp:387 VARIABLE add_ln387_2 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_1_fu_276_p2 SOURCE src/srcnn.cpp:387 VARIABLE add_ln387_1 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_286_p2 SOURCE src/srcnn.cpp:387 VARIABLE add_ln387 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_1_fu_285_p2 SOURCE src/srcnn.cpp:399 VARIABLE add_ln399_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_fu_339_p2 SOURCE src/srcnn.cpp:399 VARIABLE add_ln399 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_402_p2 SOURCE src/srcnn.cpp:402 VARIABLE add_ln402 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_fu_433_p2 SOURCE src/srcnn.cpp:407 VARIABLE add_ln407 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln405_fu_490_p2 SOURCE src/srcnn.cpp:405 VARIABLE add_ln405 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_1_fu_311_p2 SOURCE src/srcnn.cpp:402 VARIABLE add_ln402_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_fu_181_p2 SOURCE src/srcnn.cpp:428 VARIABLE add_ln428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_213_p2 SOURCE src/srcnn.cpp:431 VARIABLE add_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_257_p2 SOURCE src/srcnn.cpp:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_267_p2 SOURCE src/srcnn.cpp:42 VARIABLE add_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_273_p2 SOURCE src/srcnn.cpp:46 VARIABLE add_ln46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_283_p2 SOURCE src/srcnn.cpp:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_2_fu_309_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_2 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln56_1_fu_338_p2 SOURCE src/srcnn.cpp:56 VARIABLE sub_ln56_1 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_353_p2 SOURCE src/srcnn.cpp:42 VARIABLE add_ln42_2 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_359_p2 SOURCE src/srcnn.cpp:46 VARIABLE add_ln46_1 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_364_p2 SOURCE src/srcnn.cpp:47 VARIABLE add_ln47 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln56_fu_427_p2 SOURCE src/srcnn.cpp:56 VARIABLE sub_ln56 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_3_fu_452_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_3 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_467_p2 SOURCE src/srcnn.cpp:51 VARIABLE add_ln51 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_477_p2 SOURCE src/srcnn.cpp:53 VARIABLE add_ln53_1 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_482_p2 SOURCE src/srcnn.cpp:54 VARIABLE add_ln54 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_533_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_542_p2 SOURCE src/srcnn.cpp:56 VARIABLE add_ln56_1 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2Out_biases {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_918_p2 SOURCE src/srcnn.cpp:118 VARIABLE add_ln118 LOOP Conv2Out_biases BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2_dot32 {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U87 SOURCE src/srcnn.cpp:149 VARIABLE add64_1_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U88 SOURCE src/srcnn.cpp:149 VARIABLE add64_2_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U89 SOURCE src/srcnn.cpp:149 VARIABLE add64_3_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U90 SOURCE src/srcnn.cpp:149 VARIABLE add64_4_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U91 SOURCE src/srcnn.cpp:149 VARIABLE add64_5_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U92 SOURCE src/srcnn.cpp:149 VARIABLE add64_6_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U93 SOURCE src/srcnn.cpp:149 VARIABLE add64_7_i_i LOOP Conv2_dot32 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_466_p2 SOURCE src/srcnn.cpp:147 VARIABLE add_ln147 LOOP Conv2_dot32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv2_ReLU {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_376_p2 SOURCE src/srcnn.cpp:156 VARIABLE add_ln156 LOOP Conv2_ReLU BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Shift_win32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_4712_p2 SOURCE src/srcnn.cpp:184 VARIABLE add_ln184 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_4754_p2 SOURCE src/srcnn.cpp:167 VARIABLE add_ln167 LOOP Shift_win32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Update_linebuf32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_872_p2 SOURCE src/srcnn.cpp:196 VARIABLE add_ln196 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_906_p2 SOURCE src/srcnn.cpp:191 VARIABLE add_ln191 LOOP Update_linebuf32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_tile_Pipeline_Conv3_inputft {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_6ns_7_1_1_U478 SOURCE src/srcnn.cpp:220 VARIABLE mul_ln220 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_6351_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_6361_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_1 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_2_fu_6371_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_2 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_3_fu_6381_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_3 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_4_fu_6391_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_4 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_5_fu_6401_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_5 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_6_fu_6411_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_6 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_7_fu_6421_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_7 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_8_fu_6431_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_8 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_9_fu_6441_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_9 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_10_fu_6451_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_10 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_11_fu_6461_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_11 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_12_fu_6471_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_12 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_13_fu_6481_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_13 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_14_fu_6491_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_14 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_15_fu_6501_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_15 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_16_fu_6511_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_16 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_17_fu_6521_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_17 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_18_fu_6531_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_18 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_19_fu_6541_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_19 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_20_fu_6551_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_20 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_21_fu_6561_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_21 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_22_fu_6571_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_22 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_23_fu_6581_p2 SOURCE src/srcnn.cpp:220 VARIABLE add_ln220_23 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_5821_p2 SOURCE src/srcnn.cpp:25 VARIABLE add_ln25 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U437 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_2_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U438 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_3_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U439 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_4_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U440 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_5_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U441 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_1_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U442 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_2_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U443 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_3_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U444 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_4_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U445 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_6_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U446 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_1_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U447 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_2_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U448 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_3_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U449 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_4_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U450 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_7_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U451 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_1_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U452 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_2_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U453 SOURCE src/srcnn.cpp:220 VARIABLE mul252_6_3_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U454 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U455 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U456 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U457 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U458 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U459 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_i_i_76 LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U460 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_1_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U461 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_2_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U462 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_3_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U463 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_4_1_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U464 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_5_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U465 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_1_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U466 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_2_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U467 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_3_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U468 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_4_2_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U469 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_6_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U470 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_1_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U471 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_2_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U472 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_3_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U473 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_4_3_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U474 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_7_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U475 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_1_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U476 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_2_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U477 SOURCE src/srcnn.cpp:220 VARIABLE mul252_7_3_4_i_i LOOP Conv3_inputft BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_5435_p2 SOURCE src/srcnn.cpp:208 VARIABLE add_ln208 LOOP Conv3_inputft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 123 BRAM 0 URAM 0}} compute_tile {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_1_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_2_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_3_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_4_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_5_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_6_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_7_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_8_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_9_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_10_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_11_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_12_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_13_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_14_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_15_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_16_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_17_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_18_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_19_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_20_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_21_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_22_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_23_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_24_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_25_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_26_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_27_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_28_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_29_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_30_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME linebuf_31_U SOURCE src/srcnn.cpp:77 VARIABLE linebuf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_U SOURCE src/srcnn.cpp:82 VARIABLE win LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_1_U SOURCE src/srcnn.cpp:82 VARIABLE win_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_2_U SOURCE src/srcnn.cpp:82 VARIABLE win_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_3_U SOURCE src/srcnn.cpp:82 VARIABLE win_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_4_U SOURCE src/srcnn.cpp:82 VARIABLE win_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_5_U SOURCE src/srcnn.cpp:82 VARIABLE win_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_6_U SOURCE src/srcnn.cpp:82 VARIABLE win_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_7_U SOURCE src/srcnn.cpp:82 VARIABLE win_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_8_U SOURCE src/srcnn.cpp:82 VARIABLE win_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_9_U SOURCE src/srcnn.cpp:82 VARIABLE win_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_10_U SOURCE src/srcnn.cpp:82 VARIABLE win_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_11_U SOURCE src/srcnn.cpp:82 VARIABLE win_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_12_U SOURCE src/srcnn.cpp:82 VARIABLE win_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_13_U SOURCE src/srcnn.cpp:82 VARIABLE win_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_14_U SOURCE src/srcnn.cpp:82 VARIABLE win_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_15_U SOURCE src/srcnn.cpp:82 VARIABLE win_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_16_U SOURCE src/srcnn.cpp:82 VARIABLE win_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_17_U SOURCE src/srcnn.cpp:82 VARIABLE win_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_18_U SOURCE src/srcnn.cpp:82 VARIABLE win_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_19_U SOURCE src/srcnn.cpp:82 VARIABLE win_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_20_U SOURCE src/srcnn.cpp:82 VARIABLE win_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_21_U SOURCE src/srcnn.cpp:82 VARIABLE win_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_22_U SOURCE src/srcnn.cpp:82 VARIABLE win_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_23_U SOURCE src/srcnn.cpp:82 VARIABLE win_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_24_U SOURCE src/srcnn.cpp:82 VARIABLE win_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_25_U SOURCE src/srcnn.cpp:82 VARIABLE win_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_26_U SOURCE src/srcnn.cpp:82 VARIABLE win_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_27_U SOURCE src/srcnn.cpp:82 VARIABLE win_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_28_U SOURCE src/srcnn.cpp:82 VARIABLE win_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_29_U SOURCE src/srcnn.cpp:82 VARIABLE win_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_30_U SOURCE src/srcnn.cpp:82 VARIABLE win_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_31_U SOURCE src/srcnn.cpp:82 VARIABLE win_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_32_U SOURCE src/srcnn.cpp:82 VARIABLE win_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_33_U SOURCE src/srcnn.cpp:82 VARIABLE win_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_34_U SOURCE src/srcnn.cpp:82 VARIABLE win_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_35_U SOURCE src/srcnn.cpp:82 VARIABLE win_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_36_U SOURCE src/srcnn.cpp:82 VARIABLE win_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_37_U SOURCE src/srcnn.cpp:82 VARIABLE win_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_38_U SOURCE src/srcnn.cpp:82 VARIABLE win_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_39_U SOURCE src/srcnn.cpp:82 VARIABLE win_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_40_U SOURCE src/srcnn.cpp:82 VARIABLE win_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_41_U SOURCE src/srcnn.cpp:82 VARIABLE win_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_42_U SOURCE src/srcnn.cpp:82 VARIABLE win_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_43_U SOURCE src/srcnn.cpp:82 VARIABLE win_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_44_U SOURCE src/srcnn.cpp:82 VARIABLE win_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_45_U SOURCE src/srcnn.cpp:82 VARIABLE win_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_46_U SOURCE src/srcnn.cpp:82 VARIABLE win_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_47_U SOURCE src/srcnn.cpp:82 VARIABLE win_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_48_U SOURCE src/srcnn.cpp:82 VARIABLE win_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_49_U SOURCE src/srcnn.cpp:82 VARIABLE win_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_50_U SOURCE src/srcnn.cpp:82 VARIABLE win_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_51_U SOURCE src/srcnn.cpp:82 VARIABLE win_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_52_U SOURCE src/srcnn.cpp:82 VARIABLE win_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_53_U SOURCE src/srcnn.cpp:82 VARIABLE win_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_54_U SOURCE src/srcnn.cpp:82 VARIABLE win_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_55_U SOURCE src/srcnn.cpp:82 VARIABLE win_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_56_U SOURCE src/srcnn.cpp:82 VARIABLE win_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_57_U SOURCE src/srcnn.cpp:82 VARIABLE win_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_58_U SOURCE src/srcnn.cpp:82 VARIABLE win_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_59_U SOURCE src/srcnn.cpp:82 VARIABLE win_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_60_U SOURCE src/srcnn.cpp:82 VARIABLE win_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_61_U SOURCE src/srcnn.cpp:82 VARIABLE win_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_62_U SOURCE src/srcnn.cpp:82 VARIABLE win_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_63_U SOURCE src/srcnn.cpp:82 VARIABLE win_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_64_U SOURCE src/srcnn.cpp:82 VARIABLE win_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_65_U SOURCE src/srcnn.cpp:82 VARIABLE win_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_66_U SOURCE src/srcnn.cpp:82 VARIABLE win_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_67_U SOURCE src/srcnn.cpp:82 VARIABLE win_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_68_U SOURCE src/srcnn.cpp:82 VARIABLE win_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_69_U SOURCE src/srcnn.cpp:82 VARIABLE win_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_70_U SOURCE src/srcnn.cpp:82 VARIABLE win_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_71_U SOURCE src/srcnn.cpp:82 VARIABLE win_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_72_U SOURCE src/srcnn.cpp:82 VARIABLE win_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_73_U SOURCE src/srcnn.cpp:82 VARIABLE win_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_74_U SOURCE src/srcnn.cpp:82 VARIABLE win_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_75_U SOURCE src/srcnn.cpp:82 VARIABLE win_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_76_U SOURCE src/srcnn.cpp:82 VARIABLE win_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_77_U SOURCE src/srcnn.cpp:82 VARIABLE win_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_78_U SOURCE src/srcnn.cpp:82 VARIABLE win_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_79_U SOURCE src/srcnn.cpp:82 VARIABLE win_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_80_U SOURCE src/srcnn.cpp:82 VARIABLE win_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_81_U SOURCE src/srcnn.cpp:82 VARIABLE win_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_82_U SOURCE src/srcnn.cpp:82 VARIABLE win_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_83_U SOURCE src/srcnn.cpp:82 VARIABLE win_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_84_U SOURCE src/srcnn.cpp:82 VARIABLE win_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_85_U SOURCE src/srcnn.cpp:82 VARIABLE win_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_86_U SOURCE src/srcnn.cpp:82 VARIABLE win_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_87_U SOURCE src/srcnn.cpp:82 VARIABLE win_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_88_U SOURCE src/srcnn.cpp:82 VARIABLE win_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_89_U SOURCE src/srcnn.cpp:82 VARIABLE win_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_90_U SOURCE src/srcnn.cpp:82 VARIABLE win_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_91_U SOURCE src/srcnn.cpp:82 VARIABLE win_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_92_U SOURCE src/srcnn.cpp:82 VARIABLE win_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_93_U SOURCE src/srcnn.cpp:82 VARIABLE win_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_94_U SOURCE src/srcnn.cpp:82 VARIABLE win_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_95_U SOURCE src/srcnn.cpp:82 VARIABLE win_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_96_U SOURCE src/srcnn.cpp:82 VARIABLE win_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_97_U SOURCE src/srcnn.cpp:82 VARIABLE win_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_98_U SOURCE src/srcnn.cpp:82 VARIABLE win_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_99_U SOURCE src/srcnn.cpp:82 VARIABLE win_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_100_U SOURCE src/srcnn.cpp:82 VARIABLE win_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_101_U SOURCE src/srcnn.cpp:82 VARIABLE win_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_102_U SOURCE src/srcnn.cpp:82 VARIABLE win_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_103_U SOURCE src/srcnn.cpp:82 VARIABLE win_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_104_U SOURCE src/srcnn.cpp:82 VARIABLE win_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_105_U SOURCE src/srcnn.cpp:82 VARIABLE win_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_106_U SOURCE src/srcnn.cpp:82 VARIABLE win_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_107_U SOURCE src/srcnn.cpp:82 VARIABLE win_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_108_U SOURCE src/srcnn.cpp:82 VARIABLE win_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_109_U SOURCE src/srcnn.cpp:82 VARIABLE win_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_110_U SOURCE src/srcnn.cpp:82 VARIABLE win_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_111_U SOURCE src/srcnn.cpp:82 VARIABLE win_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_112_U SOURCE src/srcnn.cpp:82 VARIABLE win_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_113_U SOURCE src/srcnn.cpp:82 VARIABLE win_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_114_U SOURCE src/srcnn.cpp:82 VARIABLE win_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_115_U SOURCE src/srcnn.cpp:82 VARIABLE win_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_116_U SOURCE src/srcnn.cpp:82 VARIABLE win_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_117_U SOURCE src/srcnn.cpp:82 VARIABLE win_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_118_U SOURCE src/srcnn.cpp:82 VARIABLE win_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_119_U SOURCE src/srcnn.cpp:82 VARIABLE win_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_120_U SOURCE src/srcnn.cpp:82 VARIABLE win_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_121_U SOURCE src/srcnn.cpp:82 VARIABLE win_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_122_U SOURCE src/srcnn.cpp:82 VARIABLE win_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_123_U SOURCE src/srcnn.cpp:82 VARIABLE win_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_124_U SOURCE src/srcnn.cpp:82 VARIABLE win_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_125_U SOURCE src/srcnn.cpp:82 VARIABLE win_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_126_U SOURCE src/srcnn.cpp:82 VARIABLE win_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_127_U SOURCE src/srcnn.cpp:82 VARIABLE win_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_128_U SOURCE src/srcnn.cpp:82 VARIABLE win_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_129_U SOURCE src/srcnn.cpp:82 VARIABLE win_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_130_U SOURCE src/srcnn.cpp:82 VARIABLE win_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_131_U SOURCE src/srcnn.cpp:82 VARIABLE win_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_132_U SOURCE src/srcnn.cpp:82 VARIABLE win_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_133_U SOURCE src/srcnn.cpp:82 VARIABLE win_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_134_U SOURCE src/srcnn.cpp:82 VARIABLE win_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_135_U SOURCE src/srcnn.cpp:82 VARIABLE win_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_136_U SOURCE src/srcnn.cpp:82 VARIABLE win_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_137_U SOURCE src/srcnn.cpp:82 VARIABLE win_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_138_U SOURCE src/srcnn.cpp:82 VARIABLE win_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_139_U SOURCE src/srcnn.cpp:82 VARIABLE win_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_140_U SOURCE src/srcnn.cpp:82 VARIABLE win_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_141_U SOURCE src/srcnn.cpp:82 VARIABLE win_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_142_U SOURCE src/srcnn.cpp:82 VARIABLE win_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_143_U SOURCE src/srcnn.cpp:82 VARIABLE win_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_144_U SOURCE src/srcnn.cpp:82 VARIABLE win_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_145_U SOURCE src/srcnn.cpp:82 VARIABLE win_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_146_U SOURCE src/srcnn.cpp:82 VARIABLE win_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_147_U SOURCE src/srcnn.cpp:82 VARIABLE win_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_148_U SOURCE src/srcnn.cpp:82 VARIABLE win_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_149_U SOURCE src/srcnn.cpp:82 VARIABLE win_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_150_U SOURCE src/srcnn.cpp:82 VARIABLE win_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_151_U SOURCE src/srcnn.cpp:82 VARIABLE win_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_152_U SOURCE src/srcnn.cpp:82 VARIABLE win_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_153_U SOURCE src/srcnn.cpp:82 VARIABLE win_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_154_U SOURCE src/srcnn.cpp:82 VARIABLE win_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_155_U SOURCE src/srcnn.cpp:82 VARIABLE win_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_156_U SOURCE src/srcnn.cpp:82 VARIABLE win_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_157_U SOURCE src/srcnn.cpp:82 VARIABLE win_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_158_U SOURCE src/srcnn.cpp:82 VARIABLE win_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_159_U SOURCE src/srcnn.cpp:82 VARIABLE win_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_160_U SOURCE src/srcnn.cpp:82 VARIABLE win_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_161_U SOURCE src/srcnn.cpp:82 VARIABLE win_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_162_U SOURCE src/srcnn.cpp:82 VARIABLE win_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_163_U SOURCE src/srcnn.cpp:82 VARIABLE win_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_164_U SOURCE src/srcnn.cpp:82 VARIABLE win_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_165_U SOURCE src/srcnn.cpp:82 VARIABLE win_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_166_U SOURCE src/srcnn.cpp:82 VARIABLE win_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_167_U SOURCE src/srcnn.cpp:82 VARIABLE win_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_168_U SOURCE src/srcnn.cpp:82 VARIABLE win_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_169_U SOURCE src/srcnn.cpp:82 VARIABLE win_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_170_U SOURCE src/srcnn.cpp:82 VARIABLE win_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_171_U SOURCE src/srcnn.cpp:82 VARIABLE win_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_172_U SOURCE src/srcnn.cpp:82 VARIABLE win_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_173_U SOURCE src/srcnn.cpp:82 VARIABLE win_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_174_U SOURCE src/srcnn.cpp:82 VARIABLE win_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_175_U SOURCE src/srcnn.cpp:82 VARIABLE win_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_176_U SOURCE src/srcnn.cpp:82 VARIABLE win_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_177_U SOURCE src/srcnn.cpp:82 VARIABLE win_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_178_U SOURCE src/srcnn.cpp:82 VARIABLE win_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_179_U SOURCE src/srcnn.cpp:82 VARIABLE win_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_180_U SOURCE src/srcnn.cpp:82 VARIABLE win_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_181_U SOURCE src/srcnn.cpp:82 VARIABLE win_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_182_U SOURCE src/srcnn.cpp:82 VARIABLE win_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_183_U SOURCE src/srcnn.cpp:82 VARIABLE win_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_184_U SOURCE src/srcnn.cpp:82 VARIABLE win_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_185_U SOURCE src/srcnn.cpp:82 VARIABLE win_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_186_U SOURCE src/srcnn.cpp:82 VARIABLE win_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_187_U SOURCE src/srcnn.cpp:82 VARIABLE win_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_188_U SOURCE src/srcnn.cpp:82 VARIABLE win_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_189_U SOURCE src/srcnn.cpp:82 VARIABLE win_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_190_U SOURCE src/srcnn.cpp:82 VARIABLE win_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_191_U SOURCE src/srcnn.cpp:82 VARIABLE win_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_192_U SOURCE src/srcnn.cpp:82 VARIABLE win_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_193_U SOURCE src/srcnn.cpp:82 VARIABLE win_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_194_U SOURCE src/srcnn.cpp:82 VARIABLE win_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME win_195_U SOURCE src/srcnn.cpp:82 VARIABLE win_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_196_U SOURCE src/srcnn.cpp:82 VARIABLE win_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_197_U SOURCE src/srcnn.cpp:82 VARIABLE win_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_198_U SOURCE src/srcnn.cpp:82 VARIABLE win_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME win_199_U SOURCE src/srcnn.cpp:82 VARIABLE win_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_U SOURCE src/srcnn.cpp:115 VARIABLE acc2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_1_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_2_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_3_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_4_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_5_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_6_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME acc2_7_U SOURCE src/srcnn.cpp:115 VARIABLE acc2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_U SOURCE src/srcnn.cpp:153 VARIABLE f2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_1_U SOURCE src/srcnn.cpp:153 VARIABLE f2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_2_U SOURCE src/srcnn.cpp:153 VARIABLE f2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_3_U SOURCE src/srcnn.cpp:153 VARIABLE f2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_4_U SOURCE src/srcnn.cpp:153 VARIABLE f2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_5_U SOURCE src/srcnn.cpp:153 VARIABLE f2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_6_U SOURCE src/srcnn.cpp:153 VARIABLE f2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME f2_7_U SOURCE src/srcnn.cpp:153 VARIABLE f2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1560_p2 SOURCE src/srcnn.cpp:428 VARIABLE add_ln428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1566_p2 SOURCE src/srcnn.cpp:431 VARIABLE add_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln106_fu_2987_p2 SOURCE src/srcnn.cpp:106 VARIABLE sub_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln106_1_fu_2993_p2 SOURCE src/srcnn.cpp:106 VARIABLE sub_ln106_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg274_i_i_fu_3003_p2 SOURCE {} VARIABLE p_neg274_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1565_p2 SOURCE src/srcnn.cpp:106 VARIABLE add_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1563_p2 SOURCE src/srcnn.cpp:106 VARIABLE add_ln106_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1561_p2 SOURCE src/srcnn.cpp:106 VARIABLE empty_88 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1562_p2 SOURCE src/srcnn.cpp:106 VARIABLE p_cast21_i_i LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1566_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg273_i_i_fu_3471_p2 SOURCE src/srcnn.cpp:106 VARIABLE p_neg273_i_i LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1559_p2 SOURCE src/srcnn.cpp:106 VARIABLE empty_90 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1564_p2 SOURCE src/srcnn.cpp:106 VARIABLE empty_91 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1560_p2 SOURCE src/srcnn.cpp:109 VARIABLE add_ln109_2 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1563_p2 SOURCE src/srcnn.cpp:109 VARIABLE add_ln109 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1564_p2 SOURCE src/srcnn.cpp:125 VARIABLE add_ln125 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1559_p2 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1565_p2 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141_1 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1563_p2 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141_2 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:132 VARIABLE add_ln132 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1101 SOURCE src/srcnn.cpp:132 VARIABLE tmp6 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:132 VARIABLE empty_92 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1564_p2 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141_3 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln141_fu_3708_p2 SOURCE src/srcnn.cpp:141 VARIABLE sub_ln141 LOOP Conv1_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141_4 LOOP Conv1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:136 VARIABLE add_ln136 LOOP Conv1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1101 SOURCE src/srcnn.cpp:140 VARIABLE add_ln140 LOOP Conv1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1560_p2 SOURCE src/srcnn.cpp:140 VARIABLE add_ln140_1 LOOP Conv1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1101 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141_5 LOOP Conv1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:141 VARIABLE mul_i_i LOOP Conv1_kx BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1101 SOURCE src/srcnn.cpp:141 VARIABLE v_3 LOOP Conv1_kx BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:163 VARIABLE add_ln163 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1559_p2 SOURCE src/srcnn.cpp:204 VARIABLE add_ln204 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:205 VARIABLE add_ln205 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1563_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225_1 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1561_p2 SOURCE src/srcnn.cpp:204 VARIABLE empty_93 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE src/srcnn.cpp:204 VARIABLE empty_94 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1566_p2 SOURCE src/srcnn.cpp:25 VARIABLE add_ln25 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1564_p2 SOURCE src/srcnn.cpp:25 VARIABLE add_ln25_1 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1559_p2 SOURCE src/srcnn.cpp:109 VARIABLE add_ln109_1 LOOP ITColcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1561_p2 SOURCE src/srcnn.cpp:106 VARIABLE add_ln106_2 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1562_p2 SOURCE src/srcnn.cpp:106 VARIABLE add_ln106_3 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1565_p2 SOURCE src/srcnn.cpp:106 VARIABLE add_ln106_4 LOOP ITRowcomp BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 163 BRAM 32 URAM 0}} store_tile_mm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln428_fu_181_p2 SOURCE src/srcnn.cpp:428 VARIABLE add_ln428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_213_p2 SOURCE src/srcnn.cpp:431 VARIABLE add_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_289_p2 SOURCE src/srcnn.cpp:246 VARIABLE add_ln246 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_309_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_315_p2 SOURCE src/srcnn.cpp:242 VARIABLE empty LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_62_fu_344_p2 SOURCE src/srcnn.cpp:242 VARIABLE empty_62 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_354_p2 SOURCE src/srcnn.cpp:242 VARIABLE tmp LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_363_p2 SOURCE src/srcnn.cpp:242 VARIABLE empty_63 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_1_fu_392_p2 SOURCE src/srcnn.cpp:246 VARIABLE add_ln246_1 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_407_p2 SOURCE src/srcnn.cpp:245 VARIABLE add_ln245 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_IT_w0 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_ftmap_c_U SOURCE {} VARIABLE output_ftmap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c1_channel_U SOURCE src/srcnn.cpp:436 VARIABLE h0_c1_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c2_channel_U SOURCE src/srcnn.cpp:436 VARIABLE w0_c2_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_c3_channel_U SOURCE src/srcnn.cpp:436 VARIABLE phase_c3_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_channel_U SOURCE src/srcnn.cpp:437 VARIABLE h0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c_channel_U SOURCE src/srcnn.cpp:437 VARIABLE w0_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME phase_c_channel_U SOURCE src/srcnn.cpp:437 VARIABLE phase_c_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 163 BRAM 42 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_1_fu_1102_p2 SOURCE src/srcnn.cpp:362 VARIABLE add_ln362_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_1114_p2 SOURCE src/srcnn.cpp:362 VARIABLE add_ln362 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_3_fu_1180_p2 SOURCE src/srcnn.cpp:371 VARIABLE add_ln371_3 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln364_fu_1124_p2 SOURCE src/srcnn.cpp:364 VARIABLE add_ln364 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_1594_p2 SOURCE src/srcnn.cpp:377 VARIABLE add_ln377 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_1604_p2 SOURCE src/srcnn.cpp:379 VARIABLE add_ln379 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h0_3_fu_1918_p2 SOURCE src/srcnn.cpp:428 VARIABLE h0_3 LOOP IT_h0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w0_1_fu_1930_p2 SOURCE src/srcnn.cpp:431 VARIABLE w0_1 LOOP IT_w0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME w1_loc_U SOURCE src/srcnn.cpp:323 VARIABLE w1_loc LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U SOURCE src/srcnn.cpp:328 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U SOURCE src/srcnn.cpp:333 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 163 BRAM 78 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.284 seconds; current allocated memory: 1.467 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.64 MHz
Command     autosyn done; 71.679 sec.
Command   csynth_design done; 102.821 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 62 seconds. CPU system time: 10 seconds. Elapsed time: 102.821 seconds; current allocated memory: 438.754 MB.
Command ap_source done; 106.961 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 21 00:23:27 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.416 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.573 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.688 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.181 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=srcnn xml_exists=0
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=62 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_25_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_2ns_6ns_7_1_1
srcnn_mux_5_3_32_1_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_64_6_32_1_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_compute_tile_linebuf_RAM_2P_BRAM_1R1W
srcnn_compute_tile_win_RAM_AUTO_1R1W
srcnn_compute_tile_win_1_RAM_AUTO_1R1W
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_inbuf_RAM_1P_BRAM_1R1W
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W_memcore
srcnn_dataflow_in_loop_IT_w0_outbuf_RAM_1P_BRAM_1R1W
srcnn_fifo_w64_d4_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w1_d2_S
srcnn_w1_loc_RAM_1P_LUTRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_1P_BRAM_1R1W
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc
load_tile_mm
compute_tile_Pipeline_Conv2Out_biases
compute_tile_Pipeline_Conv2_dot32
compute_tile_Pipeline_Conv2_ReLU
compute_tile_Pipeline_Shift_win32
compute_tile_Pipeline_Update_linebuf32
compute_tile_Pipeline_Conv3_inputft
compute_tile
store_tile_mm
dataflow_in_loop_IT_w0
srcnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_mm.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2Out_biases.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_dot32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv2_ReLU.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Shift_win32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Update_linebuf32.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile_Pipeline_Conv3_inputft.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/compute_tile.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_tile_mm.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     sc_get_clocks srcnn 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=srcnn
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/redre/Desktop/Hardware_Accelerated_Computing/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s srcnn_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
Command   export_design done; 39.398 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 39.398 seconds; current allocated memory: 19.816 MB.
Command ap_source done; 43.418 sec.
Execute cleanup_all 
