 
                              Fusion Compiler (TM)

                Version V-2023.12-SP3 for linux64 - May 07, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
# =================================================================
# 1. SETUP LIBRARY PATHS (Confirmed)
# =================================================================
set LIB_PATH "/data/synopsys/lib/saed32nm/ref/CLIBs"
/data/synopsys/lib/saed32nm/ref/CLIBs
set TLU_PATH "/data/synopsys/lib/saed32nm/ref/tech"
/data/synopsys/lib/saed32nm/ref/tech
set_host_options -max_cores 4
1
# =================================================================
# 2. CREATE WORKSPACE LIBRARY
# =================================================================
# It builds a database that links the logical (.db) and physical (.ndm) views.
set TECH_FILE "$TLU_PATH/saed32nm_1p9m.tf"
/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf
set REF_LIBS [list \
    "${LIB_PATH}/saed32_hvt.ndm" \
    "${LIB_PATH}/saed32_lvt.ndm" \
    "${LIB_PATH}/saed32_rvt.ndm" \
]
/data/synopsys/lib/saed32nm/ref/CLIBs/saed32_hvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_lvt.ndm /data/synopsys/lib/saed32nm/ref/CLIBs/saed32_rvt.ndm
# Delete old library if it exists to avoid errors
if {[file exists switch_lib.dlib]} {
    file delete -force switch_lib.dlib
}
# Create and open the new library
create_lib -technology $TECH_FILE -ref_libs $REF_LIBS switch_lib.dlib
Information: Loading technology file '/data/synopsys/lib/saed32nm/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{switch_lib.dlib}
# Load Parasitic Models (TLU+) for accurate timing estimation
read_parasitic_tech -tlu $TLU_PATH/saed32nm_1p9m_Cmax.lv.tluplus -name Cmax
1
read_parasitic_tech -tlu $TLU_PATH/saed32nm_1p9m_Cmin.lv.tluplus -name Cmin
1
# =================================================================
# 3. READ & ELABORATE
# =================================================================
set HDL_FILES { 
    ../design/packet_pkg.sv 
    ../design/port_if.sv 
    ../design/FIFO.sv 
    ../design/arbiter.sv 
    ../design/parser.sv 
    ../design/output_mux.sv 
    ../design/switch_port.sv 
    ../design/switch_4port.sv 
}
 
    ../design/packet_pkg.sv 
    ../design/port_if.sv 
    ../design/FIFO.sv 
    ../design/arbiter.sv 
    ../design/parser.sv 
    ../design/output_mux.sv 
    ../design/switch_port.sv 
    ../design/switch_4port.sv 

analyze -format sverilog $HDL_FILES
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file ../design/packet_pkg.sv
Warning:  ../design/packet_pkg.sv:1: The package packet_pkg has already been analyzed. It is being replaced. (VER-26)
Warning:  ../design/packet_pkg.sv:5: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../design/port_if.sv
Compiling source file ../design/FIFO.sv
Compiling source file ../design/arbiter.sv
Compiling source file ../design/parser.sv
Compiling source file ../design/output_mux.sv
Compiling source file ../design/switch_port.sv
Compiling source file ../design/switch_4port.sv
Presto compilation completed successfully.
Elapsed = 00:00:00.05, CPU = 00:00:00.02
1
elaborate switch_4port
Presto compilation completed successfully. (switch_4port)
Information: Elaborating HDL template WORK:switch_port instantiated from 'switch_4port'. (ELAB-193)
Warning:  ../design/switch_port.sv:146: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 76 in file
        '../design/switch_port.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================
  state register: current_state

Inferred memory devices in process
        in routine switch_port line 62 in file
                '../design/switch_port.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (switch_port)
Information: Elaborating HDL template WORK:arbiter instantiated from 'switch_4port'. (ELAB-193)

Statistics for case statements in always block at line 70 in file
        '../design/arbiter.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine arbiter line 114 in file
                '../design/arbiter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mux_sel3_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   common_ptr_reg    | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     active0_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     active3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mux_sel0_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    mux_sel1_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    mux_sel2_reg     | Flip-flop |   2   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (arbiter)
Information: Elaborating HDL template WORK:output_mux instantiated from 'switch_4port'. (ELAB-193)
Warning:  ../design/output_mux.sv:30: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 23 in file
        '../design/output_mux.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (output_mux)
Information: Elaborating HDL template WORK:parser instantiated from 'switch_port'. (ELAB-193)

Statistics for case statements in always block at line 11 in file
        '../design/parser.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (parser)
Information: Elaborating HDL template WORK:fifo instantiated from 'switch_port'. (ELAB-193)

Inferred memory devices in process
        in routine fifo line 30 in file
                '../design/FIFO.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  128  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|   fifo_count_reg    | Flip-flop |   4   |  Y  | Y  | Y  | N  | N  | N  | N  |
|    data_out_reg     | Flip-flop |  16   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 6
Top level ports:        146
Total in all modules
  Ports:                366
  Nets:                 1103
  Instances:            592
Design summary end. (FLW-8551)
Elapsed = 00:00:00.30, CPU = 00:00:00.26
1
set_top_module switch_4port
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Information: Added key list 'DesignWare' to design 'switch_4port'. (DWS-0216)
Elapsed = 00:00:00.43, CPU = 00:00:00.38
1
# =================================================================
# 4. CONSTRAINTS (MCMM Setup)
# =================================================================
# We must define "Corners" (Best/Worst case) for Fusion Compiler
remove_corners -all; remove_modes -all; remove_scenarios -all
1
create_corner Fast
1
create_corner Slow
1
create_mode   FUNC
1
# Link TLU+ models to corners
set_parasitics_parameters -early_spec Cmin -late_spec Cmin -corners {Fast}
1
set_parasitics_parameters -early_spec Cmax -late_spec Cmax -corners {Slow}
1
# Create Scenarios (Combines Mode + Corner)
create_scenario -mode FUNC -corner Fast -name FUNC_Fast
Created scenario FUNC_Fast for mode FUNC and corner Fast
All analysis types are activated.
{FUNC_Fast}
create_scenario -mode FUNC -corner Slow -name FUNC_Slow
Created scenario FUNC_Slow for mode FUNC and corner Slow
All analysis types are activated.
{FUNC_Slow}
# Apply your constraints to both scenarios
current_scenario FUNC_Fast
{FUNC_Fast}
source constraints.sdc
Information: Timer using 4 threads
Setting dont_touch_network on term 'clk'
Setting dont_touch_network on term 'rst_n'
1
current_scenario FUNC_Slow
{FUNC_Slow}
source constraints.sdc
Warning: Redefining clock 'clk'.  
        Previously defined at: /project/verif/users/arielt/ws/ex_vlsi_switch_project_ariel/Synt/constraints.sdc, line 2 (UIC-034)
Setting dont_touch_network on term 'clk'
Setting dont_touch_network on term 'rst_n'
1
# =================================================================
# 5. COMPILE 
# =================================================================
# Define basic floorplan rules (required for physical synthesis)
set_auto_floorplan_constraints -core_utilization 0.7 -side_ratio {1 1} -core_offset 2
1
# Run Logical Optimization
compile_fusion -to logic_opto
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -to logic_opto' (FLW-8000)
Information: Time: 2026-01-01 19:58:35 / Session:  00:00:14 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 537 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 12 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
CPU Load: 9%, Ram Free: 12 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Thu Jan  1 19:58:35 2026
****************************************
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: Corner Slow:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 447 cells affected for early, 447 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 447 cells affected for early, 447 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-01 19:58:37 / Session:  00:00:16 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 683 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-01 19:58:37 / Session:  00:00:16 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 683 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-01 19:58:38 / Session:  00:00:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 720 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-01 19:58:38 / Session:  00:00:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 720 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-01 19:58:38 / Session:  00:00:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 720 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2026-01-01 19:58:38 / Session:  00:00:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 720 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The hierarchy port3_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port2_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port1_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port0_i/parser_inst is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port3_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port2_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port1_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy port0_i/port_fifo is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy mux0_i is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy mux1_i is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 17 of 17 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  17
-------------------------------------------------------------------
Information: 7 out of 17 UNG-1001 messages were not printed due to limit 10 (after 'compile_fusion' at synth.tcl:83) (MSG-3913)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-01 19:58:38 / Session:  00:00:17 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 720 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-01 19:58:43 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2026-01-01 19:58:43 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2026-01-01 19:58:43 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:58:43 / Session:  00:00:21 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:58:44 / Session:  00:00:22 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2026-01-01 19:58:44 / Session:  00:00:22 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-01 19:58:44 / Session:  00:00:22 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Identified 1 crossbars in module 'switch_4port'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-01 19:58:48 / Session:  00:00:27 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-01 19:58:48 / Session:  00:00:27 / Command:  00:00:12 / CPU:  00:00:13 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Added key list 'DesignWare' to design 'switch_4port'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: 2 register's output was inverted. Use report_transformed_registers for a list. (SQM-2014)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:33 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 778 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:34 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:34 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-01 19:58:55 / Session:  00:00:34 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          44 |            616 |        616 |    96.55%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    13 |       13
 Minimum Bitwidth Not Met.                                 |     9 |        9
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       7985.71           -        1564              0.01       815

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:01              5.5%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:00              0.6%         Logic Simplification (1) 
       00:00:04             24.6%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              3.0%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:04             24.5%         High-Level Optimization and Technology Mapping (1) 
       00:00:06             33.4%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              2.4%         Logic Simplification (2) 
       00:00:00              0.5%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              5.4%         Other 
----------------------------------------------------------------------------
       00:00:18            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-01 19:58:56 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 2 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    50    39  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    51    40  1        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 40 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-01 19:58:56 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-01 19:58:56 / Session:  00:00:34 / Command:  00:00:20 / CPU:  00:00:20 / Memory: 816 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: Auto deriving 'horizontal' routing direction for layer 'M1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M2'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M3'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M4'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M5'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M6'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M7'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M8'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M9'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'MRDL'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 11239.772461 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 107.336} {108.704 107.336} {108.704 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1564 cells affected for early, 1564 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1564 cells affected for early, 1564 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-01 19:58:56 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 826 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-01 19:58:56 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 826 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          44 |            616 |        616 |    96.55%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    13 |       13
 Minimum Bitwidth Not Met.                                 |     9 |        9
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-01 19:58:57 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 838 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-01 19:58:57 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:21 / Memory: 838 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:58:57 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:22 / Memory: 838 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:58:57 / Session:  00:00:35 / Command:  00:00:21 / CPU:  00:00:22 / Memory: 838 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-01 19:58:59 / Session:  00:00:37 / Command:  00:00:23 / CPU:  00:00:24 / Memory: 853 MB (FLW-8100)
Information: CPU Load: 9%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-01 19:59:00 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-01 19:59:00 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-01 19:59:00 / Session:  00:00:38 / Command:  00:00:24 / CPU:  00:00:25 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-01 19:59:15 / Session:  00:00:53 / Command:  00:00:39 / CPU:  00:00:40 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-01 19:59:19 / Session:  00:00:57 / Command:  00:00:43 / CPU:  00:00:44 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-01 19:59:20 / Session:  00:00:58 / Command:  00:00:44 / CPU:  00:00:45 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-01 19:59:20 / Session:  00:00:58 / Command:  00:00:44 / CPU:  00:00:45 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 11255.783203 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 107.336} {108.856 107.336} {108.856 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        11255.8   { {2 2} {2 107.336} {108.856 107.336} {108.856 2} }
die   auto-floorplan        12120.6   { {0 0} {0 109.336} {110.856 109.336} {110.856 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               146                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-01 19:59:20 / Session:  00:00:59 / Command:  00:00:44 / CPU:  00:00:45 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-01 19:59:20 / Session:  00:00:59 / Command:  00:00:44 / CPU:  00:00:45 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1680
Timing factor = 1
Non-default weight range: (0.963606, 2.89082)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.19684e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.27868e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-01 19:59:22 / Session:  00:01:00 / Command:  00:00:46 / CPU:  00:00:47 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-01 19:59:22 / Session:  00:01:01 / Command:  00:00:46 / CPU:  00:00:48 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:22 / Session:  00:01:01 / Command:  00:00:46 / CPU:  00:00:48 / Memory: 942 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:23 / Session:  00:01:01 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-01 19:59:23 / Session:  00:01:02 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-01 19:59:23 / Session:  00:01:02 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:23 / Session:  00:01:02 / Command:  00:00:47 / CPU:  00:00:49 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:24 / Session:  00:01:02 / Command:  00:00:48 / CPU:  00:00:49 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:03 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:04 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:04 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:04 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:04 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-01 19:59:25 / Session:  00:01:04 / Command:  00:00:49 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.21%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 11466.977539 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 109.008} {109.16 109.008} {109.16 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.000 0.000} {0.056 0.286} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {111.159 -1.064} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {111.159 -1.064} on layer M2. (ZRT-625)
Warning: Master cell switch_4port has duplicated redundant library pin shapes at {0.001 -1.368} {111.159 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell port0_i/port_fifo/mem_reg[5][10] is placed overlapping with other cells at {{9.377 6.418} {14.545 8.090}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[6][9] is placed overlapping with other cells at {{78.124 23.618} {83.292 25.290}}. (ZRT-763)
Warning: Cell clock_gate_port3_i/port_fifo/mem_reg_23 is placed overlapping with other cells at {{30.236 78.261} {33.732 79.933}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[6][2] is placed overlapping with other cells at {{80.530 84.829} {85.698 86.501}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   47  Proc 9695 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,112.83um,112.68um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9695 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 18139 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL         2377 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           50 microns
HPWL 100 ~  200 microns: Net Count      140     Total HPWL        15712 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9695 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  21.46    on layer (1)    M1
Average gCell capacity  21.48    on layer (2)    M2
Average gCell capacity  10.71    on layer (3)    M3
Average gCell capacity  10.74    on layer (4)    M4
Average gCell capacity  5.34     on layer (5)    M5
Average gCell capacity  5.34     on layer (6)    M6
Average gCell capacity  2.66     on layer (7)    M7
Average gCell capacity  2.66     on layer (8)    M8
Average gCell capacity  1.34     on layer (9)    M9
Average gCell capacity  0.63     on layer (10)   MRDL
Average number of tracks per gCell 21.51         on layer (1)    M1
Average number of tracks per gCell 21.54         on layer (2)    M2
Average number of tracks per gCell 10.77         on layer (3)    M3
Average number of tracks per gCell 10.80         on layer (4)    M4
Average number of tracks per gCell 5.40  on layer (5)    M5
Average number of tracks per gCell 5.43  on layer (6)    M6
Average number of tracks per gCell 2.71  on layer (7)    M7
Average number of tracks per gCell 2.74  on layer (8)    M8
Average number of tracks per gCell 1.40  on layer (9)    M9
Average number of tracks per gCell 0.69  on layer (10)   MRDL
Number of gCells = 12250
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   53  Proc 9695 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   53  Proc 9695 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   53  Proc 9695 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9695 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9695 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1970.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1016.14
Initial. Layer M3 wire length = 954.55
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 209
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 71
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9695 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 9695 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9695 
CPU Time for Global Route: 00:00:00.36u 00:00:00.02s 00:00:00.36e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.38u 00:00:00.02s 00:00:00.38e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan          11467   { {2 2} {2 109.008} {109.16 109.008} {109.16 2} }
die   auto-floorplan        12339.6   { {0 0} {0 111.008} {111.16 111.008} {111.16 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               146                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-01 19:59:26 / Session:  00:01:04 / Command:  00:00:50 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-01 19:59:26 / Session:  00:01:04 / Command:  00:00:50 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-01 19:59:26 / Session:  00:01:04 / Command:  00:00:50 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8051.54           -        1566              0.02       953

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.4%         Load Design 
       00:00:00              0.3%         Clock Gate Re-structuring 
       00:00:01              6.5%         Optimization (1) 
       00:00:00              0.7%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              3.3%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:14             49.5%         Register Retiming 
       00:00:01              4.9%         Optimization (2) 
       00:00:00              0.1%         Auto-Floorplan (1) 
       00:00:01              6.2%         Early Placement 
       00:00:00              0.9%         Optimization (3) 
       00:00:00              2.6%         Optimization (3)/Timing Optimization 
       00:00:01              5.2%         Optimization (4) 
       00:00:00              0.8%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.3%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:04             14.9%         Other 
----------------------------------------------------------------------------
       00:00:29            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-01 19:59:26 / Session:  00:01:04 / Command:  00:00:50 / CPU:  00:00:52 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 9 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[6][2] is placed over... (MSG-3032)
Information:     4     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     4     1  0 PVT-031   WARNING   Warning: 1564 cells affected for early, 1564 for late. (PVT-... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port has duplicated redundant l... (MSG-3032)
Information:     6     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    44    35  0        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 35 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: Timer using 4 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 11 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:     4     4  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[6][2] is placed over... (MSG-3032)
Information:     4     2  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     4     2  0 PVT-031   WARNING   Warning: 1564 cells affected for early, 1564 for late. (PVT-... (MSG-3032)
Information:    50    51  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell switch_4port has duplicated redundant l... (MSG-3032)
Information:     9     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     4     2  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    98    92  1       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 92 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch_lib.dlib:switch_4port.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/01/26 19:58 -->     0.005 hours
        - logic_opto                    01/01/26 19:58 -->     0.008 hours

1
Information: Ending   'compile_fusion -to logic_opto' (FLW-8001)
Information: Time: 2026-01-01 19:59:28 / Session:  00:01:07 / Command:  00:00:52 / CPU:  00:00:55 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
1
# Run Final Optimization (Gate mapping + Power)
compile_fusion -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -to final_opto' (FLW-8000)
Information: Time: 2026-01-01 19:59:28 / Session:  00:01:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB
****************************************
Report : report_tbcs
Version: V-2023.12-SP3
Date   : Thu Jan  1 19:59:28 2026
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1566 cells affected for early, 1566 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1566 cells affected for early, 1566 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2026-01-01 19:59:30 / Session:  00:01:08 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map / Load Design (FLW-8000)
Information: Time: 2026-01-01 19:59:30 / Session:  00:01:08 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Load Design (FLW-8001)
Information: Time: 2026-01-01 19:59:31 / Session:  00:01:09 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2026-01-01 19:59:31 / Session:  00:01:09 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
MV related app options set by user:
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2026-01-01 19:59:31 / Session:  00:01:09 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2026-01-01 19:59:31 / Session:  00:01:09 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2026-01-01 19:59:31 / Session:  00:01:09 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2026-01-01 19:59:35 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8000)
Information: Time: 2026-01-01 19:59:35 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Register Merging (FLW-8001)
Information: Time: 2026-01-01 19:59:35 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:35 / Session:  00:01:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:36 / Session:  00:01:14 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2026-01-01 19:59:36 / Session:  00:01:14 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2026-01-01 19:59:36 / Session:  00:01:14 / Command:  00:00:07 / CPU:  00:00:07 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Extraction observers are detached as design net change threshold is reached.
Information: Timer using 4 threads
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2026-01-01 19:59:37 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2026-01-01 19:59:37 / Session:  00:01:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2026-01-01 19:59:37 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 638, After Sharing = 638, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:16 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          48 |            616 |        616 |    96.55%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    13 |       13
 Minimum Bitwidth Not Met.                                 |     9 |        9
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8093.47           -        1578              0.02       953

Information: Runtime Summary (compile_fusion / initial_map)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:01             11.7%         Load Design 
       00:00:00              0.0%         MV Cell Insertion 
       00:00:00              0.1%         Logic Simplification (1) 
       00:00:04             49.9%         Logic Simplification (1)/Constant and Equal Register Detection 
       00:00:00              0.0%         Logic Simplification (1)/Register Merging 
       00:00:00              6.5%         Logic Simplification (1)/Constant Propagation and Register Optimization 
       00:00:00              8.5%         High-Level Optimization and Technology Mapping (1) 
       00:00:00              8.0%         High-Level Optimization and Technology Mapping (2) 
       00:00:00              0.0%         DFT Core Wrapper Analysis 
       00:00:00              4.9%         Logic Simplification (2) 
       00:00:00              0.9%         Logic Simplification (2)/Constant Propagation and Register Optimization 
       00:00:00              9.2%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:17 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     6     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:     6     1  0 PVT-031   WARNING   Warning: 1564 cells affected for early, 1564 for late. (PVT-... (MSG-3032)
Information:     6     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    20     4  1        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:17 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto / Load Design (FLW-8000)
Information: Time: 2026-01-01 19:59:38 / Session:  00:01:17 / Command:  00:00:09 / CPU:  00:00:10 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 11499.507812 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 109.008} {109.464 109.008} {109.464 2} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner Fast:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1578 cells affected for early, 1578 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1578 cells affected for early, 1578 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Load Design (FLW-8001)
Information: Time: 2026-01-01 19:59:39 / Session:  00:01:18 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2026-01-01 19:59:39 / Session:  00:01:18 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          48 |            616 |        616 |    96.55%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    13 |       13
 Minimum Bitwidth Not Met.                                 |     9 |        9
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2026-01-01 19:59:39 / Session:  00:01:18 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-01 19:59:39 / Session:  00:01:18 / Command:  00:00:10 / CPU:  00:00:11 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 19:59:39 / Session:  00:01:18 / Command:  00:00:10 / CPU:  00:00:12 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 19:59:40 / Session:  00:01:18 / Command:  00:00:11 / CPU:  00:00:12 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2026-01-01 19:59:41 / Session:  00:01:20 / Command:  00:00:12 / CPU:  00:00:14 / Memory: 954 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2026-01-01 19:59:42 / Session:  00:01:21 / Command:  00:00:13 / CPU:  00:00:15 / Memory: 962 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-01 19:59:42 / Session:  00:01:21 / Command:  00:00:13 / CPU:  00:00:15 / Memory: 962 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2026-01-01 19:59:42 / Session:  00:01:21 / Command:  00:00:13 / CPU:  00:00:15 / Memory: 962 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2026-01-01 19:59:57 / Session:  00:01:35 / Command:  00:00:28 / CPU:  00:00:29 / Memory: 962 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Register Bits Before Sharing = 0, After Sharing = 0, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-01 20:00:01 / Session:  00:01:39 / Command:  00:00:32 / CPU:  00:00:34 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-01 20:00:02 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:35 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2026-01-01 20:00:02 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:35 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 11499.507812 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 109.008} {109.464 109.008} {109.464 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[5][10] is placed overlapping with other cells at {{9.377 6.418} {14.545 8.090}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[6][9] is placed overlapping with other cells at {{78.124 23.618} {83.292 25.290}}. (ZRT-763)
Warning: Cell clock_gate_port3_i/port_fifo/mem_reg_23 is placed overlapping with other cells at {{30.236 78.261} {33.732 79.933}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[6][2] is placed overlapping with other cells at {{80.530 84.829} {85.698 86.501}}. (ZRT-763)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Using 4 threads for routing. (ZRT-444)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        11499.5   { {2 2} {2 109.008} {109.464 109.008} {109.464 2} }
die   auto-floorplan        12373.4   { {0 0} {0 111.008} {111.464 111.008} {111.464 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146                32               114
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2026-01-01 20:00:03 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:36 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2026-01-01 20:00:03 / Session:  00:01:41 / Command:  00:00:34 / CPU:  00:00:36 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1687
Timing factor = 1
Non-default weight range: (0.963151, 2.88945)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 3.07234e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.16208e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2026-01-01 20:00:05 / Session:  00:01:43 / Command:  00:00:36 / CPU:  00:00:38 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-01 20:00:05 / Session:  00:01:44 / Command:  00:00:36 / CPU:  00:00:39 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:05 / Session:  00:01:44 / Command:  00:00:36 / CPU:  00:00:39 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:06 / Session:  00:01:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-01 20:00:06 / Session:  00:01:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-01 20:00:06 / Session:  00:01:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:06 / Session:  00:01:45 / Command:  00:00:37 / CPU:  00:00:40 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:07 / Session:  00:01:45 / Command:  00:00:38 / CPU:  00:00:40 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:42 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:42 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:42 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:43 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / logic_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:43 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2026-01-01 20:00:08 / Session:  00:01:47 / Command:  00:00:39 / CPU:  00:00:43 / Memory: 981 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.45%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 11499.507812 (AFP-2021)
Information: Generated core boundary = { {2 2} {2 109.008} {109.464 109.008} {109.464 2} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[3][11] is placed overlapping with other cells at {{9.142 7.781} {14.310 9.453}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[5][4] is placed overlapping with other cells at {{99.234 36.255} {104.402 37.926}}. (ZRT-763)
Warning: Cell clock_gate_port3_i/port_fifo/mem_reg_23 is placed overlapping with other cells at {{32.479 78.601} {35.975 80.273}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[5][4] is placed overlapping with other cells at {{78.843 104.672} {84.011 106.344}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 9744 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,113.14um,112.68um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9744 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 17984 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL         2251 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count      140     Total HPWL        15733 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Average gCell capacity  21.46    on layer (1)    M1
Average gCell capacity  20.94    on layer (2)    M2
Average gCell capacity  10.71    on layer (3)    M3
Average gCell capacity  10.47    on layer (4)    M4
Average gCell capacity  5.34     on layer (5)    M5
Average gCell capacity  5.22     on layer (6)    M6
Average gCell capacity  2.66     on layer (7)    M7
Average gCell capacity  2.58     on layer (8)    M8
Average gCell capacity  1.34     on layer (9)    M9
Average gCell capacity  0.61     on layer (10)   MRDL
Average number of tracks per gCell 21.51         on layer (1)    M1
Average number of tracks per gCell 21.00         on layer (2)    M2
Average number of tracks per gCell 10.77         on layer (3)    M3
Average number of tracks per gCell 10.53         on layer (4)    M4
Average number of tracks per gCell 5.40  on layer (5)    M5
Average number of tracks per gCell 5.28  on layer (6)    M6
Average number of tracks per gCell 2.71  on layer (7)    M7
Average number of tracks per gCell 2.67  on layer (8)    M8
Average number of tracks per gCell 1.40  on layer (9)    M9
Average number of tracks per gCell 0.67  on layer (10)   MRDL
Number of gCells = 12600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   53  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   54  Proc 9744 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9744 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9744 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2257.09
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1120.77
Initial. Layer M3 wire length = 1132.67
Initial. Layer M4 wire length = 3.65
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 208
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 68
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9744 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 9744 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9744 
CPU Time for Global Route: 00:00:00.35u 00:00:00.03s 00:00:00.36e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.37u 00:00:00.03s 00:00:00.38e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        11499.5   { {2 2} {2 109.008} {109.464 109.008} {109.464 2} }
die   auto-floorplan        12373.4   { {0 0} {0 111.008} {111.464 111.008} {111.464 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  146               146               143                 3
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2026-01-01 20:00:09 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:43 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / logic_opto / Secondary PG connections (FLW-8000)
Information: Time: 2026-01-01 20:00:09 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:43 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   compile_fusion / logic_opto / Secondary PG connections (FLW-8001)
Information: Time: 2026-01-01 20:00:09 / Session:  00:01:47 / Command:  00:00:40 / CPU:  00:00:43 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 10%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       8101.35           -        1573              0.03      1000
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / logic_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              2.2%         Load Design 
       00:00:00              0.3%         Clock Gate Re-structuring 
       00:00:01              5.7%         Optimization (1) 
       00:00:00              0.7%         Optimization (1)/Logic Simplification and Register Optimization 
       00:00:00              3.1%         Optimization (1)/Timing Optimization and DesignWare Reselection 
       00:00:14             46.2%         Register Retiming 
       00:00:01              4.6%         Optimization (2) 
       00:00:00              1.3%         Auto-Floorplan (1) 
       00:00:02              6.8%         Early Placement 
       00:00:00              0.9%         Optimization (3) 
       00:00:00              2.5%         Optimization (3)/Timing Optimization 
       00:00:01              4.6%         Optimization (4) 
       00:00:00              0.8%         Optimization (4)/Logic Simplification and Register Optimization 
       00:00:00              0.0%         Optimization (5) 
       00:00:00              0.3%         Optimization (5)/Logic Simplification and Register Optimization 
       00:00:00              1.3%         Auto-Floorplan (2) 
       00:00:00              0.0%         Secondary PG connections 
       00:00:05             18.8%         Other 
----------------------------------------------------------------------------
       00:00:31            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2026-01-01 20:00:10 / Session:  00:01:49 / Command:  00:00:41 / CPU:  00:00:45 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     2  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     2  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    12     8  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[5][4] is placed over... (MSG-3032)
Information:    18     8  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    36    20  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 20 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2026-01-01 20:00:10 / Session:  00:01:49 / Command:  00:00:41 / CPU:  00:00:45 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1573 cells affected for early, 1573 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1573 cells affected for early, 1573 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting compile_fusion / initial_place / Load Design (FLW-8000)
Information: Time: 2026-01-01 20:00:11 / Session:  00:01:49 / Command:  00:00:42 / CPU:  00:00:46 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / Load Design (FLW-8001)
Information: Time: 2026-01-01 20:00:11 / Session:  00:01:49 / Command:  00:00:42 / CPU:  00:00:46 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / pre-placement setup (FLW-8000)
Information: Time: 2026-01-01 20:00:11 / Session:  00:01:49 / Command:  00:00:42 / CPU:  00:00:46 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_place / pre-placement setup (FLW-8001)
Information: Time: 2026-01-01 20:00:11 / Session:  00:01:50 / Command:  00:00:42 / CPU:  00:00:46 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2026-01-01 20:00:11 / Session:  00:01:50 / Command:  00:00:42 / CPU:  00:00:46 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
15.9105% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 4.60519e+07
Total net wire length: 2.89443e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 1687, of which 1638 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00641277
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.110723, 31.1878)
*** 1 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1687
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.878832, 3.98654)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
Information: Coarse placer wire length estimate = 2.27854e+08
Information: Coarse placer active wire length estimate = 1.93921e+06
Information: Coarse placer weighted wire length estimate = 2.39983e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp estimated wire length 
15.4553% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.4415e+07
Total net wire length: 2.22675e+08
****** eLpp weights (no caps) (no lengths)
Number of nets: 1687, of which 1638 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00641277
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.110723, 31.1878)
*** 1 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1687
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.878832, 3.98654)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Using worst RC corner 'Slow' for buffer aware analysis.
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 9 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.87944e+08
Information: Coarse placer active wire length estimate = 2.65787e+06
Information: Coarse placer weighted wire length estimate = 3.05674e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2026-01-01 20:00:16 / Session:  00:01:55 / Command:  00:00:47 / CPU:  00:00:54 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
switch_4port           M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[5][11] is placed overlapping with other cells at {{7.624 4.691} {12.792 6.363}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[5][15] is placed overlapping with other cells at {{99.169 26.049} {104.337 27.721}}. (ZRT-763)
Warning: Cell clock_gate_port3_i/port_fifo/mem_reg_23 is placed overlapping with other cells at {{38.542 79.180} {42.037 80.852}}. (ZRT-763)
Warning: Cell port2_i/port_fifo/mem_reg[6][3] is placed overlapping with other cells at {{92.219 82.920} {97.387 84.592}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   47  Proc 9744 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,113.14um,112.68um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 9744 
Net statistics:
Total number of nets to route for block pin placement     = 138
Number of interface nets to route for block pin placement = 138
Net length statistics: 
Net Count(Ignore Fully Rted) 276, Total Half Perimeter Wire Length (HPWL) 17714 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL         2044 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count      140     Total HPWL        15669 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Average gCell capacity  21.46    on layer (1)    M1
Average gCell capacity  20.94    on layer (2)    M2
Average gCell capacity  10.71    on layer (3)    M3
Average gCell capacity  10.47    on layer (4)    M4
Average gCell capacity  5.34     on layer (5)    M5
Average gCell capacity  5.22     on layer (6)    M6
Average gCell capacity  2.66     on layer (7)    M7
Average gCell capacity  2.58     on layer (8)    M8
Average gCell capacity  1.34     on layer (9)    M9
Average gCell capacity  0.61     on layer (10)   MRDL
Average number of tracks per gCell 21.51         on layer (1)    M1
Average number of tracks per gCell 21.00         on layer (2)    M2
Average number of tracks per gCell 10.77         on layer (3)    M3
Average number of tracks per gCell 10.53         on layer (4)    M4
Average number of tracks per gCell 5.40  on layer (5)    M5
Average number of tracks per gCell 5.28  on layer (6)    M6
Average number of tracks per gCell 2.71  on layer (7)    M7
Average number of tracks per gCell 2.67  on layer (8)    M8
Average number of tracks per gCell 1.40  on layer (9)    M9
Average number of tracks per gCell 0.67  on layer (10)   MRDL
Number of gCells = 12600
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   53  Alloctr   53  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   53  Alloctr   53  Proc 9744 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   53  Alloctr   53  Proc 9744 
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 9744 
Information: Using 4 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 36 gCells x 35 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 9744 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2019.35
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 874.66
Initial. Layer M3 wire length = 1144.69
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 206
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 68
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 9744 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 9744 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   55  Alloctr   56  Proc 9744 
CPU Time for Global Route: 00:00:00.35u 00:00:00.02s 00:00:00.36e: 
Number of block ports: 146
Number of block pin locations assigned from router: 138
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 146
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.37u 00:00:00.02s 00:00:00.38e: 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)

Information: Runtime Summary (compile_fusion / initial_place)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              0.4%         Load Design 
       00:00:00              0.9%         pre-placement setup 
       00:00:05             64.1%         Initial Placement 
       00:00:02             34.6%         Other 
----------------------------------------------------------------------------
       00:00:08            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2026-01-01 20:00:18 / Session:  00:01:57 / Command:  00:00:49 / CPU:  00:00:56 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 7 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     4     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    16     4  0 ZRT-763   WARNING   Warning: Cell port2_i/port_fifo/mem_reg[6][3] is placed over... (MSG-3032)
Information:    10     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    10     1  0 PVT-031   WARNING   Warning: 1573 cells affected for early, 1573 for late. (PVT-... (MSG-3032)
Information:    25     6  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    10     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    79    15  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 15 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2026-01-01 20:00:18 / Session:  00:01:57 / Command:  00:00:49 / CPU:  00:00:56 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1573 cells affected for early, 1573 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1573 cells affected for early, 1573 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Information: Starting compile_fusion / initial_drc / Load Design (FLW-8000)
Information: Time: 2026-01-01 20:00:19 / Session:  00:01:57 / Command:  00:00:50 / CPU:  00:00:57 / Memory: 1000 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0475 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0306 seconds to load 1573 cell instances into cellmap, 1573 cells are off site row
Moveable cells: 1573; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0803, cell height 1.6720, cell area 5.1503 for total 1573 placed and application fixed cells
Information: Ending   compile_fusion / initial_drc / Load Design (FLW-8001)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1028 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Starting compile_fusion / initial_drc / Global Route (FLW-8000)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Global Route (FLW-8001)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / Automatic Register Splitting (FLW-8000)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_drc / Automatic Register Splitting (FLW-8001)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-01 20:00:21 / Session:  00:01:59 / Command:  00:00:52 / CPU:  00:01:03 / Memory: 1030 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 1687 None; 0 M5; 0 M7; 0 M9; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 4 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 15 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees  (ROI) ... 

    [2]  10% ...
    [4]  20% ...
    [6]  30% ...
    [8]  40% ...
    [10]  50% ...
    [12]  60% ...
    [14]  70% ...
    [15] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            7
  Inverters:            2            2
------------ ------------ ------------
      Total:            2            9
------------ ------------ ------------

Number of Drivers Sized: 7 [46.67%]

                      P: 6 [40.00%]
                      N: 1 [6.67%]

WINFO: [count] 1698 None; 0 M5; 0 M7; 0 M9; 0 Total
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Found 1 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [1] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

WINFO: [count] 1699 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 1.49 sec ELAPSE 0 hr : 0 min : 0.77 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1088460 K / inuse 1072980 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       8131.85  144363088.00        1585              0.03      1062
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-01 20:00:22 / Session:  00:02:00 / Command:  00:00:53 / CPU:  00:01:05 / Memory: 1085 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)

Information: Runtime Summary (compile_fusion / initial_drc)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:02             54.3%         Load Design 
       00:00:00              0.1%         Global Route 
       00:00:00              0.3%         Automatic Register Splitting 
       00:00:01             26.6%         High Fanout Synthesis 
       00:00:00             18.8%         Other 
----------------------------------------------------------------------------
       00:00:03            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2026-01-01 20:00:22 / Session:  00:02:01 / Command:  00:00:53 / CPU:  00:01:05 / Memory: 1085 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 3 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     2  0 PVT-030   WARNING   Warning: Corner Fast:  0 process number, 2 process label, 0 ... (MSG-3032)
Information:    12     2  0 PVT-031   WARNING   Warning: 1573 cells affected for early, 1573 for late. (PVT-... (MSG-3032)
Information:    12     2  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:    36     6  0        3  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2026-01-01 20:00:22 / Session:  00:02:01 / Command:  00:00:53 / CPU:  00:01:05 / Memory: 1085 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Timer using 4 threads
Warning: Corner Slow:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1585 cells affected for early, 1585 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Fast:  0 process number, 3 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1585 cells affected for early, 1585 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0394 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
compile command begin                   CPU:   136 s (  0.04 hr )  ELAPSE:   122 s (  0.03 hr )  MEM-PEAK:  1084 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

compile timing update complete          CPU:   136 s (  0.04 hr )  ELAPSE:   122 s (  0.03 hr )  MEM-PEAK:  1084 MB

compile initial QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.2004        1  144363088
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.3829        1  144363088
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.3829        1  144363088      8131.85       1585         80         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        1  144363088      8131.85       1585
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
compile initialization complete         CPU:   141 s (  0.04 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:  1095 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0385 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0304 seconds to load 1585 cell instances into cellmap, 1571 cells are off site row
Moveable cells: 1585; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0685, cell height 1.6720, cell area 5.1305 for total 1585 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-01 20:00:28 / Session:  00:02:06 / Command:  00:00:59 / CPU:  00:01:19 / Memory: 1095 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:28 / Session:  00:02:06 / Command:  00:00:59 / CPU:  00:01:19 / Memory: 1095 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:32 / Session:  00:02:10 / Command:  00:01:03 / CPU:  00:01:23 / Memory: 1149 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-01 20:00:32 / Session:  00:02:11 / Command:  00:01:03 / CPU:  00:01:25 / Memory: 1159 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1696
Timing factor = 1
Non-default weight range: (0.971434, 2.90802)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.89365e+08
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 3.01854e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2026-01-01 20:00:34 / Session:  00:02:13 / Command:  00:01:05 / CPU:  00:01:27 / Memory: 1159 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.70700', effective utilization is '0.70677'. (OPT-055)
chip utilization before DTDP: 0.71
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0466 seconds to build cellmap data
Snapped 1582 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10158 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell port0_i/port_fifo/mem_reg[5][13] is placed overlapping with other cells at {{19.328 5.344} {24.496 7.016}}. (ZRT-763)
Warning: Cell port1_i/port_fifo/mem_reg[6][4] is placed overlapping with other cells at {{88.336 32.096} {93.504 33.768}}. (ZRT-763)
Warning: Cell ctmi_7887 is placed overlapping with other cells at {{61.584 87.272} {63.408 88.944}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 10158 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,111.46um,111.01um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   34  Proc 10158 
Net statistics:
Total number of nets     = 1697
Number of nets to route  = 1691
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1692, Total Half Perimeter Wire Length (HPWL) 26847 microns
HPWL   0 ~   50 microns: Net Count     1613     Total HPWL        21127 microns
HPWL  50 ~  100 microns: Net Count       70     Total HPWL         4598 microns
HPWL 100 ~  200 microns: Net Count        8     Total HPWL          912 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          210 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   35  Proc 10158 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Average gCell capacity  3.20     on layer (1)    M1
Average gCell capacity  11.07    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.55     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.76     on layer (6)    M6
Average gCell capacity  1.38     on layer (7)    M7
Average gCell capacity  1.38     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.08         on layer (1)    M1
Average number of tracks per gCell 11.12         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 43560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 10158 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 10158 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 10158 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   88 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 10246 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    1 
[End of Initial Routing] Total (MB): Used  141  Alloctr  142  Proc 10248 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 2 GRCs =     5 (0.06%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     5 (0.11%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    84 Max = 4 GRCs =   178 (2.04%)
Initial. H routing: Overflow =    63 Max = 3 (GRCs =  1) GRCs =   154 (3.54%)
Initial. V routing: Overflow =    20 Max = 4 (GRCs =  1) GRCs =    24 (0.55%)
Initial. M1         Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.23%)
Initial. M2         Overflow =    20 Max = 4 (GRCs =  1) GRCs =    24 (0.55%)
Initial. M3         Overflow =    53 Max = 3 (GRCs =  1) GRCs =   143 (3.28%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27439.66
Initial. Layer M1 wire length = 267.18
Initial. Layer M2 wire length = 13175.05
Initial. Layer M3 wire length = 12091.68
Initial. Layer M4 wire length = 975.03
Initial. Layer M5 wire length = 868.81
Initial. Layer M6 wire length = 6.54
Initial. Layer M7 wire length = 55.38
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11594
Initial. Via VIA12SQ_C count = 6117
Initial. Via VIA23SQ_C count = 5126
Initial. Via VIA34SQ_C count = 204
Initial. Via VIA45SQ_C count = 133
Initial. Via VIA56SQ_C count = 7
Initial. Via VIA67SQ_C count = 7
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  1 20:00:35 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  142  Proc 10248 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =     6 (0.07%)
phase1. H routing: Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.14%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 27760.89
phase1. Layer M1 wire length = 329.06
phase1. Layer M2 wire length = 13140.30
phase1. Layer M3 wire length = 11644.52
phase1. Layer M4 wire length = 1337.28
phase1. Layer M5 wire length = 1132.52
phase1. Layer M6 wire length = 49.19
phase1. Layer M7 wire length = 128.03
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11797
phase1. Via VIA12SQ_C count = 6156
phase1. Via VIA23SQ_C count = 5072
phase1. Via VIA34SQ_C count = 314
phase1. Via VIA45SQ_C count = 213
phase1. Via VIA56SQ_C count = 23
phase1. Via VIA67SQ_C count = 19
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  109  Proc   89 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  142  Proc 10248 

Congestion utilization per direction:
Average vertical track utilization   = 14.80 %
Peak    vertical track utilization   = 73.68 %
Average horizontal track utilization = 17.53 %
Peak    horizontal track utilization = 91.67 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  108  Proc   89 
[End of Global Routing] Total (MB): Used  140  Alloctr  141  Proc 10248 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10248 
Using per-layer congestion maps for congestion reduction.
Information: 9.48% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 10.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.707 to 0.709. (PLACE-030)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 0 out of 1582 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
15.2201% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 4.24773e+07
Total net wire length: 2.79088e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 1696, of which 1647 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00647724
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.0738988, 20.8153)
*** 4 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1696
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.881543, 2.95569)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.69861e+08
Information: Coarse placer active wire length estimate = 2.47384e+06
Information: Coarse placer weighted wire length estimate = 2.8869e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 2 
Moved 1582 out of 1582 cells, ratio = 1.000000
Total displacement = 5336.231934(um)
Max displacement = 14.322600(um), phfnr_buf_936 (64.272003, 85.371597, 0) => (70.739998, 94.138199, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.82(um)
  0 ~  20% cells displacement <=      1.31(um)
  0 ~  30% cells displacement <=      1.83(um)
  0 ~  40% cells displacement <=      2.40(um)
  0 ~  50% cells displacement <=      2.99(um)
  0 ~  60% cells displacement <=      3.54(um)
  0 ~  70% cells displacement <=      4.26(um)
  0 ~  80% cells displacement <=      5.14(um)
  0 ~  90% cells displacement <=      6.51(um)
  0 ~ 100% cells displacement <=     14.32(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2026-01-01 20:00:38 / Session:  00:02:17 / Command:  00:01:09 / CPU:  00:01:32 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Reordering (FLW-8000)
Information: Time: 2026-01-01 20:00:38 / Session:  00:02:17 / Command:  00:01:09 / CPU:  00:01:32 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Ending   compile_fusion / initial_opto / Scan Reordering (FLW-8001)
Information: Time: 2026-01-01 20:00:38 / Session:  00:02:17 / Command:  00:01:09 / CPU:  00:01:32 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
COST: WSV 1
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-01 20:00:39 / Session:  00:02:17 / Command:  00:01:10 / CPU:  00:01:33 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-01 20:00:40 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:34 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Scan Synthesis (FLW-8000)
Information: Time: 2026-01-01 20:00:40 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:34 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Scan Synthesis (FLW-8001)
Information: Time: 2026-01-01 20:00:40 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:34 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / DRC Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:40 / Session:  00:02:18 / Command:  00:01:11 / CPU:  00:01:34 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0481 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0347 seconds to load 1582 cell instances into cellmap, 1582 cells are off site row
Moveable cells: 1582; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0735, cell height 1.6720, cell area 5.1389 for total 1582 placed and application fixed cells
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: [count] 1696 None; 0 M5; 0 M7; 0 M9; 0 Total
Found 4 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1229.496826)

Processing Buffer Trees Incrementally (ROI) ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [4] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            0
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            0
------------ ------------ ------------

Number of Drivers Sized: 4 [100.00%]

                      P: 4 [100.00%]
                      N: 0 [0.00%]

WINFO: [count] 1696 None; 0 M5; 0 M7; 0 M9; 0 Total
WINFO: [count] 1696 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.87 sec ELAPSE 0 hr : 0 min : 0.58 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1277892 K / inuse 1155612 K
Information: Result of compile_fusion / initial_opto / DRC Optimization (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       8131.59  140982784.00        1582              0.04      1247
Information: Ending   compile_fusion / initial_opto / DRC Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:41 / Session:  00:02:19 / Command:  00:01:12 / CPU:  00:01:35 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2026-01-01 20:00:41 / Session:  00:02:19 / Command:  00:01:12 / CPU:  00:01:35 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Warning: No tie cell is available for constant fixing. (OPT-200)
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2026-01-01 20:00:41 / Session:  00:02:19 / Command:  00:01:12 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2026-01-01 20:00:41 / Session:  00:02:19 / Command:  00:01:12 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0412 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0364 seconds to load 1582 cell instances into cellmap, 1582 cells are off site row
Moveable cells: 1582; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0742, cell height 1.6720, cell area 5.1401 for total 1582 placed and application fixed cells
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8000)
Information: Time: 2026-01-01 20:00:41 / Session:  00:02:20 / Command:  00:01:12 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Global Sizing and Buffering (FLW-8001)
Information: Time: 2026-01-01 20:00:42 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2026-01-01 20:00:42 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       8131.59  140982784.00        1582              0.04      1247
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2026-01-01 20:00:42 / Session:  00:02:20 / Command:  00:01:13 / CPU:  00:01:36 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -         2       8131.59  140982784.00        1582              0.04      1247
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          48 |            616 |        616 |    96.55%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |    13 |       13
 Minimum Bitwidth Not Met.                                 |     9 |        9
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2026-01-01 20:00:44 / Session:  00:02:23 / Command:  00:01:16 / CPU:  00:01:39 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2026-01-01 20:00:44 / Session:  00:02:23 / Command:  00:01:16 / CPU:  00:01:39 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2026-01-01 20:00:44 / Session:  00:02:23 / Command:  00:01:16 / CPU:  00:01:39 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Timer using 4 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=36 sec (0.01 hr) ELAPSED=24 sec (0.01 hr) MEM-PEAK=1.218 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Warning: Corner Fast:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1582 cells affected for early, 1582 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Slow:  0 process number, 2 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 1582 cells affected for early, 1582 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion command begin                   CPU:   173 s (  0.05 hr )  ELAPSE:   147 s (  0.04 hr )  MEM-PEAK:  1247 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   173 s (  0.05 hr )  ELAPSE:   147 s (  0.04 hr )  MEM-PEAK:  1247 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.2133        1  140982784
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.3972        1  140982784
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.3972        1  140982784      8131.59       1582         80         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        1  140982784      8131.59       1582
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   178 s (  0.05 hr )  ELAPSE:   149 s (  0.04 hr )  MEM-PEAK:  1247 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2026-01-01 20:00:50 / Session:  00:02:28 / Command:  00:01:21 / CPU:  00:01:49 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0480 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0314 seconds to load 1582 cell instances into cellmap, 1582 cells are off site row
Moveable cells: 1582; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0742, cell height 1.6720, cell area 5.1401 for total 1582 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00      0.00         1       8131.59  140982784.00        1582              0.04      1247
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2026-01-01 20:00:51 / Session:  00:02:30 / Command:  00:01:22 / CPU:  00:01:52 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2026-01-01 20:00:51 / Session:  00:02:30 / Command:  00:01:22 / CPU:  00:01:52 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0392 seconds to build cellmap data
=====> Processed 72 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     11499.5         1582        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1582
number of references:                72
number of site rows:                 64
number of locations attempted:    40318
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1582 (31967 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.554 um ( 0.33 row height)
rms weighted cell displacement:   0.554 um ( 0.33 row height)
max cell displacement:            2.505 um ( 1.50 row height)
avg cell displacement:            0.482 um ( 0.29 row height)
avg weighted cell displacement:   0.482 um ( 0.29 row height)
number of cells moved:             1549
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: phfnr_buf_934 (INVX2_RVT)
  Input location: (78.1854,93.1276)
  Legal location: (78.152,95.632)
  Displacement:   2.505 um ( 1.50 row height)
Cell: phfnr_buf_962 (INVX2_RVT)
  Input location: (13.1859,74.7129)
  Legal location: (13.096,72.224)
  Displacement:   2.491 um ( 1.49 row height)
Cell: ctmi_7166 (OA22X1_RVT)
  Input location: (41.3195,6.1998)
  Legal location: (41.368,8.688)
  Displacement:   2.489 um ( 1.49 row height)
Cell: ctmi_7868 (AO22X1_RVT)
  Input location: (35.3482,103.187)
  Legal location: (35.288,105.664)
  Displacement:   2.478 um ( 1.48 row height)
Cell: ctmi_7426 (OA22X1_RVT)
  Input location: (58.4458,6.0967)
  Legal location: (58.392,3.672)
  Displacement:   2.425 um ( 1.45 row height)
Cell: ctmi_7990 (NAND2X0_RVT)
  Input location: (79.5391,76.3099)
  Legal location: (79.52,73.896)
  Displacement:   2.414 um ( 1.44 row height)
Cell: ctmi_7769 (AND2X1_RVT)
  Input location: (37.5371,79.9209)
  Legal location: (37.568,82.256)
  Displacement:   2.335 um ( 1.40 row height)
Cell: ctmi_7182 (OA221X1_RVT)
  Input location: (15.8533,75.2567)
  Legal location: (15.832,77.24)
  Displacement:   1.983 um ( 1.19 row height)
Cell: ctmi_7890 (AO22X1_RVT)
  Input location: (61.0271,103.724)
  Legal location: (60.976,105.664)
  Displacement:   1.941 um ( 1.16 row height)
Cell: ctmi_7886 (AO22X1_RVT)
  Input location: (55.2936,103.77)
  Legal location: (55.352,105.664)
  Displacement:   1.895 um ( 1.13 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2026-01-01 20:00:51 / Session:  00:02:30 / Command:  00:01:22 / CPU:  00:01:53 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2026-01-01 20:00:53 / Session:  00:02:31 / Command:  00:01:24 / CPU:  00:01:55 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0392 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0329 seconds to load 1582 cell instances into cellmap
Moveable cells: 1582; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0714, cell height 1.6720, cell area 5.1354 for total 1582 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
Warning: No tie cell is available for constant fixing. (OPT-200)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00      0.00         1       8124.22  140229344.00        1582              0.04      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1693             1693           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.04      1247
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00         1       8118.12  140036848.00        1579              0.05      1247
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00         1       8117.87  140060496.00        1579              0.05      1247
INFO: New Levelizer turned on
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         1       8117.36  140012720.00        1579              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         1       8117.36  140012720.00        1579              0.05      1247
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         1       8117.36  140012720.00        1579              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         1       8117.36  140012720.00        1579              0.05      1247
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00556561 cumPct:    23.20 estdown: 0.01842355 cumUp:  107 numDown:  650 status= valid
Knee-Processing :  cumEst: 0.02149390 cumPct:    89.60 estdown: 0.00249527 cumUp:  583 numDown:  174 status= valid
Knee-Processing :  cumEst: 0.02308648 cumPct:    96.24 estdown: 0.00090270 cumUp:  636 numDown:  121 status= valid
Knee-Processing :  cumEst: 0.02398917 cumPct:   100.00 estdown: 0.00000000 cumUp:  785 numDown:    0 status= valid
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
LAO is disable, refresh para
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1693             1693           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0

DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         1       8117.36  139830368.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2026-01-01 20:01:07 / Session:  00:02:46 / Command:  00:01:38 / CPU:  00:02:20 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         5       8117.36  139830368.00        1579              0.05      1247
DEBUG FLOWMSGPRINTER: HANDLER IS NULL


Compile-fusion optimization complete                 0.00        0.00      0.00         4       8117.36  139830368.00        1579              0.05      1247
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921346588  9.017937605874  45.034976409339  8.634108147647  0.781387840852  7.442081411238  3.181154249079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787032247  8.763589210847  1.911351136960  00.361682509427  0.014657437269  4.045154644037  5.020603316976  6.345882429962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551316982  7.835139955536  8.372519199733  48.458332644586  7.609543044826  3.894433564966  9.819997761759  1.487345287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173731613  9.852544183135  0.210066210127  51.107720954570  7.466342057733  8.788136407826  8.572534784759  1.334180835409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461136181  4.723121100206  6.753657867486  18.104144195845  6.246787042526  2.738869139211  6.086731806504  8.868232794724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744454660  9.230842722184  9.005588646071  07.287158224446  3.794379772596  0.705509368271  6.012886717343  3.718518193956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510172170  9.625254892252  7.417690364932  36.015645417031  0.435947233628  6.662743026730  8.833422349383  2.924358416216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631459359  5.213535548221  4.512012104123  51.773746053000  5.220816599712  1.353466538724  6.508162485577  3.718846683731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327746769  7.943493383827  3.877015811999  93.919164450820  2.625887880612  0.179244342141  1.696276130334  1.418333737515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433241463  7.138041493156  4.361330291019  90.119386198206  1.031714249033  5.295771607259  5.477267363008  6.963365603103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173871905  9.639287577774  55.897338410485  0.500815955288  5.658485045567  2.147543872894  4.543872816565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260932464  6.239500782040  3.702212669387  22.405545731424  2.940477711735  5.278043366131  8.072326141465  7.879320678763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795177596  7.847396819380  4.305671104023  91.970734803284  5.095608861769  1.512428370128  7.396899420513  5.512167027835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266867907  8.063326024899  4.288630587880  62.172867030072  3.435102038328  0.373314950450  4.947809103928  1.736314339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772709823  6.528340767800  5.386746781676  79.294575674740  2.249316948615  9.662207175706  1.856268898134  4.610369014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933784843  9.499448012873  4.902068001492  58.455884810405  1.691710346648  7.689366604170  9.512098290006  7.443544809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361885277  2.683894718921  7.652116396953  31.077103746656  2.623801781557  7.955637626136  9.931138097763  5.100729909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612242422  5.277311297440  1.040823919141  76.806145412866  9.380031907740  8.426188225858  4.450245725513  6.313591795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368110550  3.386714082900  2.542123453166  24.901934727011  2.330621442773  2.560894010998  5.851471064042  3.276465897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790089360  2.913670305912  5.902020320846  53.979643495117  7.467268469975  3.171321621421  9.815927440044  4.331412837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641615702  7.411336297134  6.944246376650  66.396821210874  8.021607108751  8.944161538324  5.316101893421  6.051554778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639117937  5.058743245338  8.009339263439  64.986332781239  6.408338177911  4.112430081156  0.490793692250  2.608322846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221011351  0.369609778009  4.109427401484  56.764310845006  4.440186755533  3.169813245884  2.299628920116  7.950773167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118472519  0.997333584476  8.244586160973  29.100109694385  3.649470544827  7.617648387347  0.877639806393  2.667677278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100310066  1.101274859315  6.554570146653  19.239274588088  2.078079207464  7.847648234182  6.354097979263  7.726096436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816853657  7.674860559057  0.795845024697  69.187108538711  9.392927711661  8.065195768234  5.947242590240  9.336846639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269105588  3.460719467358  4.824446779456  86.487806505451  1.682527747716  7.173580618510  9.939569408373  3.617850972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947517690  0.649322340107  1.017031443513  61.098122462695  8.267119568352  3.493989824350  2.162166883179  6.121422425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634612012  8.041234816917  2.653000922000  54.659067153318  3.387057233092  4.855820618848  4.837318954829  3.680103703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693977015  5.119998030559  0.050820662507  67.568066979196  1.421222321106  1.303498318335  5.375152350943  7.909891802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984461330  9.910198750571  2.798206503190  31.152271095623  4.072306102197  3.630133863367  4.031034547093  6.415155227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479739287  2.777744228376  4.010485450000  48.214721458337  8.455483872473  8.728091443874  6.165656912178  6.390177575058
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.2317        1  139830368
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.4184        4  139830368
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.4184        4  139830368      8117.36       1579         77         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        4  139830368      8117.36       1579

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command complete                CPU:   211 s (  0.06 hr )  ELAPSE:   168 s (  0.05 hr )  MEM-PEAK:  1247 MB
Compile-fusion command statistics  CPU=38 sec (0.01 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=1.218 GB
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

DEBUG FLOWMSGPRINTER: HANDLER IS NULL
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************

Information: Runtime Summary (compile_fusion / initial_opto)  (FLW-9001)
----------------------------------------------------------------------------
     Elapse(Hr:Min:Sec)     Elapse(%)     Category
----------------------------------------------------------------------------
       00:00:00              1.6%         Optimization (1) 
       00:00:03              8.5%         Optimization (1)/Timing Optimization 
       00:00:04              8.6%         Timing and Congestion Driven Placement 
       00:00:00              0.0%         Scan Reordering 
       00:00:01              3.0%         Optimization (2) 
       00:00:00              0.0%         Scan Synthesis 
       00:00:00              1.9%         DRC Optimization 
       00:00:00              0.1%         Incremental High Fanout Synthesis 
       00:00:03              7.0%         Optimization (3) 
       00:00:00              0.8%         Optimization (3)/Global Sizing and Buffering 
       00:00:00              0.1%         Optimization (3)/Macro Skewing 
       00:00:00              0.1%         Optimization (3)/Timing Optimization 
       00:00:01              3.0%         Optimization (4) 
       00:00:00              0.4%         Legalization 
       00:00:14             30.5%         Optimization (5) 
       00:00:16             34.5%         Other 
----------------------------------------------------------------------------
       00:00:46            100.0%         Total 
----------------------------------------------------------------------------

Host Options:
-------------
Max cores: 4

Machine Spec:
-------------
Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz / 40 CPUs  
Sockets: 2, Cores: 10, HT/SMT, not-VM
----------------------------------------------------------------------------

Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2026-01-01 20:01:09 / Session:  00:02:47 / Command:  00:01:40 / CPU:  00:02:22 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 11 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     5     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     5     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    19     3  0 ZRT-763   WARNING   Warning: Cell ctmi_7887 is placed overlapping with other cel... (MSG-3032)
Information:    16     1  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 3 process label, 0 ... (MSG-3032)
Information:    16     1  0 PVT-031   WARNING   Warning: 1585 cells affected for early, 1585 for late. (PVT-... (MSG-3032)
Information:     2     2  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    50    20  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     1  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   152    53  0       11  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 53 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
DEBUG FLOWMSGPRINTER: HANDLER IS NULL
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
DEBUG FLOWMSGPRINTER: HANDLER IS NULL

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2026-01-01 20:01:10 / Session:  00:02:48 / Command:  00:01:41 / CPU:  00:02:23 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       8117.36  139830368.00        1579              0.05      1247


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2026-01-01 20:01:10 / Session:  00:02:48 / Command:  00:01:41 / CPU:  00:02:24 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Compile-fusion command begin                   CPU:   214 s (  0.06 hr )  ELAPSE:   169 s (  0.05 hr )  MEM-PEAK:  1247 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   214 s (  0.06 hr )  ELAPSE:   169 s (  0.05 hr )  MEM-PEAK:  1247 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.2317        1  139830368
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.4184        4  139830368
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.4184        4  139830368      8117.36       1579         77         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        4  139830368      8117.36       1579
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   219 s (  0.06 hr )  ELAPSE:   171 s (  0.05 hr )  MEM-PEAK:  1247 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0486 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0324 seconds to load 1579 cell instances into cellmap
Moveable cells: 1579; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0747, cell height 1.6720, cell area 5.1408 for total 1579 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00      0.00         5       8117.36  139830368.00        1579              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00      0.00         5       8117.36  139830368.00        1579              0.05      1247

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00      0.00         4       8117.36  139830368.00        1579              0.05      1247

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2026-01-01 20:01:14 / Session:  00:02:52 / Command:  00:01:45 / CPU:  00:02:33 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2026-01-01 20:01:14 / Session:  00:02:52 / Command:  00:01:45 / CPU:  00:02:33 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00      0.00         4       8117.36  139830368.00        1579              0.05      1247
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0404 seconds to build cellmap data
Snapped 1579 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10511 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 10511 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,111.46um,111.01um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   33  Alloctr   34  Proc 10511 
Net statistics:
Total number of nets     = 1694
Number of nets to route  = 1694
Net length statistics: 
Net Count(Ignore Fully Rted) 1694, Total Half Perimeter Wire Length (HPWL) 25413 microns
HPWL   0 ~   50 microns: Net Count     1618     Total HPWL        19762 microns
HPWL  50 ~  100 microns: Net Count       69     Total HPWL         4721 microns
HPWL 100 ~  200 microns: Net Count        6     Total HPWL          718 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          213 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   34  Alloctr   36  Proc 10511 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Average gCell capacity  2.86     on layer (1)    M1
Average gCell capacity  11.07    on layer (2)    M2
Average gCell capacity  5.51     on layer (3)    M3
Average gCell capacity  5.55     on layer (4)    M4
Average gCell capacity  2.74     on layer (5)    M5
Average gCell capacity  2.76     on layer (6)    M6
Average gCell capacity  1.38     on layer (7)    M7
Average gCell capacity  1.38     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.08         on layer (1)    M1
Average number of tracks per gCell 11.12         on layer (2)    M2
Average number of tracks per gCell 5.56  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.80  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.41  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 43560
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 10511 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 10511 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 10511 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 10511 
Information: Using 4 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  143  Proc 10511 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     3 (0.03%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.07%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    43 Max = 3 GRCs =   127 (1.46%)
Initial. H routing: Overflow =    39 Max = 2 (GRCs = 14) GRCs =   121 (2.78%)
Initial. V routing: Overflow =     3 Max = 3 (GRCs =  1) GRCs =     6 (0.14%)
Initial. M1         Overflow =    11 Max = 1 (GRCs = 12) GRCs =    12 (0.28%)
Initial. M2         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     6 (0.14%)
Initial. M3         Overflow =    28 Max = 2 (GRCs = 14) GRCs =   109 (2.50%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 27999.81
Initial. Layer M1 wire length = 345.69
Initial. Layer M2 wire length = 14464.97
Initial. Layer M3 wire length = 11627.93
Initial. Layer M4 wire length = 755.80
Initial. Layer M5 wire length = 782.88
Initial. Layer M6 wire length = 1.02
Initial. Layer M7 wire length = 21.53
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 12577
Initial. Via VIA12SQ_C count = 6992
Initial. Via VIA23SQ_C count = 5333
Initial. Via VIA34SQ_C count = 153
Initial. Via VIA45SQ_C count = 97
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 1
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jan  1 20:01:15 2026
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 66 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  143  Proc 10511 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.05%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.09%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 28169.03
phase1. Layer M1 wire length = 353.34
phase1. Layer M2 wire length = 14527.63
phase1. Layer M3 wire length = 11360.72
phase1. Layer M4 wire length = 871.90
phase1. Layer M5 wire length = 977.78
phase1. Layer M6 wire length = 4.38
phase1. Layer M7 wire length = 73.27
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 12699
phase1. Via VIA12SQ_C count = 7000
phase1. Via VIA23SQ_C count = 5311
phase1. Via VIA34SQ_C count = 220
phase1. Via VIA45SQ_C count = 150
phase1. Via VIA56SQ_C count = 9
phase1. Via VIA67SQ_C count = 9
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  143  Proc 10511 

Congestion utilization per direction:
Average vertical track utilization   = 15.47 %
Peak    vertical track utilization   = 68.18 %
Average horizontal track utilization = 17.31 %
Peak    horizontal track utilization = 83.33 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  140  Alloctr  142  Proc 10511 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 10511 
Using per-layer congestion maps for congestion reduction.
Information: 7.94% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 8.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.706 to 0.708. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0524849  Design MT = inf  Target = 0.2431773  MaxRC = 0.168325 Fast Target = 0.079257 (OPT-081)
nplLib: default vr hor dist = 1334
nplLib: default vr ver dist = 1334
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 4 threads!

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
****** eLpp estimated wire length 
16.2741% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 4.29985e+07
Total net wire length: 2.64214e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 1693, of which 1644 non-clock nets
Number of nets with 0 toggle rate: 0
Max toggle rate = 0.2, average toggle rate = 0.00648198
Max non-clock toggle rate = 0.0516968
eLpp weight range = (0.0746239, 21.0196)
*** 1 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 1693
Amt power = 0.1
Non-default weight range: (0.907462, 7.00196)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Clustering: integrated legalization is off
DTDP placement: scenario=FUNC_Fast
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 4 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 2.7861e+08
Information: Coarse placer active wire length estimate = 2.60813e+06
Information: Coarse placer weighted wire length estimate = 3.79997e+08
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0417 seconds to build cellmap data
INFO: creating 14(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port): 196
INFO: creating 14(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (switch_4port): 196
Total 0.0317 seconds to load 1579 cell instances into cellmap, 1579 cells are off site row
Moveable cells: 1579; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0747, cell height 1.6720, cell area 5.1408 for total 1579 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0394 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 73 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     11499.5         1579        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1579
number of references:                73
number of site rows:                 64
number of locations attempted:    40927
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1579 (31940 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.559 um ( 0.33 row height)
rms weighted cell displacement:   0.559 um ( 0.33 row height)
max cell displacement:            2.504 um ( 1.50 row height)
avg cell displacement:            0.484 um ( 0.29 row height)
avg weighted cell displacement:   0.484 um ( 0.29 row height)
number of cells moved:             1579
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_7843 (AO221X1_RVT)
  Input location: (77.4716,16.2067)
  Legal location: (77.544,13.704)
  Displacement:   2.504 um ( 1.50 row height)
Cell: ctmi_7890 (AO22X1_RVT)
  Input location: (62.2414,103.219)
  Legal location: (62.192,105.664)
  Displacement:   2.446 um ( 1.46 row height)
Cell: ctmi_7876 (AO221X1_RVT)
  Input location: (51.8122,93.2007)
  Legal location: (51.552,95.632)
  Displacement:   2.445 um ( 1.46 row height)
Cell: ctmi_7457 (OA221X1_RVT)
  Input location: (103.192,86.0853)
  Legal location: (103.232,83.928)
  Displacement:   2.158 um ( 1.29 row height)
Cell: phfnr_buf_946 (INVX0_RVT)
  Input location: (32.5985,39.2257)
  Legal location: (32.552,37.112)
  Displacement:   2.114 um ( 1.26 row height)
Cell: phfnr_buf_948 (INVX0_RVT)
  Input location: (27.9214,4.1)
  Legal location: (27.992,2)
  Displacement:   2.101 um ( 1.26 row height)
Cell: phfnr_buf_930 (INVX2_HVT)
  Input location: (86.9818,29.6535)
  Legal location: (88.792,30.424)
  Displacement:   1.967 um ( 1.18 row height)
Cell: ctmi_7886 (AO22X1_RVT)
  Input location: (58.857,103.749)
  Legal location: (58.848,105.664)
  Displacement:   1.915 um ( 1.15 row height)
Cell: phfnr_buf_939 (INVX2_RVT)
  Input location: (15.446,75.3278)
  Legal location: (15.376,77.24)
  Displacement:   1.913 um ( 1.14 row height)
Cell: ctmi_7202 (OA22X1_RVT)
  Input location: (81.0293,101.521)
  Legal location: (82.712,100.648)
  Displacement:   1.896 um ( 1.13 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1579 out of 1579 cells, ratio = 1.000000
Total displacement = 908.454773(um)
Max displacement = 2.691500(um), ctmi_7876 (53.636200, 93.200699, 6) => (53.375999, 97.304001, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.14(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.37(um)
  0 ~  40% cells displacement <=      0.45(um)
  0 ~  50% cells displacement <=      0.55(um)
  0 ~  60% cells displacement <=      0.65(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.83(um)
  0 ~  90% cells displacement <=      0.97(um)
  0 ~ 100% cells displacement <=      2.69(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2026-01-01 20:01:19 / Session:  00:02:57 / Command:  00:01:50 / CPU:  00:02:40 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)


Compile-fusion optimization complete                 0.00        0.00      0.00         4       8117.36  139830368.00        1579              0.05      1247
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921358699  9.017937905874  44.929734809339  8.634106723444  0.781386540852  7.442080111238  3.181154249079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787032247  8.763589222958  1.911351436960  09.256440909427  0.014655013066  4.045153344037  5.020602016976  6.345882429962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551316982  7.835139967647  8.372519499733  47.319434044586  7.609542357645  3.894432264966  9.819996461759  1.487345287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173731613  9.852544195246  0.210066510127  50.068822354570  7.466341360552  8.788135107826  8.572533484759  1.334180835409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461136181  4.723121112317  6.753657167486  17.065246595845  6.246786355345  2.738868839211  6.086730506504  8.868232794724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744454660  9.230842722252  9.005588746071  06.148250624446  3.794378085315  0.705508068271  6.012885417343  3.718518193956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510172170  9.625254828094  7.417691164932  35.976747817031  0.435946546447  6.662742726730  8.833421049383  2.924358416216

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.5485        3  139830368
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.7750       11  139830368
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.7750       11  139830368      8117.36       1579         77         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1       11  139830368      8117.36       1579

Compile-fusion command complete                CPU:   231 s (  0.06 hr )  ELAPSE:   179 s (  0.05 hr )  MEM-PEAK:  1247 MB
Compile-fusion command statistics  CPU=17 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.218 GB

Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2026-01-01 20:01:20 / Session:  00:02:58 / Command:  00:01:51 / CPU:  00:02:41 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 5 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     2     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    53     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    77     8  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 8 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)


----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2026-01-01 20:01:20 / Session:  00:02:58 / Command:  00:01:51 / CPU:  00:02:41 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2026-01-01 20:01:20 / Session:  00:02:58 / Command:  00:01:51 / CPU:  00:02:42 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   232 s (  0.06 hr )  ELAPSE:   179 s (  0.05 hr )  MEM-PEAK:  1247 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.5485        3  139830368
    2   *   0.0000     0.0000   0.0000      0        -          -      -        1     1.7750       11  139830368
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.7750       11  139830368      8117.36       1579         77         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1       11  139830368      8117.36       1579
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 4 threads
Compile-fusion initialization complete         CPU:   237 s (  0.07 hr )  ELAPSE:   181 s (  0.05 hr )  MEM-PEAK:  1247 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0419 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0332 seconds to load 1579 cell instances into cellmap
Moveable cells: 1579; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0747, cell height 1.6720, cell area 5.1408 for total 1579 placed and application fixed cells
Compile-fusion optimization Phase 18 Iter  1         0.00        0.00      0.00        12       8117.36  139830368.00        1579              0.05      1247
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00      0.00        12       8117.36  139830368.00        1579              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00      0.00        12       8117.36  139830368.00        1579              0.05      1247
Compile-fusion optimization Phase 19 Iter  3         0.00        0.00      0.00         6       8121.17  140717552.00        1579              0.05      1247

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  2         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter  3         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter  4         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter  5         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Slow'. (OPT-909)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'FUNC_Fast'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 20 Iter  6         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 20 Iter  7         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter  8         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter  9         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter 10         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247
Compile-fusion optimization Phase 20 Iter 11         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00      0.00         5       8121.17  140717552.00        1580              0.05      1247

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00      0.00         5       8120.15  139872800.00        1580              0.05      1247

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00      0.00         5       8120.15  139872800.00        1580              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00      0.00         5       8120.15  139872800.00        1580              0.05      1247
CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1694             1694           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 25 Iter  1         0.00        0.00      0.00         5       8120.15  139872800.00        1580              0.05      1247

Compile-fusion optimization Phase 26 Iter  1         0.00        0.00      0.00         5       8120.15  139872800.00        1580              0.05      1247
INFO: New Levelizer turned on
Compile-fusion optimization Phase 26 Iter  2         0.00        0.00      0.00         5       8117.87  139975200.00        1580              0.05      1247
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00      0.00         5       8117.61  139949440.00        1580              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 28 Iter  1         0.00        0.00      0.00         5       8117.61  139949440.00        1580              0.05      1247
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00553113 cumPct:    23.12 estdown: 0.01839123 cumUp:  108 numDown:  650 status= valid
Knee-Processing :  cumEst: 0.02125144 cumPct:    88.84 estdown: 0.00267093 cumUp:  578 numDown:  180 status= valid
Knee-Processing :  cumEst: 0.02303945 cumPct:    96.31 estdown: 0.00088293 cumUp:  638 numDown:  120 status= valid
Knee-Processing :  cumEst: 0.02392237 cumPct:   100.00 estdown: 0.00000000 cumUp:  786 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 29 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Compile-fusion optimization Phase 30 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247

Compile-fusion optimization Phase 31 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247
Warning: No tie cell is available for constant fixing. (OPT-200)

Compile-fusion optimization Phase 32 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247

Compile-fusion optimization Phase 33 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2026-01-01 20:01:32 / Session:  00:03:11 / Command:  00:02:03 / CPU:  00:03:05 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2026-01-01 20:01:32 / Session:  00:03:11 / Command:  00:02:03 / CPU:  00:03:05 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    191 s ( 0.05 hr) MEM-PEAK :  1247 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    255 s ( 0.07 hr) ELAPSE :    191 s ( 0.05 hr) MEM-PEAK :  1247 Mb
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00      0.00         5       8117.36  139890064.00        1580              0.05      1247
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0475 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 72 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     11499.5         1580        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1580
number of references:                72
number of site rows:                 64
number of locations attempted:    35751
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1580 (31940 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.027 um ( 0.02 row height)
rms weighted cell displacement:   0.027 um ( 0.02 row height)
max cell displacement:            1.699 um ( 1.02 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_59_inst_1026 (NBUFFX2_RVT)
  Input location: (65.232,75.568)
  Legal location: (65.536,73.896)
  Displacement:   1.699 um ( 1.02 row height)
Cell: phfnr_buf_945 (INVX0_RVT)
  Input location: (30.272,18.72)
  Legal location: (30.12,18.72)
  Displacement:   0.152 um ( 0.09 row height)
Cell: port2_i/port_fifo/data_out_reg[0] (SDFFARX1_HVT)
  Input location: (60.216,73.896)
  Legal location: (60.064,73.896)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_7618 (AND3X1_HVT)
  Input location: (81.952,53.832)
  Legal location: (81.952,53.832)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7528 (AND3X1_HVT)
  Input location: (68.728,13.704)
  Legal location: (68.728,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7521 (AND3X1_HVT)
  Input location: (66.6,17.048)
  Legal location: (66.6,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7766 (AND3X1_HVT)
  Input location: (29.968,83.928)
  Legal location: (29.968,83.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7519 (AND3X1_HVT)
  Input location: (70.096,12.032)
  Legal location: (70.096,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7735 (AND3X1_HVT)
  Input location: (92.288,78.912)
  Legal location: (92.288,78.912)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7731 (AND3X1_HVT)
  Input location: (92.896,77.24)
  Legal location: (92.896,77.24)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2026-01-01 20:01:33 / Session:  00:03:11 / Command:  00:02:04 / CPU:  00:03:06 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2026-01-01 20:01:33 / Session:  00:03:11 / Command:  00:02:04 / CPU:  00:03:06 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 11%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0775 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0654 seconds to load 1580 cell instances into cellmap
Moveable cells: 1580; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0727, cell height 1.6720, cell area 5.1376 for total 1580 placed and application fixed cells
Compile-fusion optimization Phase 40 Iter  1         0.00        0.00      0.00         8       8117.36  139890064.00        1580              0.05      1247
CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        373.6          0.0             1694             1694           0
M5                          958.9         37.4                0                0           0
M7                         1454.6         37.4                0                0           0
M9                         1388.0         37.4                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 16 from GR congestion map (66/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Compile-fusion optimization Phase 41 Iter  1         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Compile-fusion optimization Phase 41 Iter  2         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Compile-fusion optimization Phase 41 Iter  3         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 41 Iter  4         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Compile-fusion optimization Phase 41 Iter  5         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247

Compile-fusion optimization Phase 42 Iter  1         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247

Compile-fusion optimization Phase 43 Iter  1         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 43 Iter  2         0.00        0.00      0.00         7       8117.36  139890064.00        1580              0.05      1247
Compile-fusion optimization Phase 43 Iter  3         0.00        0.00      0.00         4       8118.88  140513712.00        1580              0.05      1247

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2026-01-01 20:01:35 / Session:  00:03:13 / Command:  00:02:06 / CPU:  00:03:10 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2026-01-01 20:01:35 / Session:  00:03:13 / Command:  00:02:06 / CPU:  00:03:10 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

START_FUNC : legalize_placement_pre_run_core CPU :    259 s ( 0.07 hr) ELAPSE :    193 s ( 0.05 hr) MEM-PEAK :  1247 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    259 s ( 0.07 hr) ELAPSE :    193 s ( 0.05 hr) MEM-PEAK :  1247 Mb
Compile-fusion optimization Phase 46 Iter  1         0.00        0.00      0.00         3       8118.88  140513712.00        1580              0.05      1247
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design switch_4port ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0380 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 73 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     11499.5         1580        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1580
number of references:                73
number of site rows:                 64
number of locations attempted:    35695
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1580 (31946 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_7618 (AND3X1_HVT)
  Input location: (81.952,53.832)
  Legal location: (81.952,53.832)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7528 (AND3X1_HVT)
  Input location: (68.728,13.704)
  Legal location: (68.728,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7521 (AND3X1_HVT)
  Input location: (66.6,17.048)
  Legal location: (66.6,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7519 (AND3X1_HVT)
  Input location: (70.096,12.032)
  Legal location: (70.096,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7530 (AND2X1_HVT)
  Input location: (60.216,17.048)
  Legal location: (60.216,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7735 (AND3X1_HVT)
  Input location: (92.288,78.912)
  Legal location: (92.288,78.912)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7731 (AND3X1_HVT)
  Input location: (92.896,77.24)
  Legal location: (92.896,77.24)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7627 (AND3X1_HVT)
  Input location: (82.408,50.488)
  Legal location: (82.408,50.488)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7768 (AND2X1_HVT)
  Input location: (27.84,80.584)
  Legal location: (27.84,80.584)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_7766 (AND3X1_HVT)
  Input location: (29.968,83.928)
  Legal location: (29.968,83.928)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2026-01-01 20:01:35 / Session:  00:03:13 / Command:  00:02:06 / CPU:  00:03:11 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0389 seconds to build cellmap data
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
INFO: creating 23(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (switch_4port): 529
Total 0.0321 seconds to load 1580 cell instances into cellmap
Moveable cells: 1580; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0733, cell height 1.6720, cell area 5.1385 for total 1580 placed and application fixed cells
Compile-fusion optimization Phase 49 Iter  1         0.00        0.00      0.00         4       8118.88  140513712.00        1580              0.05      1247

Compile-fusion optimization Phase 50 Iter  1         0.00        0.00      0.00         4       8118.88  140513712.00        1580              0.05      1247

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2026-01-01 20:01:35 / Session:  00:03:14 / Command:  00:02:06 / CPU:  00:03:11 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     3     1  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:    16     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     6     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    84    15  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 15 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (1094640 1090080)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00      0.00         3       8118.88  140513712.00        1580              0.05      1247
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454487461  6.565921384363  9.017938605874  44.929734809339  8.634106723444  0.781386540852  7.442080111238  3.181154249079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787032247  8.763589258622  1.911352136960  09.256440909427  0.014655013066  4.045153344037  5.020602016976  6.345882429962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551316982  7.835139993311  8.372510199733  47.319434044586  7.609542357645  3.894432264966  9.819996461759  1.487345287763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173731613  9.852544121910  0.210067210127  50.068822354570  7.466341360552  8.788135107826  8.572533484759  1.334180835409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461136181  4.723121148081  6.753658867486  17.065246595845  6.246786355345  2.738868839211  6.086730506504  8.868232794724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744454660  9.230842758926  9.005589446071  06.148250624446  3.794378085315  0.705508068271  6.012885417343  3.718518193956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510172170  9.625254828094  7.417691164932  35.976747817031  0.435946546447  6.662742726730  8.833421049383  2.924358416216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631459359  5.213535574063  4.512012304123  51.722567853000  5.220816284732  1.353466338724  6.508161285577  3.718846683731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327746769  7.943493319669  3.877015011999  93.968985250820  2.625887575632  0.179244142141  1.696275930334  1.418333737515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433241463  7.138041429998  4.361330691019  99.074632798206  1.031714832393  5.295771407259  5.477266163008  6.963365603103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605255657  8.038173807747  9.639287977774  54.752684010485  0.500815548548  5.658485845567  2.147542672894  4.543872816565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260932464  6.239500718882  3.702212969387  21.389141931424  2.940478914056  5.278044466131  8.072326241465  7.879320678763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795177596  7.847396845122  4.305671404023  90.854330003284  5.095609064080  1.512429470128  7.396899520513  5.512167027835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266867907  8.063326050631  4.288630887880  61.056463230072  3.435103231649  0.373315050450  4.947809203928  1.736314339852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772709823  6.528340793642  5.386746081676  78.185835874740  2.249316897885  9.662208275706  1.856268998134  4.610369014723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933784843  9.499448048615  4.902068301492  57.346144010405  1.691710295818  7.689367704170  9.512098390006  7.443544809230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361885277  2.683894744763  7.652116696953  30.953525346656  2.623801604337  7.955638726136  9.931138197763  5.100729909625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612242422  5.277311223282  1.040823219141  75.782567012866  9.380031820520  8.426189325858  4.450245825513  6.313591795213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368110550  3.386714018742  2.542123753166  23.889768127011  2.330621442773  2.560895110998  5.851471164042  3.276465897943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790089360  2.913670331754  5.902020620846  52.857477895117  7.467268469975  3.171322721421  9.815927540044  4.331412837138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641615702  7.411336223976  6.944246676650  65.274655610874  8.021607108751  8.944162638324  5.316101993421  6.051554778038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639117937  5.058743271170  8.009339563439  63.864166181239  6.408338177911  4.112431181156  0.490793792250  2.608322846239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221011351  0.369609704841  4.109427701484  56.760380445006  4.440186755533  3.169814345884  2.299628020116  7.950773167847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118472519  0.997333510140  8.244586460973  29.106179294385  3.649470544827  7.617649487347  0.877639906393  2.667677278063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100310066  1.101274885089  6.554570446653  19.235244188088  2.078079207464  7.847649334182  6.354097079263  7.726096436528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816853657  7.674860585721  0.795845324697  69.183178138711  9.392927711661  8.065196868234  5.947242690240  9.336846639499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269105588  3.460719493022  4.824446079456  86.483876105451  1.682527747716  7.173581718510  9.939569508373  3.617850972683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947517690  0.649322376871  1.017031743513  61.094192062695  8.267119568352  3.493980924350  2.162166983179  6.121422425277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634612012  8.041234842681  2.653000222000  54.655037753318  3.387057233092  4.855821718848  4.837318054829  3.680103703386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693977015  5.119998066223  0.050820962507  67.564036579196  1.421222321106  1.303499418335  5.375152450943  7.909891802913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984461330  9.910198786245  2.798206403190  32.220516495623  4.072306255687  3.630134963367  4.031034647093  6.415155227411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479739287  2.777744254040  4.010485350000  49.382066858337  8.455483925963  8.728092543874  6.165656012178  6.390177575058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823802212  2.693871917796  1.931424594066  73.047146478996  4.661129850747  4.414705879322  4.787632691811  2.219111710369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224405671  7.040238864215  0.003284809589  84.547482712371  4.701098174210  7.205283512169  8.278358198268  1.183723390997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314388630  1.878805984428  3.230072643539  26.213071573267  0.504315725220  4.039339736316  1.398522240544  1.002108861101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425486746  3.816766696699  1.874740524950  65.316940862150  2.757872634689  1.981492610361  8.147238010715  8.167534777674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154002068  6.014924512720  0.010405469190  09.396278889219  7.041510390419  5.900115443546  6.092305226814  2.690053083460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637752116  9.969532874952  9.946656562309  13.745368155580  7.261170719559  3.977783100721  7.096259347515  9.474174100649
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'switch_lib.dlib:switch_4port.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.5485        1  140513712
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.7750        3  140513712
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1     1.7750        3  140513712      8118.88       1580         78         82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        1        3  140513712      8118.88       1580

Compile-fusion command complete                CPU:   263 s (  0.07 hr )  ELAPSE:   196 s (  0.05 hr )  MEM-PEAK:  1247 MB
Compile-fusion command statistics  CPU=32 sec (0.01 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=1.218 GB
Information: The net parasitics of block switch_4port are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 13 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     6     5  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     6     5  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    19    15  0 ZRT-763   WARNING   Warning: Cell ctmi_7887 is placed overlapping with other cel... (MSG-3032)
Information:    16     5  0 PVT-030   WARNING   Warning: Corner Slow:  0 process number, 3 process label, 0 ... (MSG-3032)
Information:    16     5  0 PVT-031   WARNING   Warning: 1585 cells affected for early, 1585 for late. (PVT-... (MSG-3032)
Information:     3     3  0 OPT-200   WARNING   Warning: No tie cell is available for constant fixing. (OPT-... (MSG-3032)
Information:    16    16  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     6     6  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    59    40  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     5  0 PVT-034   WARNING   Warning: 0 port driving_cells affected for early, 0 for late... (MSG-3032)
Information:   181   122  1       13  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 122 error&warning MSGs observed during fusion (MSG-3103)

  Block: switch_lib.dlib:switch_4port.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   01/01/26 19:58 -->     0.005 hours
        - logic_opto                    01/01/26 19:58 -->     0.008 hours
        - initial_map                   01/01/26 19:59 -->     0.002 hours
        - logic_opto                    01/01/26 19:59 -->     0.009 hours
        - initial_place                 01/01/26 20:00 -->     0.002 hours
        - initial_drc                   01/01/26 20:00 -->     0.001 hours
        - initial_opto                  01/01/26 20:00 -->     0.013 hours
        - final_place                   01/01/26 20:01 -->     0.003 hours
        - final_opto                    01/01/26 20:01 -->     0.004 hours

1
Information: Ending   'compile_fusion -to final_opto' (FLW-8001)
Information: Time: 2026-01-01 20:01:37 / Session:  00:03:16 / Command:  00:02:09 / CPU:  00:03:14 / Memory: 1248 MB (FLW-8100)
Information: CPU Load: 12%, Ram Free: 11 GB, Swap Free: 12 GB, Work Disk Free: 972 GB, Tmp Disk Free: 39 GB (MSG-3995)
Information: Running auto PG connection. (NDM-099)
1
# =================================================================
# 6. REPORTS & EXPORT
# =================================================================
report_timing > report_timing.txt
report_power  > report_power.txt
report_area   > report_area.txt
report_qor    > report_qor.txt
# Write Gate-Level Netlist (Use this for your post-synth simulation)
change_names -rules verilog -hierarchy
 Information: Using name rules 'verilog'.
 Information: 1881 objects (144 ports, 24 bus ports, 686 cells, 978 nets & 49 bus nets) changed in design 'switch_4port'.
1
write_verilog -hierarchy all switch_4port_netlist.v
****************************************
Report : Reporting Mismatches
Version: V-2023.12-SP3
Date   : Thu Jan  1 20:01:39 2026
****************************************

==============================
Library : switch_lib.dlib
==============================
Mismatch Type                        Total Count   Repaired  Unrepaired
--------------------------------------------------------------------------------
layer_missing_prefer_direction       1             1         0
1
write_sdf switch_4port.sdf
Information: The command 'write_sdf' cleared the undo history. (UNDO-016)
1
save_block -as switch_4port_final
Information: Saving 'switch_lib.dlib:switch_4port.design' to 'switch_lib.dlib:switch_4port_final.design'. (DES-028)
1
exit
Maximum memory usage for this session: 1247.94 MB
Maximum memory usage for this session including child processes: 1247.94 MB
CPU usage for this session:    267 seconds (  0.07 hours)
Elapsed time for this session:    197 seconds (  0.05 hours)
Thank you for using Fusion Compiler.

