//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_75, texmode_independent
.address_size 64

	// .globl	l_markov

.entry l_markov(
	.param .u64 .ptr .global .align 4 l_markov_param_0,
	.param .u64 .ptr .global .align 4 l_markov_param_1,
	.param .u64 .ptr .global .align 4 l_markov_param_2,
	.param .u64 l_markov_param_3,
	.param .u32 l_markov_param_4,
	.param .u32 l_markov_param_5,
	.param .u32 l_markov_param_6,
	.param .u32 l_markov_param_7,
	.param .u32 l_markov_param_8,
	.param .u64 l_markov_param_9
)
{
	.local .align 4 .b8 	__local_depot0[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b32 	%r<190>;
	.reg .b64 	%rd<187>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd85, [l_markov_param_0];
	ld.param.u64 	%rd86, [l_markov_param_1];
	ld.param.u64 	%rd87, [l_markov_param_2];
	ld.param.u64 	%rd88, [l_markov_param_3];
	ld.param.u32 	%r34, [l_markov_param_4];
	ld.param.u32 	%r35, [l_markov_param_5];
	ld.param.u32 	%r36, [l_markov_param_6];
	ld.param.u32 	%r37, [l_markov_param_7];
	ld.param.u32 	%r38, [l_markov_param_8];
	ld.param.u64 	%rd89, [l_markov_param_9];
	add.u64 	%rd185, %SPL, 0;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %ntid.x;
	mov.b32	%r41, %envreg3;
	mad.lo.s32 	%r1, %r39, %r40, %r41;
	mov.u32 	%r2, %tid.x;
	add.s32 	%r42, %r1, %r2;
	cvt.s64.s32	%rd91, %r42;
	setp.ge.u64	%p1, %rd91, %rd89;
	@%p1 bra 	BB0_40;

	mov.u32 	%r187, 0;
	st.local.u32 	[%rd185], %r187;
	st.local.u32 	[%rd185+4], %r187;
	st.local.u32 	[%rd185+8], %r187;
	st.local.u32 	[%rd185+12], %r187;
	st.local.u32 	[%rd185+16], %r187;
	st.local.u32 	[%rd185+20], %r187;
	st.local.u32 	[%rd185+24], %r187;
	st.local.u32 	[%rd185+28], %r187;
	st.local.u32 	[%rd185+32], %r187;
	st.local.u32 	[%rd185+36], %r187;
	st.local.u32 	[%rd185+40], %r187;
	st.local.u32 	[%rd185+44], %r187;
	st.local.u32 	[%rd185+48], %r187;
	st.local.u32 	[%rd185+52], %r187;
	st.local.u32 	[%rd185+56], %r187;
	st.local.u32 	[%rd185+60], %r187;
	st.local.u32 	[%rd185+64], %r187;
	st.local.u32 	[%rd185+68], %r187;
	st.local.u32 	[%rd185+72], %r187;
	st.local.u32 	[%rd185+76], %r187;
	st.local.u32 	[%rd185+80], %r187;
	st.local.u32 	[%rd185+84], %r187;
	st.local.u32 	[%rd185+88], %r187;
	st.local.u32 	[%rd185+92], %r187;
	st.local.u32 	[%rd185+96], %r187;
	st.local.u32 	[%rd185+100], %r187;
	st.local.u32 	[%rd185+104], %r187;
	st.local.u32 	[%rd185+108], %r187;
	st.local.u32 	[%rd185+112], %r187;
	st.local.u32 	[%rd185+116], %r187;
	st.local.u32 	[%rd185+120], %r187;
	st.local.u32 	[%rd185+124], %r187;
	st.local.u32 	[%rd185+128], %r187;
	st.local.u32 	[%rd185+132], %r187;
	st.local.u32 	[%rd185+136], %r187;
	st.local.u32 	[%rd185+140], %r187;
	st.local.u32 	[%rd185+144], %r187;
	st.local.u32 	[%rd185+148], %r187;
	st.local.u32 	[%rd185+152], %r187;
	st.local.u32 	[%rd185+156], %r187;
	st.local.u32 	[%rd185+160], %r187;
	st.local.u32 	[%rd185+164], %r187;
	st.local.u32 	[%rd185+168], %r187;
	st.local.u32 	[%rd185+172], %r187;
	st.local.u32 	[%rd185+176], %r187;
	st.local.u32 	[%rd185+180], %r187;
	st.local.u32 	[%rd185+184], %r187;
	st.local.u32 	[%rd185+188], %r187;
	st.local.u32 	[%rd185+192], %r187;
	st.local.u32 	[%rd185+196], %r187;
	st.local.u32 	[%rd185+200], %r187;
	st.local.u32 	[%rd185+204], %r187;
	st.local.u32 	[%rd185+208], %r187;
	st.local.u32 	[%rd185+212], %r187;
	st.local.u32 	[%rd185+216], %r187;
	st.local.u32 	[%rd185+220], %r187;
	st.local.u32 	[%rd185+224], %r187;
	st.local.u32 	[%rd185+228], %r187;
	st.local.u32 	[%rd185+232], %r187;
	st.local.u32 	[%rd185+236], %r187;
	st.local.u32 	[%rd185+240], %r187;
	st.local.u32 	[%rd185+244], %r187;
	st.local.u32 	[%rd185+248], %r187;
	st.local.u32 	[%rd185+252], %r187;
	add.s32 	%r44, %r35, %r34;
	not.b32 	%r45, %r35;
	st.local.u32 	[%rd185+256], %r44;
	and.b32  	%r46, %r45, 3;
	shl.b32 	%r188, %r46, 3;
	and.b32  	%r47, %r35, -4;
	cvt.u64.u32	%rd92, %r47;
	add.s64 	%rd184, %rd185, %rd92;
	setp.eq.s32	%p2, %r34, 0;
	@%p2 bra 	BB0_34;

	mul.wide.u32 	%rd94, %r35, 1028;
	add.s64 	%rd160, %rd86, %rd94;
	and.b32  	%r52, %r34, 3;
	shl.b32 	%r174, %r46, 3;
	add.s64 	%rd175, %rd91, %rd88;
	add.s64 	%rd159, %rd185, %rd92;
	mov.u32 	%r179, 1;
	mov.u64 	%rd184, 0;
	setp.eq.s32	%p3, %r52, 0;
	@%p3 bra 	BB0_3;

	setp.eq.s32	%p4, %r52, 1;
	@%p4 bra 	BB0_5;
	bra.uni 	BB0_6;

BB0_5:
	mov.u32 	%r179, %r187;
	mov.u64 	%rd166, %rd175;
	bra.uni 	BB0_15;

BB0_3:
	mov.u32 	%r188, %r187;
	bra.uni 	BB0_19;

BB0_6:
	setp.eq.s32	%p5, %r52, 2;
	@%p5 bra 	BB0_11;

	add.s64 	%rd98, %rd86, %rd94;
	ld.global.u32 	%rd6, [%rd98+1024];
	add.s64 	%rd100, %rd91, %rd88;
	and.b64  	%rd101, %rd100, -4294967296;
	setp.eq.s64	%p6, %rd101, 0;
	@%p6 bra 	BB0_9;

	div.u64 	%rd175, %rd100, %rd6;
	rem.u64 	%rd158, %rd100, %rd6;
	bra.uni 	BB0_10;

BB0_9:
	cvt.u32.u64	%r59, %rd6;
	cvt.u64.u32	%rd104, %r42;
	add.s64 	%rd105, %rd104, %rd88;
	cvt.u32.u64	%r61, %rd105;
	div.u32 	%r62, %r61, %r59;
	rem.u32 	%r63, %r61, %r59;
	cvt.u64.u32	%rd175, %r62;
	cvt.u64.u32	%rd158, %r63;

BB0_10:
	shl.b64 	%rd108, %rd158, 2;
	add.s64 	%rd109, %rd98, %rd108;
	shl.b32 	%r65, %r35, 3;
	not.b32 	%r66, %r65;
	and.b32  	%r67, %r66, 24;
	ld.global.u32 	%r68, [%rd109];
	shl.b32 	%r69, %r68, %r67;
	mov.u32 	%r179, 2;
	add.s64 	%rd111, %rd185, %rd92;
	ld.local.u32 	%r71, [%rd111];
	or.b32  	%r72, %r71, %r69;
	st.local.u32 	[%rd111], %r72;
	shl.b32 	%r73, %r35, 8;
	add.s32 	%r74, %r68, %r73;
	mul.wide.u32 	%rd112, %r74, 1028;
	add.s64 	%rd160, %rd87, %rd112;
	add.s32 	%r35, %r35, 1;
	shl.b32 	%r75, %r35, 3;
	not.b32 	%r76, %r75;
	and.b32  	%r174, %r76, 24;
	and.b32  	%r77, %r35, -4;
	cvt.u64.u32	%rd113, %r77;
	add.s64 	%rd159, %rd185, %rd113;

BB0_11:
	ld.global.u32 	%rd18, [%rd160+1024];
	and.b64  	%rd114, %rd175, -4294967296;
	setp.eq.s64	%p7, %rd114, 0;
	@%p7 bra 	BB0_13;

	div.u64 	%rd166, %rd175, %rd18;
	rem.u64 	%rd163, %rd175, %rd18;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r78, %rd18;
	cvt.u32.u64	%r79, %rd175;
	div.u32 	%r80, %r79, %r78;
	rem.u32 	%r81, %r79, %r78;
	cvt.u64.u32	%rd166, %r80;
	cvt.u64.u32	%rd163, %r81;

BB0_14:
	shl.b64 	%rd115, %rd163, 2;
	add.s64 	%rd116, %rd160, %rd115;
	ld.global.u32 	%r82, [%rd116];
	shl.b32 	%r83, %r82, %r174;
	ld.local.u32 	%r84, [%rd159];
	or.b32  	%r85, %r84, %r83;
	st.local.u32 	[%rd159], %r85;
	shl.b32 	%r86, %r35, 8;
	add.s32 	%r87, %r82, %r86;
	mul.wide.u32 	%rd117, %r87, 1028;
	add.s64 	%rd160, %rd87, %rd117;
	add.s32 	%r35, %r35, 1;
	not.b32 	%r88, %r35;
	and.b32  	%r89, %r88, 3;
	shl.b32 	%r174, %r89, 3;
	and.b32  	%r90, %r35, -4;
	cvt.u64.u32	%rd118, %r90;
	add.s64 	%rd159, %rd185, %rd118;

BB0_15:
	ld.global.u32 	%rd30, [%rd160+1024];
	and.b64  	%rd119, %rd166, -4294967296;
	setp.eq.s64	%p8, %rd119, 0;
	@%p8 bra 	BB0_17;

	div.u64 	%rd175, %rd166, %rd30;
	rem.u64 	%rd168, %rd166, %rd30;
	bra.uni 	BB0_18;

BB0_17:
	cvt.u32.u64	%r91, %rd30;
	cvt.u32.u64	%r92, %rd166;
	div.u32 	%r93, %r92, %r91;
	rem.u32 	%r94, %r92, %r91;
	cvt.u64.u32	%rd175, %r93;
	cvt.u64.u32	%rd168, %r94;

BB0_18:
	shl.b64 	%rd120, %rd168, 2;
	add.s64 	%rd121, %rd160, %rd120;
	ld.global.u32 	%r95, [%rd121];
	shl.b32 	%r96, %r95, %r174;
	ld.local.u32 	%r97, [%rd159];
	or.b32  	%r98, %r97, %r96;
	st.local.u32 	[%rd159], %r98;
	shl.b32 	%r99, %r35, 8;
	add.s32 	%r100, %r95, %r99;
	mul.wide.u32 	%rd122, %r100, 1028;
	add.s64 	%rd160, %rd87, %rd122;
	add.s32 	%r187, %r179, 1;
	add.s32 	%r35, %r35, 1;
	not.b32 	%r101, %r35;
	and.b32  	%r102, %r101, 3;
	shl.b32 	%r174, %r102, 3;
	and.b32  	%r103, %r35, -4;
	cvt.u64.u32	%rd123, %r103;
	add.s64 	%rd159, %rd185, %rd123;
	mov.u64 	%rd184, %rd159;
	mov.u32 	%r188, %r174;

BB0_19:
	setp.lt.u32	%p9, %r34, 4;
	@%p9 bra 	BB0_34;

	shl.b32 	%r184, %r35, 8;
	mov.u64 	%rd184, %rd159;
	mov.u32 	%r188, %r174;

BB0_21:
	ld.global.u32 	%rd46, [%rd160+1024];
	and.b64  	%rd124, %rd175, -4294967296;
	setp.eq.s64	%p10, %rd124, 0;
	@%p10 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	cvt.u32.u64	%r104, %rd46;
	cvt.u32.u64	%r105, %rd175;
	div.u32 	%r106, %r105, %r104;
	rem.u32 	%r107, %r105, %r104;
	cvt.u64.u32	%rd176, %r106;
	cvt.u64.u32	%rd177, %r107;
	bra.uni 	BB0_24;

BB0_22:
	div.u64 	%rd176, %rd175, %rd46;
	rem.u64 	%rd177, %rd175, %rd46;

BB0_24:
	shl.b64 	%rd125, %rd177, 2;
	add.s64 	%rd126, %rd160, %rd125;
	ld.global.u32 	%r108, [%rd126];
	shl.b32 	%r109, %r108, %r188;
	ld.local.u32 	%r110, [%rd184];
	or.b32  	%r111, %r110, %r109;
	st.local.u32 	[%rd184], %r111;
	add.s32 	%r112, %r184, %r108;
	cvt.u64.u32	%rd53, %r112;
	mul.wide.u32 	%rd127, %r112, 1028;
	add.s64 	%rd128, %rd87, %rd127;
	ld.global.u32 	%rd54, [%rd128+1024];
	and.b64  	%rd129, %rd176, -4294967296;
	setp.eq.s64	%p11, %rd129, 0;
	@%p11 bra 	BB0_26;
	bra.uni 	BB0_25;

BB0_26:
	cvt.u32.u64	%r113, %rd54;
	cvt.u32.u64	%r114, %rd176;
	div.u32 	%r115, %r114, %r113;
	rem.u32 	%r116, %r114, %r113;
	cvt.u64.u32	%rd178, %r115;
	cvt.u64.u32	%rd179, %r116;
	bra.uni 	BB0_27;

BB0_25:
	div.u64 	%rd178, %rd176, %rd54;
	rem.u64 	%rd179, %rd176, %rd54;

BB0_27:
	add.s32 	%r117, %r35, 1;
	not.b32 	%r118, %r117;
	and.b32  	%r119, %r117, -4;
	cvt.u64.u32	%rd130, %r119;
	add.s64 	%rd131, %rd185, %rd130;
	mul.lo.s64 	%rd132, %rd53, 1028;
	add.s64 	%rd133, %rd87, %rd132;
	shl.b64 	%rd134, %rd179, 2;
	add.s64 	%rd135, %rd133, %rd134;
	ld.global.u32 	%r120, [%rd135];
	and.b32  	%r121, %r118, 3;
	shl.b32 	%r122, %r121, 3;
	shl.b32 	%r123, %r120, %r122;
	ld.local.u32 	%r124, [%rd131];
	or.b32  	%r125, %r124, %r123;
	st.local.u32 	[%rd131], %r125;
	add.s32 	%r126, %r184, %r120;
	add.s32 	%r127, %r126, 256;
	cvt.u64.u32	%rd61, %r127;
	mul.wide.u32 	%rd136, %r127, 1028;
	add.s64 	%rd137, %rd87, %rd136;
	ld.global.u32 	%rd62, [%rd137+1024];
	and.b64  	%rd138, %rd178, -4294967296;
	setp.eq.s64	%p12, %rd138, 0;
	@%p12 bra 	BB0_29;
	bra.uni 	BB0_28;

BB0_29:
	cvt.u32.u64	%r128, %rd62;
	cvt.u32.u64	%r129, %rd178;
	div.u32 	%r130, %r129, %r128;
	rem.u32 	%r131, %r129, %r128;
	cvt.u64.u32	%rd180, %r130;
	cvt.u64.u32	%rd181, %r131;
	bra.uni 	BB0_30;

BB0_28:
	div.u64 	%rd180, %rd178, %rd62;
	rem.u64 	%rd181, %rd178, %rd62;

BB0_30:
	add.s32 	%r132, %r35, 2;
	not.b32 	%r133, %r132;
	and.b32  	%r134, %r132, -4;
	cvt.u64.u32	%rd139, %r134;
	add.s64 	%rd140, %rd185, %rd139;
	mul.lo.s64 	%rd141, %rd61, 1028;
	add.s64 	%rd142, %rd87, %rd141;
	shl.b64 	%rd143, %rd181, 2;
	add.s64 	%rd144, %rd142, %rd143;
	ld.global.u32 	%r135, [%rd144];
	and.b32  	%r136, %r133, 3;
	shl.b32 	%r137, %r136, 3;
	shl.b32 	%r138, %r135, %r137;
	ld.local.u32 	%r139, [%rd140];
	or.b32  	%r140, %r139, %r138;
	st.local.u32 	[%rd140], %r140;
	add.s32 	%r141, %r184, %r135;
	add.s32 	%r142, %r141, 512;
	cvt.u64.u32	%rd69, %r142;
	mul.wide.u32 	%rd145, %r142, 1028;
	add.s64 	%rd146, %rd87, %rd145;
	ld.global.u32 	%rd70, [%rd146+1024];
	and.b64  	%rd147, %rd180, -4294967296;
	setp.eq.s64	%p13, %rd147, 0;
	@%p13 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_32:
	cvt.u32.u64	%r143, %rd70;
	cvt.u32.u64	%r144, %rd180;
	div.u32 	%r145, %r144, %r143;
	rem.u32 	%r146, %r144, %r143;
	cvt.u64.u32	%rd175, %r145;
	cvt.u64.u32	%rd183, %r146;
	bra.uni 	BB0_33;

BB0_31:
	div.u64 	%rd175, %rd180, %rd70;
	rem.u64 	%rd183, %rd180, %rd70;

BB0_33:
	add.s32 	%r147, %r35, 3;
	and.b32  	%r148, %r147, -4;
	cvt.u64.u32	%rd148, %r148;
	add.s64 	%rd149, %rd185, %rd148;
	mul.lo.s64 	%rd150, %rd69, 1028;
	add.s64 	%rd151, %rd87, %rd150;
	shl.b64 	%rd152, %rd183, 2;
	add.s64 	%rd153, %rd151, %rd152;
	ld.global.u32 	%r149, [%rd153];
	shl.b32 	%r150, %r147, 3;
	not.b32 	%r151, %r150;
	and.b32  	%r152, %r151, 24;
	shl.b32 	%r153, %r149, %r152;
	ld.local.u32 	%r154, [%rd149];
	or.b32  	%r155, %r154, %r153;
	st.local.u32 	[%rd149], %r155;
	add.s32 	%r156, %r184, %r149;
	add.s32 	%r157, %r156, 768;
	mul.wide.u32 	%rd154, %r157, 1028;
	add.s64 	%rd160, %rd87, %rd154;
	add.s32 	%r35, %r35, 4;
	shl.b32 	%r158, %r35, 3;
	not.b32 	%r159, %r158;
	and.b32  	%r188, %r159, 24;
	and.b32  	%r160, %r35, -4;
	cvt.u64.u32	%rd155, %r160;
	add.s64 	%rd184, %rd185, %rd155;
	add.s32 	%r184, %r184, 1024;
	add.s32 	%r187, %r187, 4;
	setp.lt.u32	%p14, %r187, %r34;
	@%p14 bra 	BB0_21;

BB0_34:
	mov.u32 	%r161, 255;
	shl.b32 	%r162, %r161, %r188;
	and.b32  	%r163, %r162, %r36;
	ld.local.u32 	%r164, [%rd184];
	or.b32  	%r165, %r164, %r163;
	st.local.u32 	[%rd184], %r165;
	setp.eq.s32	%p15, %r37, 0;
	@%p15 bra 	BB0_36;

	shl.b32 	%r167, %r44, 3;
	st.local.u32 	[%rd185+56], %r167;

BB0_36:
	setp.eq.s32	%p16, %r38, 0;
	@%p16 bra 	BB0_38;

	shl.b32 	%r169, %r44, 3;
	st.local.u32 	[%rd185+60], %r169;

BB0_38:
	mul.wide.s32 	%rd156, %r42, 260;
	add.s64 	%rd186, %rd85, %rd156;
	mov.u32 	%r189, 0;

BB0_39:
	ld.local.u32 	%r173, [%rd185];
	st.global.u32 	[%rd186], %r173;
	add.s64 	%rd186, %rd186, 4;
	add.s64 	%rd185, %rd185, 4;
	add.s32 	%r189, %r189, 1;
	setp.lt.u32	%p17, %r189, 65;
	@%p17 bra 	BB0_39;

BB0_40:
	ret;
}

	// .globl	r_markov
.entry r_markov(
	.param .u64 .ptr .global .align 4 r_markov_param_0,
	.param .u64 .ptr .global .align 4 r_markov_param_1,
	.param .u64 .ptr .global .align 4 r_markov_param_2,
	.param .u64 r_markov_param_3,
	.param .u32 r_markov_param_4,
	.param .u32 r_markov_param_5,
	.param .u32 r_markov_param_6,
	.param .u32 r_markov_param_7,
	.param .u64 r_markov_param_8
)
{
	.local .align 4 .b8 	__local_depot1[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<15>;
	.reg .b32 	%r<135>;
	.reg .b64 	%rd<147>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd69, [r_markov_param_0];
	ld.param.u64 	%rd70, [r_markov_param_1];
	ld.param.u64 	%rd71, [r_markov_param_2];
	ld.param.u64 	%rd72, [r_markov_param_3];
	ld.param.u32 	%r20, [r_markov_param_4];
	ld.param.u64 	%rd73, [r_markov_param_8];
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r21, %ctaid.x;
	mov.u32 	%r22, %ntid.x;
	mov.b32	%r23, %envreg3;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mov.u32 	%r25, %tid.x;
	add.s32 	%r1, %r24, %r25;
	cvt.s64.s32	%rd2, %r1;
	setp.ge.u64	%p1, %rd2, %rd73;
	@%p1 bra 	BB1_36;

	mov.u64 	%rd75, 0;
	st.local.u32 	[%rd1+4], %rd75;
	st.local.u32 	[%rd1], %rd75;
	st.local.u32 	[%rd1+12], %rd75;
	st.local.u32 	[%rd1+8], %rd75;
	st.local.u32 	[%rd1+20], %rd75;
	st.local.u32 	[%rd1+16], %rd75;
	st.local.u32 	[%rd1+28], %rd75;
	st.local.u32 	[%rd1+24], %rd75;
	st.local.u32 	[%rd1+36], %rd75;
	st.local.u32 	[%rd1+32], %rd75;
	st.local.u32 	[%rd1+44], %rd75;
	st.local.u32 	[%rd1+40], %rd75;
	st.local.u32 	[%rd1+52], %rd75;
	st.local.u32 	[%rd1+48], %rd75;
	st.local.u32 	[%rd1+60], %rd75;
	st.local.u32 	[%rd1+56], %rd75;
	st.local.u32 	[%rd1+68], %rd75;
	st.local.u32 	[%rd1+64], %rd75;
	st.local.u32 	[%rd1+76], %rd75;
	st.local.u32 	[%rd1+72], %rd75;
	st.local.u32 	[%rd1+84], %rd75;
	st.local.u32 	[%rd1+80], %rd75;
	st.local.u32 	[%rd1+92], %rd75;
	st.local.u32 	[%rd1+88], %rd75;
	st.local.u32 	[%rd1+100], %rd75;
	st.local.u32 	[%rd1+96], %rd75;
	st.local.u32 	[%rd1+108], %rd75;
	st.local.u32 	[%rd1+104], %rd75;
	st.local.u32 	[%rd1+116], %rd75;
	st.local.u32 	[%rd1+112], %rd75;
	st.local.u32 	[%rd1+124], %rd75;
	st.local.u32 	[%rd1+120], %rd75;
	st.local.u32 	[%rd1+132], %rd75;
	st.local.u32 	[%rd1+128], %rd75;
	st.local.u32 	[%rd1+140], %rd75;
	st.local.u32 	[%rd1+136], %rd75;
	st.local.u32 	[%rd1+148], %rd75;
	st.local.u32 	[%rd1+144], %rd75;
	st.local.u32 	[%rd1+156], %rd75;
	st.local.u32 	[%rd1+152], %rd75;
	st.local.u32 	[%rd1+164], %rd75;
	st.local.u32 	[%rd1+160], %rd75;
	st.local.u32 	[%rd1+172], %rd75;
	st.local.u32 	[%rd1+168], %rd75;
	st.local.u32 	[%rd1+180], %rd75;
	st.local.u32 	[%rd1+176], %rd75;
	st.local.u32 	[%rd1+188], %rd75;
	st.local.u32 	[%rd1+184], %rd75;
	st.local.u32 	[%rd1+196], %rd75;
	st.local.u32 	[%rd1+192], %rd75;
	st.local.u32 	[%rd1+204], %rd75;
	st.local.u32 	[%rd1+200], %rd75;
	st.local.u32 	[%rd1+212], %rd75;
	st.local.u32 	[%rd1+208], %rd75;
	st.local.u32 	[%rd1+220], %rd75;
	st.local.u32 	[%rd1+216], %rd75;
	st.local.u32 	[%rd1+228], %rd75;
	st.local.u32 	[%rd1+224], %rd75;
	st.local.u32 	[%rd1+236], %rd75;
	st.local.u32 	[%rd1+232], %rd75;
	st.local.u32 	[%rd1+244], %rd75;
	st.local.u32 	[%rd1+240], %rd75;
	st.local.u32 	[%rd1+252], %rd75;
	st.local.u32 	[%rd1+248], %rd75;
	add.s64 	%rd132, %rd2, %rd72;
	setp.eq.s32	%p2, %r20, 0;
	@%p2 bra 	BB1_35;

	and.b32  	%r33, %r20, 3;
	mov.u32 	%r129, 1;
	mov.u32 	%r125, 0;
	setp.eq.s32	%p3, %r33, 0;
	@%p3 bra 	BB1_3;

	setp.eq.s32	%p4, %r33, 1;
	@%p4 bra 	BB1_5;
	bra.uni 	BB1_6;

BB1_5:
	mov.u32 	%r129, %r125;
	bra.uni 	BB1_16;

BB1_3:
	mov.u32 	%r134, %r125;
	mov.u64 	%rd138, %rd132;
	bra.uni 	BB1_20;

BB1_6:
	setp.eq.s32	%p5, %r33, 2;
	@%p5 bra 	BB1_7;
	bra.uni 	BB1_8;

BB1_7:
	mov.u32 	%r126, %r125;
	mov.u64 	%rd128, %rd132;
	bra.uni 	BB1_12;

BB1_8:
	ld.global.u32 	%rd5, [%rd70+1024];
	and.b64  	%rd76, %rd132, -4294967296;
	setp.eq.s64	%p6, %rd76, 0;
	@%p6 bra 	BB1_10;

	div.u64 	%rd128, %rd132, %rd5;
	rem.u64 	%rd126, %rd132, %rd5;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r34, %rd5;
	cvt.u32.u64	%r35, %rd132;
	div.u32 	%r36, %r35, %r34;
	rem.u32 	%r37, %r35, %r34;
	cvt.u64.u32	%rd128, %r36;
	cvt.u64.u32	%rd126, %r37;

BB1_11:
	shl.b64 	%rd77, %rd126, 2;
	add.s64 	%rd78, %rd70, %rd77;
	ld.global.u32 	%r40, [%rd78];
	shl.b32 	%r125, %r40, 24;
	st.local.u32 	[%rd1], %r125;
	mul.wide.u32 	%rd79, %r40, 1028;
	add.s64 	%rd70, %rd71, %rd79;
	mov.u32 	%r129, 2;
	mov.u32 	%r126, 1;

BB1_12:
	ld.global.u32 	%rd15, [%rd70+1024];
	and.b64  	%rd80, %rd128, -4294967296;
	setp.eq.s64	%p7, %rd80, 0;
	@%p7 bra 	BB1_14;

	div.u64 	%rd132, %rd128, %rd15;
	rem.u64 	%rd130, %rd128, %rd15;
	bra.uni 	BB1_15;

BB1_14:
	cvt.u32.u64	%r41, %rd15;
	cvt.u32.u64	%r42, %rd128;
	div.u32 	%r43, %r42, %r41;
	rem.u32 	%r44, %r42, %r41;
	cvt.u64.u32	%rd132, %r43;
	cvt.u64.u32	%rd130, %r44;

BB1_15:
	xor.b32  	%r45, %r126, 3;
	shl.b32 	%r46, %r45, 3;
	shl.b64 	%rd81, %rd130, 2;
	add.s64 	%rd82, %rd70, %rd81;
	ld.global.u32 	%r47, [%rd82];
	shl.b32 	%r48, %r47, %r46;
	or.b32  	%r49, %r125, %r48;
	st.local.u32 	[%rd1], %r49;
	shl.b32 	%r50, %r126, 8;
	add.s32 	%r51, %r47, %r50;
	mul.wide.u32 	%rd83, %r51, 1028;
	add.s64 	%rd70, %rd71, %rd83;
	add.s32 	%r125, %r126, 1;

BB1_16:
	ld.global.u32 	%rd25, [%rd70+1024];
	and.b64  	%rd84, %rd132, -4294967296;
	setp.eq.s64	%p8, %rd84, 0;
	@%p8 bra 	BB1_18;

	div.u64 	%rd138, %rd132, %rd25;
	rem.u64 	%rd134, %rd132, %rd25;
	bra.uni 	BB1_19;

BB1_18:
	cvt.u32.u64	%r52, %rd25;
	cvt.u32.u64	%r53, %rd132;
	div.u32 	%r54, %r53, %r52;
	rem.u32 	%r55, %r53, %r52;
	cvt.u64.u32	%rd138, %r54;
	cvt.u64.u32	%rd134, %r55;

BB1_19:
	not.b32 	%r56, %r125;
	and.b32  	%r57, %r56, 3;
	shl.b32 	%r58, %r57, 3;
	shl.b64 	%rd85, %rd134, 2;
	add.s64 	%rd86, %rd70, %rd85;
	ld.global.u32 	%r59, [%rd86];
	shl.b32 	%r60, %r59, %r58;
	and.b32  	%r61, %r125, -4;
	cvt.u64.u32	%rd87, %r61;
	add.s64 	%rd88, %rd1, %rd87;
	ld.local.u32 	%r62, [%rd88];
	or.b32  	%r63, %r62, %r60;
	st.local.u32 	[%rd88], %r63;
	shl.b32 	%r64, %r125, 8;
	add.s32 	%r65, %r59, %r64;
	mul.wide.u32 	%rd89, %r65, 1028;
	add.s64 	%rd70, %rd71, %rd89;
	add.s32 	%r134, %r129, 1;
	add.s32 	%r125, %r125, 1;

BB1_20:
	setp.lt.u32	%p9, %r20, 4;
	@%p9 bra 	BB1_35;

	shl.b32 	%r132, %r125, 8;

BB1_22:
	ld.global.u32 	%rd37, [%rd70+1024];
	and.b64  	%rd90, %rd138, -4294967296;
	setp.eq.s64	%p10, %rd90, 0;
	@%p10 bra 	BB1_24;
	bra.uni 	BB1_23;

BB1_24:
	cvt.u32.u64	%r66, %rd37;
	cvt.u32.u64	%r67, %rd138;
	div.u32 	%r68, %r67, %r66;
	rem.u32 	%r69, %r67, %r66;
	cvt.u64.u32	%rd139, %r68;
	cvt.u64.u32	%rd140, %r69;
	bra.uni 	BB1_25;

BB1_23:
	div.u64 	%rd139, %rd138, %rd37;
	rem.u64 	%rd140, %rd138, %rd37;

BB1_25:
	not.b32 	%r70, %r125;
	and.b32  	%r71, %r70, 3;
	shl.b32 	%r72, %r71, 3;
	shl.b64 	%rd91, %rd140, 2;
	add.s64 	%rd92, %rd70, %rd91;
	ld.global.u32 	%r73, [%rd92];
	shl.b32 	%r74, %r73, %r72;
	and.b32  	%r75, %r125, -4;
	cvt.u64.u32	%rd93, %r75;
	add.s64 	%rd94, %rd1, %rd93;
	ld.local.u32 	%r76, [%rd94];
	or.b32  	%r77, %r76, %r74;
	st.local.u32 	[%rd94], %r77;
	add.s32 	%r78, %r132, %r73;
	cvt.u64.u32	%rd44, %r78;
	mul.wide.u32 	%rd95, %r78, 1028;
	add.s64 	%rd96, %rd71, %rd95;
	ld.global.u32 	%rd45, [%rd96+1024];
	and.b64  	%rd97, %rd139, -4294967296;
	setp.eq.s64	%p11, %rd97, 0;
	@%p11 bra 	BB1_27;
	bra.uni 	BB1_26;

BB1_27:
	cvt.u32.u64	%r79, %rd45;
	cvt.u32.u64	%r80, %rd139;
	div.u32 	%r81, %r80, %r79;
	rem.u32 	%r82, %r80, %r79;
	cvt.u64.u32	%rd141, %r81;
	cvt.u64.u32	%rd142, %r82;
	bra.uni 	BB1_28;

BB1_26:
	div.u64 	%rd141, %rd139, %rd45;
	rem.u64 	%rd142, %rd139, %rd45;

BB1_28:
	add.s32 	%r83, %r125, 1;
	not.b32 	%r84, %r83;
	and.b32  	%r85, %r84, 3;
	shl.b32 	%r86, %r85, 3;
	mul.lo.s64 	%rd98, %rd44, 1028;
	add.s64 	%rd99, %rd71, %rd98;
	shl.b64 	%rd100, %rd142, 2;
	add.s64 	%rd101, %rd99, %rd100;
	ld.global.u32 	%r87, [%rd101];
	shl.b32 	%r88, %r87, %r86;
	and.b32  	%r89, %r83, -4;
	cvt.u64.u32	%rd102, %r89;
	add.s64 	%rd103, %rd1, %rd102;
	ld.local.u32 	%r90, [%rd103];
	or.b32  	%r91, %r90, %r88;
	st.local.u32 	[%rd103], %r91;
	add.s32 	%r92, %r132, %r87;
	add.s32 	%r93, %r92, 256;
	cvt.u64.u32	%rd52, %r93;
	mul.wide.u32 	%rd104, %r93, 1028;
	add.s64 	%rd105, %rd71, %rd104;
	ld.global.u32 	%rd53, [%rd105+1024];
	and.b64  	%rd106, %rd141, -4294967296;
	setp.eq.s64	%p12, %rd106, 0;
	@%p12 bra 	BB1_30;
	bra.uni 	BB1_29;

BB1_30:
	cvt.u32.u64	%r94, %rd53;
	cvt.u32.u64	%r95, %rd141;
	div.u32 	%r96, %r95, %r94;
	rem.u32 	%r97, %r95, %r94;
	cvt.u64.u32	%rd143, %r96;
	cvt.u64.u32	%rd144, %r97;
	bra.uni 	BB1_31;

BB1_29:
	div.u64 	%rd143, %rd141, %rd53;
	rem.u64 	%rd144, %rd141, %rd53;

BB1_31:
	add.s32 	%r98, %r125, 2;
	not.b32 	%r99, %r98;
	and.b32  	%r100, %r99, 3;
	shl.b32 	%r101, %r100, 3;
	mul.lo.s64 	%rd107, %rd52, 1028;
	add.s64 	%rd108, %rd71, %rd107;
	shl.b64 	%rd109, %rd144, 2;
	add.s64 	%rd110, %rd108, %rd109;
	ld.global.u32 	%r102, [%rd110];
	shl.b32 	%r103, %r102, %r101;
	and.b32  	%r104, %r98, -4;
	cvt.u64.u32	%rd111, %r104;
	add.s64 	%rd112, %rd1, %rd111;
	ld.local.u32 	%r105, [%rd112];
	or.b32  	%r106, %r105, %r103;
	st.local.u32 	[%rd112], %r106;
	add.s32 	%r107, %r132, %r102;
	add.s32 	%r108, %r107, 512;
	cvt.u64.u32	%rd60, %r108;
	mul.wide.u32 	%rd113, %r108, 1028;
	add.s64 	%rd114, %rd71, %rd113;
	ld.global.u32 	%rd61, [%rd114+1024];
	and.b64  	%rd115, %rd143, -4294967296;
	setp.eq.s64	%p13, %rd115, 0;
	@%p13 bra 	BB1_33;
	bra.uni 	BB1_32;

BB1_33:
	cvt.u32.u64	%r109, %rd61;
	cvt.u32.u64	%r110, %rd143;
	div.u32 	%r111, %r110, %r109;
	rem.u32 	%r112, %r110, %r109;
	cvt.u64.u32	%rd138, %r111;
	cvt.u64.u32	%rd146, %r112;
	bra.uni 	BB1_34;

BB1_32:
	div.u64 	%rd138, %rd143, %rd61;
	rem.u64 	%rd146, %rd143, %rd61;

BB1_34:
	add.s32 	%r113, %r125, 3;
	not.b32 	%r114, %r113;
	and.b32  	%r115, %r114, 3;
	shl.b32 	%r116, %r115, 3;
	mul.lo.s64 	%rd116, %rd60, 1028;
	add.s64 	%rd117, %rd71, %rd116;
	shl.b64 	%rd118, %rd146, 2;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.u32 	%r117, [%rd119];
	shl.b32 	%r118, %r117, %r116;
	and.b32  	%r119, %r113, -4;
	cvt.u64.u32	%rd120, %r119;
	add.s64 	%rd121, %rd1, %rd120;
	ld.local.u32 	%r120, [%rd121];
	or.b32  	%r121, %r120, %r118;
	st.local.u32 	[%rd121], %r121;
	add.s32 	%r122, %r132, %r117;
	add.s32 	%r123, %r122, 768;
	mul.wide.u32 	%rd122, %r123, 1028;
	add.s64 	%rd70, %rd71, %rd122;
	add.s32 	%r125, %r125, 4;
	add.s32 	%r132, %r132, 1024;
	add.s32 	%r134, %r134, 4;
	setp.lt.u32	%p14, %r134, %r20;
	@%p14 bra 	BB1_22;

BB1_35:
	ld.local.u32 	%r124, [%rd1];
	mul.wide.s32 	%rd123, %r1, 4;
	add.s64 	%rd124, %rd69, %rd123;
	st.global.u32 	[%rd124], %r124;

BB1_36:
	ret;
}

	// .globl	C_markov
.entry C_markov(
	.param .u64 .ptr .global .align 4 C_markov_param_0,
	.param .u64 .ptr .global .align 4 C_markov_param_1,
	.param .u64 .ptr .global .align 4 C_markov_param_2,
	.param .u64 C_markov_param_3,
	.param .u32 C_markov_param_4,
	.param .u32 C_markov_param_5,
	.param .u32 C_markov_param_6,
	.param .u32 C_markov_param_7,
	.param .u64 C_markov_param_8
)
{
	.local .align 4 .b8 	__local_depot2[260];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b32 	%r<175>;
	.reg .b64 	%rd<166>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.u64 	%rd83, [C_markov_param_0];
	ld.param.u64 	%rd84, [C_markov_param_1];
	ld.param.u64 	%rd85, [C_markov_param_2];
	ld.param.u64 	%rd86, [C_markov_param_3];
	ld.param.u32 	%r33, [C_markov_param_4];
	ld.param.u32 	%r34, [C_markov_param_5];
	ld.param.u32 	%r35, [C_markov_param_6];
	ld.param.u32 	%r36, [C_markov_param_7];
	ld.param.u64 	%rd87, [C_markov_param_8];
	add.u64 	%rd164, %SPL, 0;
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %ntid.x;
	mov.b32	%r39, %envreg3;
	mad.lo.s32 	%r1, %r37, %r38, %r39;
	mov.u32 	%r40, %tid.x;
	add.s32 	%r41, %r1, %r40;
	cvt.s64.s32	%rd2, %r41;
	setp.ge.u64	%p1, %rd2, %rd87;
	@%p1 bra 	BB2_41;

	mov.u32 	%r157, 0;
	st.local.u32 	[%rd164], %r157;
	st.local.u32 	[%rd164+4], %r157;
	st.local.u32 	[%rd164+8], %r157;
	st.local.u32 	[%rd164+12], %r157;
	st.local.u32 	[%rd164+16], %r157;
	st.local.u32 	[%rd164+20], %r157;
	st.local.u32 	[%rd164+24], %r157;
	st.local.u32 	[%rd164+28], %r157;
	st.local.u32 	[%rd164+32], %r157;
	st.local.u32 	[%rd164+36], %r157;
	st.local.u32 	[%rd164+40], %r157;
	st.local.u32 	[%rd164+44], %r157;
	st.local.u32 	[%rd164+48], %r157;
	st.local.u32 	[%rd164+52], %r157;
	st.local.u32 	[%rd164+56], %r157;
	st.local.u32 	[%rd164+60], %r157;
	st.local.u32 	[%rd164+64], %r157;
	st.local.u32 	[%rd164+68], %r157;
	st.local.u32 	[%rd164+72], %r157;
	st.local.u32 	[%rd164+76], %r157;
	st.local.u32 	[%rd164+80], %r157;
	st.local.u32 	[%rd164+84], %r157;
	st.local.u32 	[%rd164+88], %r157;
	st.local.u32 	[%rd164+92], %r157;
	st.local.u32 	[%rd164+96], %r157;
	st.local.u32 	[%rd164+100], %r157;
	st.local.u32 	[%rd164+104], %r157;
	st.local.u32 	[%rd164+108], %r157;
	st.local.u32 	[%rd164+112], %r157;
	st.local.u32 	[%rd164+116], %r157;
	st.local.u32 	[%rd164+120], %r157;
	st.local.u32 	[%rd164+124], %r157;
	st.local.u32 	[%rd164+128], %r157;
	st.local.u32 	[%rd164+132], %r157;
	st.local.u32 	[%rd164+136], %r157;
	st.local.u32 	[%rd164+140], %r157;
	st.local.u32 	[%rd164+144], %r157;
	st.local.u32 	[%rd164+148], %r157;
	st.local.u32 	[%rd164+152], %r157;
	st.local.u32 	[%rd164+156], %r157;
	st.local.u32 	[%rd164+160], %r157;
	st.local.u32 	[%rd164+164], %r157;
	st.local.u32 	[%rd164+168], %r157;
	st.local.u32 	[%rd164+172], %r157;
	st.local.u32 	[%rd164+176], %r157;
	st.local.u32 	[%rd164+180], %r157;
	st.local.u32 	[%rd164+184], %r157;
	st.local.u32 	[%rd164+188], %r157;
	st.local.u32 	[%rd164+192], %r157;
	st.local.u32 	[%rd164+196], %r157;
	st.local.u32 	[%rd164+200], %r157;
	st.local.u32 	[%rd164+204], %r157;
	st.local.u32 	[%rd164+208], %r157;
	st.local.u32 	[%rd164+212], %r157;
	st.local.u32 	[%rd164+216], %r157;
	st.local.u32 	[%rd164+220], %r157;
	st.local.u32 	[%rd164+224], %r157;
	st.local.u32 	[%rd164+228], %r157;
	st.local.u32 	[%rd164+232], %r157;
	st.local.u32 	[%rd164+236], %r157;
	st.local.u32 	[%rd164+240], %r157;
	st.local.u32 	[%rd164+244], %r157;
	st.local.u32 	[%rd164+248], %r157;
	st.local.u32 	[%rd164+252], %r157;
	st.local.u32 	[%rd164+256], %r33;
	add.s64 	%rd145, %rd2, %rd86;
	setp.eq.s32	%p2, %r33, 0;
	mov.u32 	%r173, 24;
	mov.u64 	%rd163, %rd164;
	@%p2 bra 	BB2_35;

	and.b32  	%r56, %r33, 3;
	mov.u32 	%r164, 1;
	mov.u32 	%r158, 24;
	mov.u64 	%rd163, 0;
	setp.eq.s32	%p3, %r56, 0;
	@%p3 bra 	BB2_3;

	setp.eq.s32	%p4, %r56, 1;
	@%p4 bra 	BB2_5;
	bra.uni 	BB2_6;

BB2_5:
	mov.u64 	%rd143, %rd164;
	mov.u32 	%r163, %r157;
	mov.u32 	%r164, %r157;
	bra.uni 	BB2_16;

BB2_3:
	mov.u64 	%rd148, %rd164;
	mov.u32 	%r172, %r157;
	mov.u64 	%rd154, %rd145;
	mov.u32 	%r173, %r157;
	bra.uni 	BB2_20;

BB2_6:
	setp.eq.s32	%p5, %r56, 2;
	@%p5 bra 	BB2_7;
	bra.uni 	BB2_8;

BB2_7:
	mov.u32 	%r159, %r157;
	mov.u64 	%rd140, %rd145;
	bra.uni 	BB2_12;

BB2_8:
	ld.global.u32 	%rd6, [%rd84+1024];
	and.b64  	%rd90, %rd145, -4294967296;
	setp.eq.s64	%p6, %rd90, 0;
	@%p6 bra 	BB2_10;

	div.u64 	%rd140, %rd145, %rd6;
	rem.u64 	%rd138, %rd145, %rd6;
	bra.uni 	BB2_11;

BB2_10:
	cvt.u32.u64	%r57, %rd6;
	cvt.u32.u64	%r58, %rd145;
	div.u32 	%r59, %r58, %r57;
	rem.u32 	%r60, %r58, %r57;
	cvt.u64.u32	%rd140, %r59;
	cvt.u64.u32	%rd138, %r60;

BB2_11:
	shl.b64 	%rd91, %rd138, 2;
	add.s64 	%rd92, %rd84, %rd91;
	ld.global.u32 	%r64, [%rd92];
	shl.b32 	%r157, %r64, 24;
	st.local.u32 	[%rd164], %r157;
	mul.wide.u32 	%rd93, %r64, 1028;
	add.s64 	%rd84, %rd85, %rd93;
	mov.u32 	%r164, 2;
	mov.u32 	%r159, 1;
	mov.u32 	%r158, 16;

BB2_12:
	ld.global.u32 	%rd16, [%rd84+1024];
	and.b64  	%rd94, %rd140, -4294967296;
	setp.eq.s64	%p7, %rd94, 0;
	@%p7 bra 	BB2_14;

	div.u64 	%rd145, %rd140, %rd16;
	rem.u64 	%rd142, %rd140, %rd16;
	bra.uni 	BB2_15;

BB2_14:
	cvt.u32.u64	%r65, %rd16;
	cvt.u32.u64	%r66, %rd140;
	div.u32 	%r67, %r66, %r65;
	rem.u32 	%r68, %r66, %r65;
	cvt.u64.u32	%rd145, %r67;
	cvt.u64.u32	%rd142, %r68;

BB2_15:
	shl.b64 	%rd95, %rd142, 2;
	add.s64 	%rd96, %rd84, %rd95;
	ld.global.u32 	%r69, [%rd96];
	shl.b32 	%r70, %r69, %r158;
	or.b32  	%r71, %r157, %r70;
	st.local.u32 	[%rd164], %r71;
	shl.b32 	%r72, %r159, 8;
	add.s32 	%r73, %r69, %r72;
	mul.wide.u32 	%rd97, %r73, 1028;
	add.s64 	%rd84, %rd85, %rd97;
	add.s32 	%r163, %r159, 1;
	not.b32 	%r74, %r163;
	and.b32  	%r75, %r74, 3;
	shl.b32 	%r158, %r75, 3;
	and.b32  	%r76, %r163, -4;
	cvt.u64.u32	%rd98, %r76;
	add.s64 	%rd143, %rd164, %rd98;
	ld.local.u32 	%r157, [%rd143];

BB2_16:
	ld.global.u32 	%rd28, [%rd84+1024];
	and.b64  	%rd99, %rd145, -4294967296;
	setp.eq.s64	%p8, %rd99, 0;
	@%p8 bra 	BB2_18;

	div.u64 	%rd154, %rd145, %rd28;
	rem.u64 	%rd147, %rd145, %rd28;
	bra.uni 	BB2_19;

BB2_18:
	cvt.u32.u64	%r77, %rd28;
	cvt.u32.u64	%r78, %rd145;
	div.u32 	%r79, %r78, %r77;
	rem.u32 	%r80, %r78, %r77;
	cvt.u64.u32	%rd154, %r79;
	cvt.u64.u32	%rd147, %r80;

BB2_19:
	shl.b64 	%rd100, %rd147, 2;
	add.s64 	%rd101, %rd84, %rd100;
	ld.global.u32 	%r81, [%rd101];
	shl.b32 	%r82, %r81, %r158;
	or.b32  	%r83, %r157, %r82;
	st.local.u32 	[%rd143], %r83;
	shl.b32 	%r84, %r163, 8;
	add.s32 	%r85, %r81, %r84;
	mul.wide.u32 	%rd102, %r85, 1028;
	add.s64 	%rd84, %rd85, %rd102;
	add.s32 	%r172, %r164, 1;
	add.s32 	%r157, %r163, 1;
	not.b32 	%r86, %r157;
	and.b32  	%r87, %r86, 3;
	shl.b32 	%r158, %r87, 3;
	and.b32  	%r88, %r157, -4;
	cvt.u64.u32	%rd103, %r88;
	add.s64 	%rd148, %rd164, %rd103;
	mov.u64 	%rd163, %rd148;
	mov.u32 	%r173, %r158;

BB2_20:
	setp.lt.u32	%p9, %r33, 4;
	@%p9 bra 	BB2_35;

	shl.b32 	%r169, %r157, 8;
	mov.u64 	%rd163, %rd148;
	mov.u32 	%r173, %r158;

BB2_22:
	ld.global.u32 	%rd44, [%rd84+1024];
	and.b64  	%rd104, %rd154, -4294967296;
	setp.eq.s64	%p10, %rd104, 0;
	@%p10 bra 	BB2_24;
	bra.uni 	BB2_23;

BB2_24:
	cvt.u32.u64	%r89, %rd44;
	cvt.u32.u64	%r90, %rd154;
	div.u32 	%r91, %r90, %r89;
	rem.u32 	%r92, %r90, %r89;
	cvt.u64.u32	%rd155, %r91;
	cvt.u64.u32	%rd156, %r92;
	bra.uni 	BB2_25;

BB2_23:
	div.u64 	%rd155, %rd154, %rd44;
	rem.u64 	%rd156, %rd154, %rd44;

BB2_25:
	shl.b64 	%rd105, %rd156, 2;
	add.s64 	%rd106, %rd84, %rd105;
	ld.global.u32 	%r93, [%rd106];
	shl.b32 	%r94, %r93, %r173;
	ld.local.u32 	%r95, [%rd163];
	or.b32  	%r96, %r95, %r94;
	st.local.u32 	[%rd163], %r96;
	add.s32 	%r97, %r169, %r93;
	cvt.u64.u32	%rd51, %r97;
	mul.wide.u32 	%rd107, %r97, 1028;
	add.s64 	%rd108, %rd85, %rd107;
	ld.global.u32 	%rd52, [%rd108+1024];
	and.b64  	%rd109, %rd155, -4294967296;
	setp.eq.s64	%p11, %rd109, 0;
	@%p11 bra 	BB2_27;
	bra.uni 	BB2_26;

BB2_27:
	cvt.u32.u64	%r98, %rd52;
	cvt.u32.u64	%r99, %rd155;
	div.u32 	%r100, %r99, %r98;
	rem.u32 	%r101, %r99, %r98;
	cvt.u64.u32	%rd157, %r100;
	cvt.u64.u32	%rd158, %r101;
	bra.uni 	BB2_28;

BB2_26:
	div.u64 	%rd157, %rd155, %rd52;
	rem.u64 	%rd158, %rd155, %rd52;

BB2_28:
	add.s32 	%r102, %r157, 1;
	not.b32 	%r103, %r102;
	and.b32  	%r104, %r102, -4;
	cvt.u64.u32	%rd110, %r104;
	add.s64 	%rd111, %rd164, %rd110;
	mul.lo.s64 	%rd112, %rd51, 1028;
	add.s64 	%rd113, %rd85, %rd112;
	shl.b64 	%rd114, %rd158, 2;
	add.s64 	%rd115, %rd113, %rd114;
	ld.global.u32 	%r105, [%rd115];
	and.b32  	%r106, %r103, 3;
	shl.b32 	%r107, %r106, 3;
	shl.b32 	%r108, %r105, %r107;
	ld.local.u32 	%r109, [%rd111];
	or.b32  	%r110, %r109, %r108;
	st.local.u32 	[%rd111], %r110;
	add.s32 	%r111, %r169, %r105;
	add.s32 	%r112, %r111, 256;
	cvt.u64.u32	%rd59, %r112;
	mul.wide.u32 	%rd116, %r112, 1028;
	add.s64 	%rd117, %rd85, %rd116;
	ld.global.u32 	%rd60, [%rd117+1024];
	and.b64  	%rd118, %rd157, -4294967296;
	setp.eq.s64	%p12, %rd118, 0;
	@%p12 bra 	BB2_30;
	bra.uni 	BB2_29;

BB2_30:
	cvt.u32.u64	%r113, %rd60;
	cvt.u32.u64	%r114, %rd157;
	div.u32 	%r115, %r114, %r113;
	rem.u32 	%r116, %r114, %r113;
	cvt.u64.u32	%rd159, %r115;
	cvt.u64.u32	%rd160, %r116;
	bra.uni 	BB2_31;

BB2_29:
	div.u64 	%rd159, %rd157, %rd60;
	rem.u64 	%rd160, %rd157, %rd60;

BB2_31:
	add.s32 	%r117, %r157, 2;
	not.b32 	%r118, %r117;
	and.b32  	%r119, %r117, -4;
	cvt.u64.u32	%rd119, %r119;
	add.s64 	%rd120, %rd164, %rd119;
	mul.lo.s64 	%rd121, %rd59, 1028;
	add.s64 	%rd122, %rd85, %rd121;
	shl.b64 	%rd123, %rd160, 2;
	add.s64 	%rd124, %rd122, %rd123;
	ld.global.u32 	%r120, [%rd124];
	and.b32  	%r121, %r118, 3;
	shl.b32 	%r122, %r121, 3;
	shl.b32 	%r123, %r120, %r122;
	ld.local.u32 	%r124, [%rd120];
	or.b32  	%r125, %r124, %r123;
	st.local.u32 	[%rd120], %r125;
	add.s32 	%r126, %r169, %r120;
	add.s32 	%r127, %r126, 512;
	cvt.u64.u32	%rd67, %r127;
	mul.wide.u32 	%rd125, %r127, 1028;
	add.s64 	%rd126, %rd85, %rd125;
	ld.global.u32 	%rd68, [%rd126+1024];
	and.b64  	%rd127, %rd159, -4294967296;
	setp.eq.s64	%p13, %rd127, 0;
	@%p13 bra 	BB2_33;
	bra.uni 	BB2_32;

BB2_33:
	cvt.u32.u64	%r128, %rd68;
	cvt.u32.u64	%r129, %rd159;
	div.u32 	%r130, %r129, %r128;
	rem.u32 	%r131, %r129, %r128;
	cvt.u64.u32	%rd154, %r130;
	cvt.u64.u32	%rd162, %r131;
	bra.uni 	BB2_34;

BB2_32:
	div.u64 	%rd154, %rd159, %rd68;
	rem.u64 	%rd162, %rd159, %rd68;

BB2_34:
	add.s32 	%r132, %r157, 3;
	and.b32  	%r133, %r132, -4;
	cvt.u64.u32	%rd128, %r133;
	add.s64 	%rd129, %rd164, %rd128;
	mul.lo.s64 	%rd130, %rd67, 1028;
	add.s64 	%rd131, %rd85, %rd130;
	shl.b64 	%rd132, %rd162, 2;
	add.s64 	%rd133, %rd131, %rd132;
	ld.global.u32 	%r134, [%rd133];
	shl.b32 	%r135, %r132, 3;
	not.b32 	%r136, %r135;
	and.b32  	%r137, %r136, 24;
	shl.b32 	%r138, %r134, %r137;
	ld.local.u32 	%r139, [%rd129];
	or.b32  	%r140, %r139, %r138;
	st.local.u32 	[%rd129], %r140;
	add.s32 	%r141, %r169, %r134;
	add.s32 	%r142, %r141, 768;
	mul.wide.u32 	%rd134, %r142, 1028;
	add.s64 	%rd84, %rd85, %rd134;
	add.s32 	%r157, %r157, 4;
	shl.b32 	%r143, %r157, 3;
	not.b32 	%r144, %r143;
	and.b32  	%r173, %r144, 24;
	and.b32  	%r145, %r157, -4;
	cvt.u64.u32	%rd135, %r145;
	add.s64 	%rd163, %rd164, %rd135;
	add.s32 	%r169, %r169, 1024;
	add.s32 	%r172, %r172, 4;
	setp.lt.u32	%p14, %r172, %r33;
	@%p14 bra 	BB2_22;

BB2_35:
	mov.u32 	%r146, 255;
	shl.b32 	%r147, %r146, %r173;
	and.b32  	%r148, %r147, %r34;
	ld.local.u32 	%r149, [%rd163];
	or.b32  	%r150, %r149, %r148;
	st.local.u32 	[%rd163], %r150;
	setp.eq.s32	%p15, %r35, 0;
	@%p15 bra 	BB2_37;

	shl.b32 	%r151, %r33, 3;
	st.local.u32 	[%rd164+56], %r151;

BB2_37:
	setp.eq.s32	%p16, %r36, 0;
	@%p16 bra 	BB2_39;

	shl.b32 	%r152, %r33, 3;
	st.local.u32 	[%rd164+60], %r152;

BB2_39:
	mul.wide.s32 	%rd136, %r41, 260;
	add.s64 	%rd165, %rd83, %rd136;
	mov.u32 	%r174, 0;

BB2_40:
	ld.local.u32 	%r156, [%rd164];
	st.global.u32 	[%rd165], %r156;
	add.s64 	%rd165, %rd165, 4;
	add.s64 	%rd164, %rd164, 4;
	add.s32 	%r174, %r174, 1;
	setp.lt.u32	%p17, %r174, 65;
	@%p17 bra 	BB2_40;

BB2_41:
	ret;
}


  