// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dac_table_axim_dac_table_axim_Pipeline_runloop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        replay_length,
        tlast,
        iout_TDATA,
        iout_TVALID,
        iout_TREADY,
        iout_TKEEP,
        iout_TSTRB,
        iout_TLAST,
        qout_TDATA,
        qout_TVALID,
        qout_TREADY,
        qout_TKEEP,
        qout_TSTRB,
        qout_TLAST,
        iqout_TDATA,
        iqout_TVALID,
        iqout_TREADY,
        iqout_TKEEP,
        iqout_TSTRB,
        iqout_TUSER,
        iqout_TLAST,
        length_r,
        comb2wide_V_address0,
        comb2wide_V_ce0,
        comb2wide_V_q0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] replay_length;
input  [0:0] tlast;
output  [255:0] iout_TDATA;
output   iout_TVALID;
input   iout_TREADY;
output  [31:0] iout_TKEEP;
output  [31:0] iout_TSTRB;
output  [0:0] iout_TLAST;
output  [255:0] qout_TDATA;
output   qout_TVALID;
input   qout_TREADY;
output  [31:0] qout_TKEEP;
output  [31:0] qout_TSTRB;
output  [0:0] qout_TLAST;
output  [511:0] iqout_TDATA;
output   iqout_TVALID;
input   iqout_TREADY;
output  [63:0] iqout_TKEEP;
output  [63:0] iqout_TSTRB;
output  [7:0] iqout_TUSER;
output  [0:0] iqout_TLAST;
input  [14:0] length_r;
output  [13:0] comb2wide_V_address0;
output   comb2wide_V_ce0;
input  [1023:0] comb2wide_V_q0;

reg ap_done;
reg ap_idle;
reg iout_TVALID;
reg qout_TVALID;
reg iqout_TVALID;
reg comb2wide_V_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    iout_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    qout_TDATA_blk_n;
reg    iqout_TDATA_blk_n;
wire   [0:0] empty_fu_494_p1;
reg   [0:0] empty_reg_1423;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] set_last_fu_517_p2;
reg   [0:0] set_last_reg_1427;
wire   [7:0] iqtmp_user_V_fu_537_p1;
reg   [7:0] iqtmp_user_V_reg_1439;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [511:0] ap_phi_mux_iqtmpdat_phi_fu_451_p4;
wire   [511:0] iq_V_7_s_fu_1319_p33;
wire   [511:0] ap_phi_reg_pp0_iter1_iqtmpdat_reg_448;
wire   [511:0] iq_V_6_s_fu_900_p33;
reg   [255:0] ap_phi_mux_qtmpdat_phi_fu_461_p4;
wire   [255:0] ap_phi_reg_pp0_iter1_qtmpdat_reg_458;
reg   [255:0] ap_phi_mux_itmpdat_phi_fu_471_p4;
wire   [255:0] ap_phi_reg_pp0_iter1_itmpdat_reg_468;
wire   [255:0] i_V_fu_570_p1;
wire   [63:0] zext_ln573_fu_532_p1;
reg   [14:0] p_Val2_s_fu_348;
wire   [14:0] sample_V_fu_552_p3;
reg   [14:0] last_counter_V_fu_352;
wire   [14:0] last_counter_V_5_fu_510_p3;
reg   [1023:0] p_Val2_1_fu_356;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln1049_fu_498_p2;
wire   [14:0] last_counter_V_4_fu_504_p2;
wire   [13:0] ret_fu_522_p4;
wire   [0:0] icmp_ln1049_1_fu_541_p2;
wire   [14:0] add_ln223_fu_546_p2;
wire   [15:0] p_Result_21_14_fu_890_p4;
wire   [15:0] p_Result_19_14_fu_880_p4;
wire   [15:0] p_Result_21_13_fu_870_p4;
wire   [15:0] p_Result_19_13_fu_860_p4;
wire   [15:0] p_Result_21_12_fu_850_p4;
wire   [15:0] p_Result_19_12_fu_840_p4;
wire   [15:0] p_Result_21_11_fu_830_p4;
wire   [15:0] p_Result_19_11_fu_820_p4;
wire   [15:0] p_Result_21_10_fu_810_p4;
wire   [15:0] p_Result_19_10_fu_800_p4;
wire   [15:0] p_Result_21_s_fu_790_p4;
wire   [15:0] p_Result_19_s_fu_780_p4;
wire   [15:0] p_Result_21_9_fu_770_p4;
wire   [15:0] p_Result_19_9_fu_760_p4;
wire   [15:0] p_Result_21_8_fu_750_p4;
wire   [15:0] p_Result_19_8_fu_740_p4;
wire   [15:0] p_Result_21_7_fu_730_p4;
wire   [15:0] p_Result_19_7_fu_720_p4;
wire   [15:0] p_Result_21_6_fu_710_p4;
wire   [15:0] p_Result_19_6_fu_700_p4;
wire   [15:0] p_Result_21_5_fu_690_p4;
wire   [15:0] p_Result_19_5_fu_680_p4;
wire   [15:0] p_Result_21_4_fu_670_p4;
wire   [15:0] p_Result_19_4_fu_660_p4;
wire   [15:0] p_Result_21_3_fu_650_p4;
wire   [15:0] p_Result_19_3_fu_640_p4;
wire   [15:0] p_Result_21_2_fu_630_p4;
wire   [15:0] p_Result_19_2_fu_620_p4;
wire   [15:0] p_Result_21_1_fu_610_p4;
wire   [15:0] p_Result_19_1_fu_600_p4;
wire   [15:0] p_Result_1_fu_590_p4;
wire   [15:0] trunc_ln674_fu_586_p1;
wire   [15:0] p_Result_27_14_fu_1309_p4;
wire   [15:0] p_Result_25_14_fu_1299_p4;
wire   [15:0] p_Result_27_13_fu_1289_p4;
wire   [15:0] p_Result_25_13_fu_1279_p4;
wire   [15:0] p_Result_27_12_fu_1269_p4;
wire   [15:0] p_Result_25_12_fu_1259_p4;
wire   [15:0] p_Result_27_11_fu_1249_p4;
wire   [15:0] p_Result_25_11_fu_1239_p4;
wire   [15:0] p_Result_27_10_fu_1229_p4;
wire   [15:0] p_Result_25_10_fu_1219_p4;
wire   [15:0] p_Result_27_s_fu_1209_p4;
wire   [15:0] p_Result_25_s_fu_1199_p4;
wire   [15:0] p_Result_27_9_fu_1189_p4;
wire   [15:0] p_Result_25_9_fu_1179_p4;
wire   [15:0] p_Result_27_8_fu_1169_p4;
wire   [15:0] p_Result_25_8_fu_1159_p4;
wire   [15:0] p_Result_27_7_fu_1149_p4;
wire   [15:0] p_Result_25_7_fu_1139_p4;
wire   [15:0] p_Result_27_6_fu_1129_p4;
wire   [15:0] p_Result_25_6_fu_1119_p4;
wire   [15:0] p_Result_27_5_fu_1109_p4;
wire   [15:0] p_Result_25_5_fu_1099_p4;
wire   [15:0] p_Result_27_4_fu_1089_p4;
wire   [15:0] p_Result_25_4_fu_1079_p4;
wire   [15:0] p_Result_27_3_fu_1069_p4;
wire   [15:0] p_Result_25_3_fu_1059_p4;
wire   [15:0] p_Result_27_2_fu_1049_p4;
wire   [15:0] p_Result_25_2_fu_1039_p4;
wire   [15:0] p_Result_27_1_fu_1029_p4;
wire   [15:0] p_Result_25_1_fu_1019_p4;
wire   [15:0] p_Result_3_fu_1009_p4;
wire   [15:0] p_Result_2_fu_999_p4;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        last_counter_V_fu_352 <= replay_length;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        last_counter_V_fu_352 <= last_counter_V_5_fu_510_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_fu_348 <= 15'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        p_Val2_s_fu_348 <= sample_V_fu_552_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_reg_1423 <= empty_fu_494_p1;
        iqtmp_user_V_reg_1439 <= iqtmp_user_V_fu_537_p1;
        set_last_reg_1427 <= set_last_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_reg_1423 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_1_fu_356 <= comb2wide_V_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((empty_reg_1423 == 1'd0)) begin
        ap_phi_mux_iqtmpdat_phi_fu_451_p4 = iq_V_6_s_fu_900_p33;
    end else if ((empty_reg_1423 == 1'd1)) begin
        ap_phi_mux_iqtmpdat_phi_fu_451_p4 = iq_V_7_s_fu_1319_p33;
    end else begin
        ap_phi_mux_iqtmpdat_phi_fu_451_p4 = ap_phi_reg_pp0_iter1_iqtmpdat_reg_448;
    end
end

always @ (*) begin
    if ((empty_reg_1423 == 1'd0)) begin
        ap_phi_mux_itmpdat_phi_fu_471_p4 = i_V_fu_570_p1;
    end else if ((empty_reg_1423 == 1'd1)) begin
        ap_phi_mux_itmpdat_phi_fu_471_p4 = {{p_Val2_1_fu_356[767:512]}};
    end else begin
        ap_phi_mux_itmpdat_phi_fu_471_p4 = ap_phi_reg_pp0_iter1_itmpdat_reg_468;
    end
end

always @ (*) begin
    if ((empty_reg_1423 == 1'd0)) begin
        ap_phi_mux_qtmpdat_phi_fu_461_p4 = {{comb2wide_V_q0[511:256]}};
    end else if ((empty_reg_1423 == 1'd1)) begin
        ap_phi_mux_qtmpdat_phi_fu_461_p4 = {{p_Val2_1_fu_356[1023:768]}};
    end else begin
        ap_phi_mux_qtmpdat_phi_fu_461_p4 = ap_phi_reg_pp0_iter1_qtmpdat_reg_458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        comb2wide_V_ce0 = 1'b1;
    end else begin
        comb2wide_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iout_TDATA_blk_n = iout_TREADY;
    end else begin
        iout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iout_TVALID = 1'b1;
    end else begin
        iout_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iqout_TDATA_blk_n = iqout_TREADY;
    end else begin
        iqout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iqout_TVALID = 1'b1;
    end else begin
        iqout_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qout_TDATA_blk_n = qout_TREADY;
    end else begin
        qout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        qout_TVALID = 1'b1;
    end else begin
        qout_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln223_fu_546_p2 = (p_Val2_s_fu_348 + 15'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((iqout_TREADY == 1'b0) | (qout_TREADY == 1'b0) | (iout_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((iqout_TREADY == 1'b0) | (qout_TREADY == 1'b0) | (iout_TREADY == 1'b0) | (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((iqout_TREADY == 1'b0) | (qout_TREADY == 1'b0) | (iout_TREADY == 1'b0) | (1'b1 == ap_block_state3_io)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((iqout_TREADY == 1'b0) | (qout_TREADY == 1'b0) | (iout_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((iqout_TREADY == 1'b0) | (qout_TREADY == 1'b0) | (iout_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_iqtmpdat_reg_448 = 'bx;

assign ap_phi_reg_pp0_iter1_itmpdat_reg_468 = 'bx;

assign ap_phi_reg_pp0_iter1_qtmpdat_reg_458 = 'bx;

assign ap_ready = 1'b0;

assign comb2wide_V_address0 = zext_ln573_fu_532_p1;

assign empty_fu_494_p1 = p_Val2_s_fu_348[0:0];

assign i_V_fu_570_p1 = comb2wide_V_q0[255:0];

assign icmp_ln1049_1_fu_541_p2 = ((p_Val2_s_fu_348 == length_r) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_498_p2 = ((last_counter_V_fu_352 == 15'd0) ? 1'b1 : 1'b0);

assign iout_TDATA = ap_phi_mux_itmpdat_phi_fu_471_p4;

assign iout_TKEEP = 32'd0;

assign iout_TLAST = set_last_reg_1427;

assign iout_TSTRB = 32'd0;

assign iq_V_6_s_fu_900_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_21_14_fu_890_p4}, {p_Result_19_14_fu_880_p4}}, {p_Result_21_13_fu_870_p4}}, {p_Result_19_13_fu_860_p4}}, {p_Result_21_12_fu_850_p4}}, {p_Result_19_12_fu_840_p4}}, {p_Result_21_11_fu_830_p4}}, {p_Result_19_11_fu_820_p4}}, {p_Result_21_10_fu_810_p4}}, {p_Result_19_10_fu_800_p4}}, {p_Result_21_s_fu_790_p4}}, {p_Result_19_s_fu_780_p4}}, {p_Result_21_9_fu_770_p4}}, {p_Result_19_9_fu_760_p4}}, {p_Result_21_8_fu_750_p4}}, {p_Result_19_8_fu_740_p4}}, {p_Result_21_7_fu_730_p4}}, {p_Result_19_7_fu_720_p4}}, {p_Result_21_6_fu_710_p4}}, {p_Result_19_6_fu_700_p4}}, {p_Result_21_5_fu_690_p4}}, {p_Result_19_5_fu_680_p4}}, {p_Result_21_4_fu_670_p4}}, {p_Result_19_4_fu_660_p4}}, {p_Result_21_3_fu_650_p4}}, {p_Result_19_3_fu_640_p4}}, {p_Result_21_2_fu_630_p4}}, {p_Result_19_2_fu_620_p4}}, {p_Result_21_1_fu_610_p4}}, {p_Result_19_1_fu_600_p4}}, {p_Result_1_fu_590_p4}}, {trunc_ln674_fu_586_p1}};

assign iq_V_7_s_fu_1319_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_27_14_fu_1309_p4}, {p_Result_25_14_fu_1299_p4}}, {p_Result_27_13_fu_1289_p4}}, {p_Result_25_13_fu_1279_p4}}, {p_Result_27_12_fu_1269_p4}}, {p_Result_25_12_fu_1259_p4}}, {p_Result_27_11_fu_1249_p4}}, {p_Result_25_11_fu_1239_p4}}, {p_Result_27_10_fu_1229_p4}}, {p_Result_25_10_fu_1219_p4}}, {p_Result_27_s_fu_1209_p4}}, {p_Result_25_s_fu_1199_p4}}, {p_Result_27_9_fu_1189_p4}}, {p_Result_25_9_fu_1179_p4}}, {p_Result_27_8_fu_1169_p4}}, {p_Result_25_8_fu_1159_p4}}, {p_Result_27_7_fu_1149_p4}}, {p_Result_25_7_fu_1139_p4}}, {p_Result_27_6_fu_1129_p4}}, {p_Result_25_6_fu_1119_p4}}, {p_Result_27_5_fu_1109_p4}}, {p_Result_25_5_fu_1099_p4}}, {p_Result_27_4_fu_1089_p4}}, {p_Result_25_4_fu_1079_p4}}, {p_Result_27_3_fu_1069_p4}}, {p_Result_25_3_fu_1059_p4}}, {p_Result_27_2_fu_1049_p4}}, {p_Result_25_2_fu_1039_p4}}, {p_Result_27_1_fu_1029_p4}}, {p_Result_25_1_fu_1019_p4}}, {p_Result_3_fu_1009_p4}}, {p_Result_2_fu_999_p4}};

assign iqout_TDATA = ap_phi_mux_iqtmpdat_phi_fu_451_p4;

assign iqout_TKEEP = 64'd0;

assign iqout_TLAST = set_last_reg_1427;

assign iqout_TSTRB = 64'd0;

assign iqout_TUSER = iqtmp_user_V_reg_1439;

assign iqtmp_user_V_fu_537_p1 = p_Val2_s_fu_348[7:0];

assign last_counter_V_4_fu_504_p2 = ($signed(last_counter_V_fu_352) + $signed(15'd32767));

assign last_counter_V_5_fu_510_p3 = ((icmp_ln1049_fu_498_p2[0:0] == 1'b1) ? replay_length : last_counter_V_4_fu_504_p2);

assign p_Result_19_10_fu_800_p4 = {{comb2wide_V_q0[191:176]}};

assign p_Result_19_11_fu_820_p4 = {{comb2wide_V_q0[207:192]}};

assign p_Result_19_12_fu_840_p4 = {{comb2wide_V_q0[223:208]}};

assign p_Result_19_13_fu_860_p4 = {{comb2wide_V_q0[239:224]}};

assign p_Result_19_14_fu_880_p4 = {{comb2wide_V_q0[255:240]}};

assign p_Result_19_1_fu_600_p4 = {{comb2wide_V_q0[31:16]}};

assign p_Result_19_2_fu_620_p4 = {{comb2wide_V_q0[47:32]}};

assign p_Result_19_3_fu_640_p4 = {{comb2wide_V_q0[63:48]}};

assign p_Result_19_4_fu_660_p4 = {{comb2wide_V_q0[79:64]}};

assign p_Result_19_5_fu_680_p4 = {{comb2wide_V_q0[95:80]}};

assign p_Result_19_6_fu_700_p4 = {{comb2wide_V_q0[111:96]}};

assign p_Result_19_7_fu_720_p4 = {{comb2wide_V_q0[127:112]}};

assign p_Result_19_8_fu_740_p4 = {{comb2wide_V_q0[143:128]}};

assign p_Result_19_9_fu_760_p4 = {{comb2wide_V_q0[159:144]}};

assign p_Result_19_s_fu_780_p4 = {{comb2wide_V_q0[175:160]}};

assign p_Result_1_fu_590_p4 = {{comb2wide_V_q0[271:256]}};

assign p_Result_21_10_fu_810_p4 = {{comb2wide_V_q0[447:432]}};

assign p_Result_21_11_fu_830_p4 = {{comb2wide_V_q0[463:448]}};

assign p_Result_21_12_fu_850_p4 = {{comb2wide_V_q0[479:464]}};

assign p_Result_21_13_fu_870_p4 = {{comb2wide_V_q0[495:480]}};

assign p_Result_21_14_fu_890_p4 = {{comb2wide_V_q0[511:496]}};

assign p_Result_21_1_fu_610_p4 = {{comb2wide_V_q0[287:272]}};

assign p_Result_21_2_fu_630_p4 = {{comb2wide_V_q0[303:288]}};

assign p_Result_21_3_fu_650_p4 = {{comb2wide_V_q0[319:304]}};

assign p_Result_21_4_fu_670_p4 = {{comb2wide_V_q0[335:320]}};

assign p_Result_21_5_fu_690_p4 = {{comb2wide_V_q0[351:336]}};

assign p_Result_21_6_fu_710_p4 = {{comb2wide_V_q0[367:352]}};

assign p_Result_21_7_fu_730_p4 = {{comb2wide_V_q0[383:368]}};

assign p_Result_21_8_fu_750_p4 = {{comb2wide_V_q0[399:384]}};

assign p_Result_21_9_fu_770_p4 = {{comb2wide_V_q0[415:400]}};

assign p_Result_21_s_fu_790_p4 = {{comb2wide_V_q0[431:416]}};

assign p_Result_25_10_fu_1219_p4 = {{p_Val2_1_fu_356[703:688]}};

assign p_Result_25_11_fu_1239_p4 = {{p_Val2_1_fu_356[719:704]}};

assign p_Result_25_12_fu_1259_p4 = {{p_Val2_1_fu_356[735:720]}};

assign p_Result_25_13_fu_1279_p4 = {{p_Val2_1_fu_356[751:736]}};

assign p_Result_25_14_fu_1299_p4 = {{p_Val2_1_fu_356[767:752]}};

assign p_Result_25_1_fu_1019_p4 = {{p_Val2_1_fu_356[543:528]}};

assign p_Result_25_2_fu_1039_p4 = {{p_Val2_1_fu_356[559:544]}};

assign p_Result_25_3_fu_1059_p4 = {{p_Val2_1_fu_356[575:560]}};

assign p_Result_25_4_fu_1079_p4 = {{p_Val2_1_fu_356[591:576]}};

assign p_Result_25_5_fu_1099_p4 = {{p_Val2_1_fu_356[607:592]}};

assign p_Result_25_6_fu_1119_p4 = {{p_Val2_1_fu_356[623:608]}};

assign p_Result_25_7_fu_1139_p4 = {{p_Val2_1_fu_356[639:624]}};

assign p_Result_25_8_fu_1159_p4 = {{p_Val2_1_fu_356[655:640]}};

assign p_Result_25_9_fu_1179_p4 = {{p_Val2_1_fu_356[671:656]}};

assign p_Result_25_s_fu_1199_p4 = {{p_Val2_1_fu_356[687:672]}};

assign p_Result_27_10_fu_1229_p4 = {{p_Val2_1_fu_356[959:944]}};

assign p_Result_27_11_fu_1249_p4 = {{p_Val2_1_fu_356[975:960]}};

assign p_Result_27_12_fu_1269_p4 = {{p_Val2_1_fu_356[991:976]}};

assign p_Result_27_13_fu_1289_p4 = {{p_Val2_1_fu_356[1007:992]}};

assign p_Result_27_14_fu_1309_p4 = {{p_Val2_1_fu_356[1023:1008]}};

assign p_Result_27_1_fu_1029_p4 = {{p_Val2_1_fu_356[799:784]}};

assign p_Result_27_2_fu_1049_p4 = {{p_Val2_1_fu_356[815:800]}};

assign p_Result_27_3_fu_1069_p4 = {{p_Val2_1_fu_356[831:816]}};

assign p_Result_27_4_fu_1089_p4 = {{p_Val2_1_fu_356[847:832]}};

assign p_Result_27_5_fu_1109_p4 = {{p_Val2_1_fu_356[863:848]}};

assign p_Result_27_6_fu_1129_p4 = {{p_Val2_1_fu_356[879:864]}};

assign p_Result_27_7_fu_1149_p4 = {{p_Val2_1_fu_356[895:880]}};

assign p_Result_27_8_fu_1169_p4 = {{p_Val2_1_fu_356[911:896]}};

assign p_Result_27_9_fu_1189_p4 = {{p_Val2_1_fu_356[927:912]}};

assign p_Result_27_s_fu_1209_p4 = {{p_Val2_1_fu_356[943:928]}};

assign p_Result_2_fu_999_p4 = {{p_Val2_1_fu_356[527:512]}};

assign p_Result_3_fu_1009_p4 = {{p_Val2_1_fu_356[783:768]}};

assign qout_TDATA = ap_phi_mux_qtmpdat_phi_fu_461_p4;

assign qout_TKEEP = 32'd0;

assign qout_TLAST = set_last_reg_1427;

assign qout_TSTRB = 32'd0;

assign ret_fu_522_p4 = {{p_Val2_s_fu_348[14:1]}};

assign sample_V_fu_552_p3 = ((icmp_ln1049_1_fu_541_p2[0:0] == 1'b1) ? 15'd0 : add_ln223_fu_546_p2);

assign set_last_fu_517_p2 = (tlast & icmp_ln1049_fu_498_p2);

assign trunc_ln674_fu_586_p1 = comb2wide_V_q0[15:0];

assign zext_ln573_fu_532_p1 = ret_fu_522_p4;

endmodule //dac_table_axim_dac_table_axim_Pipeline_runloop
