Release 12.1 - par M.53d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Mon Jun 20 14:07:56 2011

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   sys_clk_fb_IBUF


