<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyALUTrans.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub4b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder1b.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4to1_sch.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Mux4to1b4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MyAnd2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MyAnd2b4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MyOr2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MyOr2b4.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_sim_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_sim_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_sim_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myALU.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myAnd2b4.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myOr2b4.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1702390353" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1702390353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1703151035" xil_pn:in_ck="-4032617646539717959" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1703151035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Load_Gen.v"/>
      <outfile xil_pn:name="MyRegister4b.v"/>
      <outfile xil_pn:name="Top.v"/>
      <outfile xil_pn:name="Top_sim.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
    </transform>
    <transform xil_pn:end_ts="1702390358" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6859661823966964654" xil_pn:start_ts="1702390358">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702398638" xil_pn:in_ck="-5441730266350078142" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7282171614033932154" xil_pn:start_ts="1702398637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="Adder1b.vf"/>
      <outfile xil_pn:name="Mux4to1_sch.vf"/>
      <outfile xil_pn:name="Mux4to1b4.vf"/>
      <outfile xil_pn:name="MyAnd2b4.vf"/>
      <outfile xil_pn:name="MyOr2b4.vf"/>
      <outfile xil_pn:name="myALU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1702390359" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3212424530142191323" xil_pn:start_ts="1702390359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1703151035" xil_pn:in_ck="7215051545554747130" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1703151035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1703151036" xil_pn:in_ck="7215051545554747130" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4064356616992649278" xil_pn:start_ts="1703151035">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1703150968" xil_pn:in_ck="-2152085908194589526" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3846856519410434751" xil_pn:start_ts="1703150968">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="Top_sim_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
