# Reading pref.tcl
# do Lab5P2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/ECE2173/Lab5/Part2/myFSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:50:42 on Apr 08,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab5/Part2/myFSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity myFSM
# -- Compiling architecture behav of myFSM
# End time: 10:50:43 on Apr 08,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
