{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510174559558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510174559559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 02:25:59 2017 " "Processing started: Thu Nov  9 02:25:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510174559559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174559559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174559560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510174559735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510174559736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mohit/microlab337/Components/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mohit/microlab337/Components/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "../Components/registers.vhd" "" { Text "/home/mohit/microlab337/Components/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570652 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../Components/registers.vhd" "" { Text "/home/mohit/microlab337/Components/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mohit/microlab337/Components/TwosComplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/mohit/microlab337/Components/TwosComplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-Behave " "Found design unit 1: TwosComplement-Behave" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/mohit/microlab337/Components/TwosComplement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570653 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../Components/TwosComplement.vhd" "" { Text "/home/mohit/microlab337/Components/TwosComplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "/home/mohit/microlab337/MicroLab/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570653 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/mohit/microlab337/MicroLab/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trail_zero7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trail_zero7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trail_zero7-behav " "Found design unit 1: trail_zero7-behav" {  } { { "trail_zero7.vhd" "" { Text "/home/mohit/microlab337/MicroLab/trail_zero7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570654 ""} { "Info" "ISGN_ENTITY_NAME" "1 trail_zero7 " "Found entity 1: trail_zero7" {  } { { "trail_zero7.vhd" "" { Text "/home/mohit/microlab337/MicroLab/trail_zero7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-behav " "Found design unit 1: temp_reg-behav" {  } { { "temp_reg.vhdl" "" { Text "/home/mohit/microlab337/MicroLab/temp_reg.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570654 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "temp_reg.vhdl" "" { Text "/home/mohit/microlab337/MicroLab/temp_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-rtl " "Found design unit 1: sign_ext-rtl" {  } { { "sign_ext.vhd" "" { Text "/home/mohit/microlab337/MicroLab/sign_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570655 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "/home/mohit/microlab337/MicroLab/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "regfile.vhd" "" { Text "/home/mohit/microlab337/MicroLab/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570655 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regfile.vhd" "" { Text "/home/mohit/microlab337/MicroLab/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityEncoder-priority_enc_arc " "Found design unit 1: priorityEncoder-priority_enc_arc" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570656 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityEncoder " "Found entity 1: priorityEncoder" {  } { { "priorityEncoder.vhd" "" { Text "/home/mohit/microlab337/MicroLab/priorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "mux8to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570656 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-rtl " "Found design unit 1: mux4to1-rtl" {  } { { "mux4to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux4to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570657 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "mux2to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570657 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/mohit/microlab337/MicroLab/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-behav " "Found design unit 1: instr_reg-behav" {  } { { "instr_reg.vhd" "" { Text "/home/mohit/microlab337/MicroLab/instr_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570658 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "instr_reg.vhd" "" { Text "/home/mohit/microlab337/MicroLab/instr_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_16-decoder3_16_arc " "Found design unit 1: decoder3_16-decoder3_16_arc" {  } { { "decoder3_16.vhd" "" { Text "/home/mohit/microlab337/MicroLab/decoder3_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570658 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_16 " "Found entity 1: decoder3_16" {  } { { "decoder3_16.vhd" "" { Text "/home/mohit/microlab337/MicroLab/decoder3_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570659 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570660 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/mohit/microlab337/MicroLab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510174570660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510174570716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add1bit alu.vhd(56) " "VHDL Process Statement warning at alu.vhd(56): signal \"add1bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510174570719 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_read alu.vhd(51) " "VHDL Process Statement warning at alu.vhd(51): inferring latch(es) for signal or variable \"alu_out_read\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510174570720 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "two_complement_add alu.vhd(51) " "VHDL Process Statement warning at alu.vhd(51): inferring latch(es) for signal or variable \"two_complement_add\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510174570720 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[0\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[0\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570721 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[1\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[1\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570721 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[2\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[2\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570721 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[3\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[3\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[4\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[4\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[5\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[5\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[6\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[6\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[7\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[7\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[8\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[8\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[9\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[9\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[10\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[10\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[11\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[11\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[12\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[12\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[13\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[13\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[14\] alu.vhd(51) " "Inferred latch for \"two_complement_add\[14\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[0\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[0\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[1\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[1\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570722 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[2\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[2\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[3\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[3\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[4\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[4\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[5\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[5\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[6\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[6\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[7\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[7\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[8\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[8\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[9\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[9\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[10\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[10\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[11\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[11\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[12\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[12\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[13\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[13\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[14\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[14\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[15\] alu.vhd(51) " "Inferred latch for \"alu_out_read\[15\]\" at alu.vhd(51)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174570723 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement TwosComplement:two " "Elaborating entity \"TwosComplement\" for hierarchy \"TwosComplement:two\"" {  } { { "alu.vhd" "two" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510174570737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[0\] " "Latch alu_out_read\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[1\] " "Latch alu_out_read\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[2\] " "Latch alu_out_read\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[3\] " "Latch alu_out_read\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[4\] " "Latch alu_out_read\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[5\] " "Latch alu_out_read\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[6\] " "Latch alu_out_read\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[7\] " "Latch alu_out_read\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[8\] " "Latch alu_out_read\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571229 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[9\] " "Latch alu_out_read\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[10\] " "Latch alu_out_read\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[11\] " "Latch alu_out_read\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[12\] " "Latch alu_out_read\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[13\] " "Latch alu_out_read\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[14\] " "Latch alu_out_read\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_out_read\[15\] " "Latch alu_out_read\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[14\] " "Latch two_complement_add\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[13\] " "Latch two_complement_add\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[12\] " "Latch two_complement_add\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[11\] " "Latch two_complement_add\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[10\] " "Latch two_complement_add\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[9\] " "Latch two_complement_add\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[8\] " "Latch two_complement_add\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[7\] " "Latch two_complement_add\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[6\] " "Latch two_complement_add\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[5\] " "Latch two_complement_add\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571230 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[4\] " "Latch two_complement_add\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571231 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[3\] " "Latch two_complement_add\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571231 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[2\] " "Latch two_complement_add\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571231 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[1\] " "Latch two_complement_add\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571231 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "two_complement_add\[0\] " "Latch two_complement_add\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add1bit " "Ports D and ENA on the latch are fed by the same signal add1bit" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510174571231 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/MicroLab/alu.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510174571231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510174571349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510174571725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510174571725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510174571767 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510174571767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510174571767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510174571767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510174571773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 02:26:11 2017 " "Processing ended: Thu Nov  9 02:26:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510174571773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510174571773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510174571773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510174571773 ""}
