-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Apr  3 16:18:13 2024
-- Host        : WFXB07B250A366D running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/du.kad/Desktop/EECE4632FinalProject/Vivado_Guitar_Effects/Vivado_Guitar_Effects.gen/sources_1/bd/guitar_effects_design/ip/guitar_effects_design_guitar_effects_0_21/guitar_effects_design_guitar_effects_0_21_sim_netlist.vhdl
-- Design      : guitar_effects_design_guitar_effects_0_21
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_compression_buffer_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sub_ln1319_fu_164_p2 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    compression_buffer_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sub_ln131_fu_731_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_compression_buffer_RAM_AUTO_1R1W : entity is "guitar_effects_compression_buffer_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_compression_buffer_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_compression_buffer_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal compression_buffer_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_buffer_q0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \r_V_2_reg_291[33]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[12]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[12]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[12]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[16]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[16]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[16]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[16]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[20]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[20]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[20]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[20]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[24]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[24]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[24]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[24]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[4]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[4]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[4]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[8]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[8]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296[8]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_1_reg_296_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[4]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[4]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[4]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[4]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[4]_i_6_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[6]_i_2_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[6]_i_3_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[6]_i_4_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301[6]_i_5_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln1049_reg_301_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \NLW_r_V_2_reg_291_reg[33]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_2_reg_291_reg[33]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_V_2_reg_291_reg[33]_i_2\ : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 6400;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/compression_buffer_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 199;
  attribute ram_ext_slice_begin : integer;
  attribute ram_ext_slice_begin of ram_reg : label is 18;
  attribute ram_ext_slice_end : integer;
  attribute ram_ext_slice_end of ram_reg : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_1_reg_296_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1049_reg_301_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1049_reg_301_reg[6]_i_1\ : label is 35;
begin
  DOADO(0) <= \^doado\(0);
\r_V_2_reg_291[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(30),
      I1 => compression_buffer_q0(31),
      O => \r_V_2_reg_291[33]_i_3_n_2\
    );
\r_V_2_reg_291_reg[33]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[24]_i_1_n_2\,
      CO(3 downto 0) => \NLW_r_V_2_reg_291_reg[33]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_r_V_2_reg_291_reg[33]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln1319_fu_164_p2(32),
      S(3 downto 1) => B"000",
      S(0) => \r_V_2_reg_291[33]_i_3_n_2\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"01",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => compression_buffer_d0(15 downto 0),
      DIBDI(15 downto 14) => B"11",
      DIBDI(13 downto 0) => compression_buffer_d0(31 downto 18),
      DIPADIP(1 downto 0) => compression_buffer_d0(17 downto 16),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 1) => compression_buffer_q0(15 downto 1),
      DOADO(0) => \^doado\(0),
      DOBDO(15 downto 14) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 14),
      DOBDO(13 downto 0) => compression_buffer_q0(31 downto 18),
      DOPADOP(1 downto 0) => compression_buffer_q0(17 downto 16),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => compression_buffer_ce0,
      ENBWREN => compression_buffer_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
ram_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(14),
      I1 => Q(15),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(15)
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(13),
      I1 => Q(14),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(14)
    );
ram_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(12),
      I1 => Q(13),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(13)
    );
ram_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(11),
      I1 => Q(12),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(12)
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(10),
      I1 => Q(11),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(11)
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(9),
      I1 => Q(10),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(10)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(8),
      I1 => Q(9),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(9)
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(7),
      I1 => Q(8),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(8)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(6),
      I1 => Q(7),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(7)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(5),
      I1 => Q(6),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(6)
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(4),
      I1 => Q(5),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(5)
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(3),
      I1 => Q(4),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(4)
    );
ram_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(2),
      I1 => Q(3),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(3)
    );
ram_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(1),
      I1 => Q(2),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(2)
    );
ram_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(0),
      I1 => Q(1),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(1)
    );
ram_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => Q(0),
      O => compression_buffer_d0(0)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => Q(31),
      I2 => sub_ln131_fu_731_p2(30),
      O => compression_buffer_d0(31)
    );
ram_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(29),
      I1 => Q(30),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(30)
    );
ram_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(28),
      I1 => Q(29),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(29)
    );
ram_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(27),
      I1 => Q(28),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(28)
    );
ram_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(26),
      I1 => Q(27),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(27)
    );
ram_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(25),
      I1 => Q(26),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(26)
    );
ram_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(24),
      I1 => Q(25),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(25)
    );
ram_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(23),
      I1 => Q(24),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(24)
    );
ram_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(22),
      I1 => Q(23),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(23)
    );
ram_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(21),
      I1 => Q(22),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(22)
    );
ram_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(20),
      I1 => Q(21),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(21)
    );
ram_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(19),
      I1 => Q(20),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(20)
    );
ram_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(18),
      I1 => Q(19),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(19)
    );
ram_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(17),
      I1 => Q(18),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(18)
    );
ram_reg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(16),
      I1 => Q(17),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(17)
    );
ram_reg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => sub_ln131_fu_731_p2(15),
      I1 => Q(16),
      I2 => ram_reg_0(0),
      I3 => Q(31),
      O => compression_buffer_d0(16)
    );
\tmp_1_reg_296[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(18),
      I1 => compression_buffer_q0(20),
      O => \tmp_1_reg_296[12]_i_2_n_2\
    );
\tmp_1_reg_296[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(17),
      I1 => compression_buffer_q0(19),
      O => \tmp_1_reg_296[12]_i_3_n_2\
    );
\tmp_1_reg_296[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(16),
      I1 => compression_buffer_q0(18),
      O => \tmp_1_reg_296[12]_i_4_n_2\
    );
\tmp_1_reg_296[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(15),
      I1 => compression_buffer_q0(17),
      O => \tmp_1_reg_296[12]_i_5_n_2\
    );
\tmp_1_reg_296[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(22),
      I1 => compression_buffer_q0(24),
      O => \tmp_1_reg_296[16]_i_2_n_2\
    );
\tmp_1_reg_296[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(21),
      I1 => compression_buffer_q0(23),
      O => \tmp_1_reg_296[16]_i_3_n_2\
    );
\tmp_1_reg_296[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(20),
      I1 => compression_buffer_q0(22),
      O => \tmp_1_reg_296[16]_i_4_n_2\
    );
\tmp_1_reg_296[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(19),
      I1 => compression_buffer_q0(21),
      O => \tmp_1_reg_296[16]_i_5_n_2\
    );
\tmp_1_reg_296[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(26),
      I1 => compression_buffer_q0(28),
      O => \tmp_1_reg_296[20]_i_2_n_2\
    );
\tmp_1_reg_296[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(25),
      I1 => compression_buffer_q0(27),
      O => \tmp_1_reg_296[20]_i_3_n_2\
    );
\tmp_1_reg_296[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(24),
      I1 => compression_buffer_q0(26),
      O => \tmp_1_reg_296[20]_i_4_n_2\
    );
\tmp_1_reg_296[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(23),
      I1 => compression_buffer_q0(25),
      O => \tmp_1_reg_296[20]_i_5_n_2\
    );
\tmp_1_reg_296[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(31),
      I1 => compression_buffer_q0(30),
      O => \tmp_1_reg_296[24]_i_2_n_2\
    );
\tmp_1_reg_296[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(31),
      I1 => compression_buffer_q0(29),
      O => \tmp_1_reg_296[24]_i_3_n_2\
    );
\tmp_1_reg_296[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(28),
      I1 => compression_buffer_q0(30),
      O => \tmp_1_reg_296[24]_i_4_n_2\
    );
\tmp_1_reg_296[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(27),
      I1 => compression_buffer_q0(29),
      O => \tmp_1_reg_296[24]_i_5_n_2\
    );
\tmp_1_reg_296[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(10),
      I1 => compression_buffer_q0(12),
      O => \tmp_1_reg_296[4]_i_2_n_2\
    );
\tmp_1_reg_296[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(9),
      I1 => compression_buffer_q0(11),
      O => \tmp_1_reg_296[4]_i_3_n_2\
    );
\tmp_1_reg_296[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(8),
      I1 => compression_buffer_q0(10),
      O => \tmp_1_reg_296[4]_i_4_n_2\
    );
\tmp_1_reg_296[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(7),
      I1 => compression_buffer_q0(9),
      O => \tmp_1_reg_296[4]_i_5_n_2\
    );
\tmp_1_reg_296[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(14),
      I1 => compression_buffer_q0(16),
      O => \tmp_1_reg_296[8]_i_2_n_2\
    );
\tmp_1_reg_296[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(13),
      I1 => compression_buffer_q0(15),
      O => \tmp_1_reg_296[8]_i_3_n_2\
    );
\tmp_1_reg_296[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(12),
      I1 => compression_buffer_q0(14),
      O => \tmp_1_reg_296[8]_i_4_n_2\
    );
\tmp_1_reg_296[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(11),
      I1 => compression_buffer_q0(13),
      O => \tmp_1_reg_296[8]_i_5_n_2\
    );
\tmp_1_reg_296_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[8]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[12]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[12]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[12]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(18 downto 15),
      O(3 downto 0) => sub_ln1319_fu_164_p2(19 downto 16),
      S(3) => \tmp_1_reg_296[12]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[12]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[12]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[12]_i_5_n_2\
    );
\tmp_1_reg_296_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[12]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[16]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[16]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[16]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(22 downto 19),
      O(3 downto 0) => sub_ln1319_fu_164_p2(23 downto 20),
      S(3) => \tmp_1_reg_296[16]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[16]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[16]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[16]_i_5_n_2\
    );
\tmp_1_reg_296_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[16]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[20]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[20]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[20]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(26 downto 23),
      O(3 downto 0) => sub_ln1319_fu_164_p2(27 downto 24),
      S(3) => \tmp_1_reg_296[20]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[20]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[20]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[20]_i_5_n_2\
    );
\tmp_1_reg_296_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[20]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[24]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[24]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[24]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => compression_buffer_q0(31),
      DI(2 downto 0) => compression_buffer_q0(29 downto 27),
      O(3 downto 0) => sub_ln1319_fu_164_p2(31 downto 28),
      S(3) => \tmp_1_reg_296[24]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[24]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[24]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[24]_i_5_n_2\
    );
\tmp_1_reg_296_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1049_reg_301_reg[6]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[4]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[4]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[4]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(10 downto 7),
      O(3 downto 0) => sub_ln1319_fu_164_p2(11 downto 8),
      S(3) => \tmp_1_reg_296[4]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[4]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[4]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[4]_i_5_n_2\
    );
\tmp_1_reg_296_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_296_reg[4]_i_1_n_2\,
      CO(3) => \tmp_1_reg_296_reg[8]_i_1_n_2\,
      CO(2) => \tmp_1_reg_296_reg[8]_i_1_n_3\,
      CO(1) => \tmp_1_reg_296_reg[8]_i_1_n_4\,
      CO(0) => \tmp_1_reg_296_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(14 downto 11),
      O(3 downto 0) => sub_ln1319_fu_164_p2(15 downto 12),
      S(3) => \tmp_1_reg_296[8]_i_2_n_2\,
      S(2) => \tmp_1_reg_296[8]_i_3_n_2\,
      S(1) => \tmp_1_reg_296[8]_i_4_n_2\,
      S(0) => \tmp_1_reg_296[8]_i_5_n_2\
    );
\trunc_ln1049_reg_301[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doado\(0),
      O => \trunc_ln1049_reg_301[4]_i_2_n_2\
    );
\trunc_ln1049_reg_301[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(2),
      I1 => compression_buffer_q0(4),
      O => \trunc_ln1049_reg_301[4]_i_3_n_2\
    );
\trunc_ln1049_reg_301[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(1),
      I1 => compression_buffer_q0(3),
      O => \trunc_ln1049_reg_301[4]_i_4_n_2\
    );
\trunc_ln1049_reg_301[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doado\(0),
      I1 => compression_buffer_q0(2),
      O => \trunc_ln1049_reg_301[4]_i_5_n_2\
    );
\trunc_ln1049_reg_301[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => compression_buffer_q0(1),
      O => \trunc_ln1049_reg_301[4]_i_6_n_2\
    );
\trunc_ln1049_reg_301[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(6),
      I1 => compression_buffer_q0(8),
      O => \trunc_ln1049_reg_301[6]_i_2_n_2\
    );
\trunc_ln1049_reg_301[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(5),
      I1 => compression_buffer_q0(7),
      O => \trunc_ln1049_reg_301[6]_i_3_n_2\
    );
\trunc_ln1049_reg_301[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(4),
      I1 => compression_buffer_q0(6),
      O => \trunc_ln1049_reg_301[6]_i_4_n_2\
    );
\trunc_ln1049_reg_301[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => compression_buffer_q0(3),
      I1 => compression_buffer_q0(5),
      O => \trunc_ln1049_reg_301[6]_i_5_n_2\
    );
\trunc_ln1049_reg_301_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1049_reg_301_reg[4]_i_1_n_2\,
      CO(2) => \trunc_ln1049_reg_301_reg[4]_i_1_n_3\,
      CO(1) => \trunc_ln1049_reg_301_reg[4]_i_1_n_4\,
      CO(0) => \trunc_ln1049_reg_301_reg[4]_i_1_n_5\,
      CYINIT => \trunc_ln1049_reg_301[4]_i_2_n_2\,
      DI(3 downto 2) => compression_buffer_q0(2 downto 1),
      DI(1) => \^doado\(0),
      DI(0) => '0',
      O(3 downto 0) => sub_ln1319_fu_164_p2(3 downto 0),
      S(3) => \trunc_ln1049_reg_301[4]_i_3_n_2\,
      S(2) => \trunc_ln1049_reg_301[4]_i_4_n_2\,
      S(1) => \trunc_ln1049_reg_301[4]_i_5_n_2\,
      S(0) => \trunc_ln1049_reg_301[4]_i_6_n_2\
    );
\trunc_ln1049_reg_301_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1049_reg_301_reg[4]_i_1_n_2\,
      CO(3) => \trunc_ln1049_reg_301_reg[6]_i_1_n_2\,
      CO(2) => \trunc_ln1049_reg_301_reg[6]_i_1_n_3\,
      CO(1) => \trunc_ln1049_reg_301_reg[6]_i_1_n_4\,
      CO(0) => \trunc_ln1049_reg_301_reg[6]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => compression_buffer_q0(6 downto 3),
      O(3 downto 0) => sub_ln1319_fu_164_p2(7 downto 4),
      S(3) => \trunc_ln1049_reg_301[6]_i_2_n_2\,
      S(2) => \trunc_ln1049_reg_301[6]_i_3_n_2\,
      S(1) => \trunc_ln1049_reg_301[6]_i_4_n_2\,
      S(0) => \trunc_ln1049_reg_301[6]_i_5_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_control_r_s_axi is
  port (
    axilite_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    rev_fu_435_p2 : out STD_LOGIC;
    control : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 31 downto 0 );
    distortion_threshold : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_r_RVALID : out STD_LOGIC;
    distortion_clip_factor : out STD_LOGIC_VECTOR ( 9 downto 0 );
    compression_min_threshold : out STD_LOGIC_VECTOR ( 31 downto 0 );
    compression_max_threshold : out STD_LOGIC_VECTOR ( 31 downto 0 );
    compression_zero_threshold : out STD_LOGIC_VECTOR ( 31 downto 0 );
    delay_mult : out STD_LOGIC_VECTOR ( 9 downto 0 );
    delay_samples : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    trunc_ln19_reg_1122 : in STD_LOGIC;
    empty_38_reg_365 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_2_reg_1147 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_axilite_out_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_rst_n : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_control_r_s_axi : entity is "guitar_effects_control_r_s_axi";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_control_r_s_axi;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_control_r_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^axilite_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^compression_max_threshold\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^compression_min_threshold\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^compression_zero_threshold\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^control\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^delay_mult\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^delay_samples\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^distortion_clip_factor\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^distortion_threshold\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_axilite_out_ap_vld__0\ : STD_LOGIC;
  signal int_axilite_out_ap_vld_i_1_n_2 : STD_LOGIC;
  signal int_axilite_out_ap_vld_i_2_n_2 : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[0]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[10]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[11]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[12]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[13]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[14]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[15]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[16]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[17]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[18]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[19]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[1]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[20]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[21]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[22]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[23]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[24]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[25]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[26]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[27]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[28]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[29]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[2]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[30]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[31]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[3]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[7]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[8]\ : STD_LOGIC;
  signal \int_axilite_out_reg_n_2_[9]\ : STD_LOGIC;
  signal int_compression_max_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_max_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal int_compression_min_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_min_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal int_compression_zero_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_compression_zero_threshold[31]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[2]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[3]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[4]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[5]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[6]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_1_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_2_n_2\ : STD_LOGIC;
  signal \int_control[7]_i_3_n_2\ : STD_LOGIC;
  signal \int_control_reg_n_2_[4]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[5]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[6]\ : STD_LOGIC;
  signal \int_control_reg_n_2_[7]\ : STD_LOGIC;
  signal int_delay_mult0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_delay_mult[9]_i_1_n_2\ : STD_LOGIC;
  signal int_delay_samples0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_delay_samples[31]_i_1_n_2\ : STD_LOGIC;
  signal int_distortion_clip_factor0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_distortion_clip_factor[9]_i_1_n_2\ : STD_LOGIC;
  signal int_distortion_threshold0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \negative_threshold_reg_1151[11]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[11]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[11]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[11]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[15]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[15]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[15]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[15]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[19]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[19]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[19]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[19]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[23]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[23]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[23]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[23]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[27]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[27]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[27]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[27]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[31]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[31]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[31]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[31]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[3]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[3]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[3]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[7]_i_2_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[7]_i_3_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[7]_i_4_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151[7]_i_5_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \negative_threshold_reg_1151_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal \rdata[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_2\ : STD_LOGIC;
  signal \^s_axi_control_r_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_r_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[6]\ : STD_LOGIC;
  signal \NLW_negative_threshold_reg_1151_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_axilite_out[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_axilite_out[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[11]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[13]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[16]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[18]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[19]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[21]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[22]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[23]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[24]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[25]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[26]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[27]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[28]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[29]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[30]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[31]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_compression_max_threshold[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[11]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[12]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[13]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[14]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[15]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[16]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[17]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[18]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[19]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[20]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[21]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[22]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[23]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[24]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[25]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[27]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[28]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[29]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[30]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[31]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[6]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_compression_min_threshold[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[10]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[11]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[12]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[13]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[15]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[18]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[20]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[21]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[22]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[23]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[24]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[25]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[26]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[27]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[28]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[29]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[30]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[31]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_compression_zero_threshold[9]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_control[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_control[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_control[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_control[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_control[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_control[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_control[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_control[7]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_delay_mult[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_delay_mult[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_delay_mult[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_delay_mult[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_delay_mult[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_delay_mult[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_delay_mult[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_delay_mult[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_delay_mult[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_delay_mult[9]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_delay_samples[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_delay_samples[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_delay_samples[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_delay_samples[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_delay_samples[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_delay_samples[14]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_delay_samples[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_delay_samples[16]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_delay_samples[17]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_delay_samples[18]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_delay_samples[19]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_delay_samples[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_delay_samples[20]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_delay_samples[21]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_delay_samples[22]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_delay_samples[23]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_delay_samples[24]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_delay_samples[25]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_delay_samples[26]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_delay_samples[27]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_delay_samples[28]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_delay_samples[29]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_delay_samples[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_delay_samples[30]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_delay_samples[31]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_delay_samples[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_delay_samples[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_delay_samples[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_delay_samples[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_delay_samples[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_delay_samples[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_delay_samples[9]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[8]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_distortion_clip_factor[9]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_distortion_threshold[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_distortion_threshold[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_distortion_threshold[11]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_distortion_threshold[12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_distortion_threshold[13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_distortion_threshold[14]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_distortion_threshold[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_distortion_threshold[16]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_distortion_threshold[17]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_distortion_threshold[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_distortion_threshold[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_distortion_threshold[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_distortion_threshold[20]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_distortion_threshold[21]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_distortion_threshold[22]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_distortion_threshold[23]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_distortion_threshold[24]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_distortion_threshold[25]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_distortion_threshold[26]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_distortion_threshold[27]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_distortion_threshold[28]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_distortion_threshold[29]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_distortion_threshold[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_distortion_threshold[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_distortion_threshold[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_distortion_threshold[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_distortion_threshold[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_distortion_threshold[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_distortion_threshold[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_distortion_threshold[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_distortion_threshold[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_distortion_threshold[9]_i_1\ : label is "soft_lutpair18";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \negative_threshold_reg_1151_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rdata[0]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair0";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  axilite_out(31 downto 0) <= \^axilite_out\(31 downto 0);
  compression_max_threshold(31 downto 0) <= \^compression_max_threshold\(31 downto 0);
  compression_min_threshold(31 downto 0) <= \^compression_min_threshold\(31 downto 0);
  compression_zero_threshold(31 downto 0) <= \^compression_zero_threshold\(31 downto 0);
  control(3 downto 0) <= \^control\(3 downto 0);
  delay_mult(9 downto 0) <= \^delay_mult\(9 downto 0);
  delay_samples(31 downto 0) <= \^delay_samples\(31 downto 0);
  distortion_clip_factor(9 downto 0) <= \^distortion_clip_factor\(9 downto 0);
  distortion_threshold(31 downto 0) <= \^distortion_threshold\(31 downto 0);
  s_axi_control_r_BVALID <= \^s_axi_control_r_bvalid\;
  s_axi_control_r_RVALID <= \^s_axi_control_r_rvalid\;
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FBB"
    )
        port map (
      I0 => s_axi_control_r_RREADY,
      I1 => \^s_axi_control_r_rvalid\,
      I2 => s_axi_control_r_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => s_axi_control_r_RREADY,
      I1 => s_axi_control_r_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => \^s_axi_control_r_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_control_r_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_r_BREADY,
      I1 => \^s_axi_control_r_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_r_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_r_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_r_BREADY,
      I3 => \^s_axi_control_r_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^s_axi_control_r_bvalid\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEAEEE"
    )
        port map (
      I0 => trunc_ln19_reg_1122,
      I1 => empty_38_reg_365(0),
      I2 => tmp_2_reg_1147,
      I3 => Q(0),
      I4 => \int_axilite_out_reg[31]_0\(0),
      O => \^axilite_out\(0)
    );
\int_axilite_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(10),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(9),
      O => \^axilite_out\(10)
    );
\int_axilite_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(11),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(10),
      O => \^axilite_out\(11)
    );
\int_axilite_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(12),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(11),
      O => \^axilite_out\(12)
    );
\int_axilite_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(13),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(12),
      O => \^axilite_out\(13)
    );
\int_axilite_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(14),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(13),
      O => \^axilite_out\(14)
    );
\int_axilite_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(15),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(14),
      O => \^axilite_out\(15)
    );
\int_axilite_out[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(16),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(15),
      O => \^axilite_out\(16)
    );
\int_axilite_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(17),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(16),
      O => \^axilite_out\(17)
    );
\int_axilite_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(18),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(17),
      O => \^axilite_out\(18)
    );
\int_axilite_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(19),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(18),
      O => \^axilite_out\(19)
    );
\int_axilite_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => empty_38_reg_365(1),
      I1 => Q(0),
      I2 => tmp_2_reg_1147,
      O => \^axilite_out\(1)
    );
\int_axilite_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(20),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(19),
      O => \^axilite_out\(20)
    );
\int_axilite_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(21),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(20),
      O => \^axilite_out\(21)
    );
\int_axilite_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(22),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(21),
      O => \^axilite_out\(22)
    );
\int_axilite_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(23),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(22),
      O => \^axilite_out\(23)
    );
\int_axilite_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(24),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(23),
      O => \^axilite_out\(24)
    );
\int_axilite_out[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(25),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(24),
      O => \^axilite_out\(25)
    );
\int_axilite_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(26),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(25),
      O => \^axilite_out\(26)
    );
\int_axilite_out[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(27),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(26),
      O => \^axilite_out\(27)
    );
\int_axilite_out[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(28),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(27),
      O => \^axilite_out\(28)
    );
\int_axilite_out[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(29),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(28),
      O => \^axilite_out\(29)
    );
\int_axilite_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(2),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(1),
      O => \^axilite_out\(2)
    );
\int_axilite_out[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(30),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(29),
      O => \^axilite_out\(30)
    );
\int_axilite_out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(31),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(30),
      O => \^axilite_out\(31)
    );
\int_axilite_out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(3),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(2),
      O => \^axilite_out\(3)
    );
\int_axilite_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(4),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(3),
      O => \^axilite_out\(4)
    );
\int_axilite_out[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(5),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(4),
      O => \^axilite_out\(5)
    );
\int_axilite_out[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(6),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(5),
      O => \^axilite_out\(6)
    );
\int_axilite_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(7),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(6),
      O => \^axilite_out\(7)
    );
\int_axilite_out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(8),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(7),
      O => \^axilite_out\(8)
    );
\int_axilite_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => empty_38_reg_365(9),
      I1 => tmp_2_reg_1147,
      I2 => Q(0),
      I3 => \int_axilite_out_reg[31]_0\(8),
      O => \^axilite_out\(9)
    );
int_axilite_out_ap_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_r_ARADDR(1),
      I2 => int_axilite_out_ap_vld_i_2_n_2,
      I3 => s_axi_control_r_ARVALID,
      I4 => E(0),
      I5 => \int_axilite_out_ap_vld__0\,
      O => int_axilite_out_ap_vld_i_1_n_2
    );
int_axilite_out_ap_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => s_axi_control_r_ARADDR(5),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(6),
      I5 => s_axi_control_r_ARADDR(0),
      O => int_axilite_out_ap_vld_i_2_n_2
    );
int_axilite_out_ap_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_axilite_out_ap_vld_i_1_n_2,
      Q => \int_axilite_out_ap_vld__0\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(0),
      Q => \int_axilite_out_reg_n_2_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(10),
      Q => \int_axilite_out_reg_n_2_[10]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(11),
      Q => \int_axilite_out_reg_n_2_[11]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(12),
      Q => \int_axilite_out_reg_n_2_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(13),
      Q => \int_axilite_out_reg_n_2_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(14),
      Q => \int_axilite_out_reg_n_2_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(15),
      Q => \int_axilite_out_reg_n_2_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(16),
      Q => \int_axilite_out_reg_n_2_[16]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(17),
      Q => \int_axilite_out_reg_n_2_[17]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(18),
      Q => \int_axilite_out_reg_n_2_[18]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(19),
      Q => \int_axilite_out_reg_n_2_[19]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(1),
      Q => \int_axilite_out_reg_n_2_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(20),
      Q => \int_axilite_out_reg_n_2_[20]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(21),
      Q => \int_axilite_out_reg_n_2_[21]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(22),
      Q => \int_axilite_out_reg_n_2_[22]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(23),
      Q => \int_axilite_out_reg_n_2_[23]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(24),
      Q => \int_axilite_out_reg_n_2_[24]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(25),
      Q => \int_axilite_out_reg_n_2_[25]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(26),
      Q => \int_axilite_out_reg_n_2_[26]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(27),
      Q => \int_axilite_out_reg_n_2_[27]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(28),
      Q => \int_axilite_out_reg_n_2_[28]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(29),
      Q => \int_axilite_out_reg_n_2_[29]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(2),
      Q => \int_axilite_out_reg_n_2_[2]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(30),
      Q => \int_axilite_out_reg_n_2_[30]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(31),
      Q => \int_axilite_out_reg_n_2_[31]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(3),
      Q => \int_axilite_out_reg_n_2_[3]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(4),
      Q => \int_axilite_out_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(5),
      Q => \int_axilite_out_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(6),
      Q => \int_axilite_out_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(7),
      Q => \int_axilite_out_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(8),
      Q => \int_axilite_out_reg_n_2_[8]\,
      R => \^ap_rst_n_inv\
    );
\int_axilite_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \^axilite_out\(9),
      Q => \int_axilite_out_reg_n_2_[9]\,
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(0),
      O => int_compression_max_threshold0(0)
    );
\int_compression_max_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(10),
      O => int_compression_max_threshold0(10)
    );
\int_compression_max_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(11),
      O => int_compression_max_threshold0(11)
    );
\int_compression_max_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(12),
      O => int_compression_max_threshold0(12)
    );
\int_compression_max_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(13),
      O => int_compression_max_threshold0(13)
    );
\int_compression_max_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(14),
      O => int_compression_max_threshold0(14)
    );
\int_compression_max_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(15),
      O => int_compression_max_threshold0(15)
    );
\int_compression_max_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(16),
      O => int_compression_max_threshold0(16)
    );
\int_compression_max_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(17),
      O => int_compression_max_threshold0(17)
    );
\int_compression_max_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(18),
      O => int_compression_max_threshold0(18)
    );
\int_compression_max_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(19),
      O => int_compression_max_threshold0(19)
    );
\int_compression_max_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(1),
      O => int_compression_max_threshold0(1)
    );
\int_compression_max_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(20),
      O => int_compression_max_threshold0(20)
    );
\int_compression_max_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(21),
      O => int_compression_max_threshold0(21)
    );
\int_compression_max_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(22),
      O => int_compression_max_threshold0(22)
    );
\int_compression_max_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_max_threshold\(23),
      O => int_compression_max_threshold0(23)
    );
\int_compression_max_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(24),
      O => int_compression_max_threshold0(24)
    );
\int_compression_max_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(25),
      O => int_compression_max_threshold0(25)
    );
\int_compression_max_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(26),
      O => int_compression_max_threshold0(26)
    );
\int_compression_max_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(27),
      O => int_compression_max_threshold0(27)
    );
\int_compression_max_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(28),
      O => int_compression_max_threshold0(28)
    );
\int_compression_max_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(29),
      O => int_compression_max_threshold0(29)
    );
\int_compression_max_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(2),
      O => int_compression_max_threshold0(2)
    );
\int_compression_max_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(30),
      O => int_compression_max_threshold0(30)
    );
\int_compression_max_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_2_[4]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_compression_max_threshold[31]_i_1_n_2\
    );
\int_compression_max_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_max_threshold\(31),
      O => int_compression_max_threshold0(31)
    );
\int_compression_max_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(3),
      O => int_compression_max_threshold0(3)
    );
\int_compression_max_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(4),
      O => int_compression_max_threshold0(4)
    );
\int_compression_max_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(5),
      O => int_compression_max_threshold0(5)
    );
\int_compression_max_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(6),
      O => int_compression_max_threshold0(6)
    );
\int_compression_max_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_max_threshold\(7),
      O => int_compression_max_threshold0(7)
    );
\int_compression_max_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(8),
      O => int_compression_max_threshold0(8)
    );
\int_compression_max_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_max_threshold\(9),
      O => int_compression_max_threshold0(9)
    );
\int_compression_max_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(0),
      Q => \^compression_max_threshold\(0),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(10),
      Q => \^compression_max_threshold\(10),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(11),
      Q => \^compression_max_threshold\(11),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(12),
      Q => \^compression_max_threshold\(12),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(13),
      Q => \^compression_max_threshold\(13),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(14),
      Q => \^compression_max_threshold\(14),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(15),
      Q => \^compression_max_threshold\(15),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(16),
      Q => \^compression_max_threshold\(16),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(17),
      Q => \^compression_max_threshold\(17),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(18),
      Q => \^compression_max_threshold\(18),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(19),
      Q => \^compression_max_threshold\(19),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(1),
      Q => \^compression_max_threshold\(1),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(20),
      Q => \^compression_max_threshold\(20),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(21),
      Q => \^compression_max_threshold\(21),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(22),
      Q => \^compression_max_threshold\(22),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(23),
      Q => \^compression_max_threshold\(23),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(24),
      Q => \^compression_max_threshold\(24),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(25),
      Q => \^compression_max_threshold\(25),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(26),
      Q => \^compression_max_threshold\(26),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(27),
      Q => \^compression_max_threshold\(27),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(28),
      Q => \^compression_max_threshold\(28),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(29),
      Q => \^compression_max_threshold\(29),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(2),
      Q => \^compression_max_threshold\(2),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(30),
      Q => \^compression_max_threshold\(30),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(31),
      Q => \^compression_max_threshold\(31),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(3),
      Q => \^compression_max_threshold\(3),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(4),
      Q => \^compression_max_threshold\(4),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(5),
      Q => \^compression_max_threshold\(5),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(6),
      Q => \^compression_max_threshold\(6),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(7),
      Q => \^compression_max_threshold\(7),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(8),
      Q => \^compression_max_threshold\(8),
      R => \^ap_rst_n_inv\
    );
\int_compression_max_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_max_threshold[31]_i_1_n_2\,
      D => int_compression_max_threshold0(9),
      Q => \^compression_max_threshold\(9),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(0),
      O => int_compression_min_threshold0(0)
    );
\int_compression_min_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(10),
      O => int_compression_min_threshold0(10)
    );
\int_compression_min_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(11),
      O => int_compression_min_threshold0(11)
    );
\int_compression_min_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(12),
      O => int_compression_min_threshold0(12)
    );
\int_compression_min_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(13),
      O => int_compression_min_threshold0(13)
    );
\int_compression_min_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(14),
      O => int_compression_min_threshold0(14)
    );
\int_compression_min_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(15),
      O => int_compression_min_threshold0(15)
    );
\int_compression_min_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(16),
      O => int_compression_min_threshold0(16)
    );
\int_compression_min_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(17),
      O => int_compression_min_threshold0(17)
    );
\int_compression_min_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(18),
      O => int_compression_min_threshold0(18)
    );
\int_compression_min_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(19),
      O => int_compression_min_threshold0(19)
    );
\int_compression_min_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(1),
      O => int_compression_min_threshold0(1)
    );
\int_compression_min_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(20),
      O => int_compression_min_threshold0(20)
    );
\int_compression_min_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(21),
      O => int_compression_min_threshold0(21)
    );
\int_compression_min_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(22),
      O => int_compression_min_threshold0(22)
    );
\int_compression_min_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_min_threshold\(23),
      O => int_compression_min_threshold0(23)
    );
\int_compression_min_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(24),
      O => int_compression_min_threshold0(24)
    );
\int_compression_min_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(25),
      O => int_compression_min_threshold0(25)
    );
\int_compression_min_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(26),
      O => int_compression_min_threshold0(26)
    );
\int_compression_min_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(27),
      O => int_compression_min_threshold0(27)
    );
\int_compression_min_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(28),
      O => int_compression_min_threshold0(28)
    );
\int_compression_min_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(29),
      O => int_compression_min_threshold0(29)
    );
\int_compression_min_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(2),
      O => int_compression_min_threshold0(2)
    );
\int_compression_min_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(30),
      O => int_compression_min_threshold0(30)
    );
\int_compression_min_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => \int_compression_min_threshold[31]_i_1_n_2\
    );
\int_compression_min_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_min_threshold\(31),
      O => int_compression_min_threshold0(31)
    );
\int_compression_min_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(3),
      O => int_compression_min_threshold0(3)
    );
\int_compression_min_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(4),
      O => int_compression_min_threshold0(4)
    );
\int_compression_min_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(5),
      O => int_compression_min_threshold0(5)
    );
\int_compression_min_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(6),
      O => int_compression_min_threshold0(6)
    );
\int_compression_min_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_min_threshold\(7),
      O => int_compression_min_threshold0(7)
    );
\int_compression_min_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(8),
      O => int_compression_min_threshold0(8)
    );
\int_compression_min_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_min_threshold\(9),
      O => int_compression_min_threshold0(9)
    );
\int_compression_min_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(0),
      Q => \^compression_min_threshold\(0),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(10),
      Q => \^compression_min_threshold\(10),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(11),
      Q => \^compression_min_threshold\(11),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(12),
      Q => \^compression_min_threshold\(12),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(13),
      Q => \^compression_min_threshold\(13),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(14),
      Q => \^compression_min_threshold\(14),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(15),
      Q => \^compression_min_threshold\(15),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(16),
      Q => \^compression_min_threshold\(16),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(17),
      Q => \^compression_min_threshold\(17),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(18),
      Q => \^compression_min_threshold\(18),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(19),
      Q => \^compression_min_threshold\(19),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(1),
      Q => \^compression_min_threshold\(1),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(20),
      Q => \^compression_min_threshold\(20),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(21),
      Q => \^compression_min_threshold\(21),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(22),
      Q => \^compression_min_threshold\(22),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(23),
      Q => \^compression_min_threshold\(23),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(24),
      Q => \^compression_min_threshold\(24),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(25),
      Q => \^compression_min_threshold\(25),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(26),
      Q => \^compression_min_threshold\(26),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(27),
      Q => \^compression_min_threshold\(27),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(28),
      Q => \^compression_min_threshold\(28),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(29),
      Q => \^compression_min_threshold\(29),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(2),
      Q => \^compression_min_threshold\(2),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(30),
      Q => \^compression_min_threshold\(30),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(31),
      Q => \^compression_min_threshold\(31),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(3),
      Q => \^compression_min_threshold\(3),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(4),
      Q => \^compression_min_threshold\(4),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(5),
      Q => \^compression_min_threshold\(5),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(6),
      Q => \^compression_min_threshold\(6),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(7),
      Q => \^compression_min_threshold\(7),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(8),
      Q => \^compression_min_threshold\(8),
      R => \^ap_rst_n_inv\
    );
\int_compression_min_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_min_threshold[31]_i_1_n_2\,
      D => int_compression_min_threshold0(9),
      Q => \^compression_min_threshold\(9),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(0),
      O => int_compression_zero_threshold0(0)
    );
\int_compression_zero_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(10),
      O => int_compression_zero_threshold0(10)
    );
\int_compression_zero_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(11),
      O => int_compression_zero_threshold0(11)
    );
\int_compression_zero_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(12),
      O => int_compression_zero_threshold0(12)
    );
\int_compression_zero_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(13),
      O => int_compression_zero_threshold0(13)
    );
\int_compression_zero_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(14),
      O => int_compression_zero_threshold0(14)
    );
\int_compression_zero_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(15),
      O => int_compression_zero_threshold0(15)
    );
\int_compression_zero_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(16),
      O => int_compression_zero_threshold0(16)
    );
\int_compression_zero_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(17),
      O => int_compression_zero_threshold0(17)
    );
\int_compression_zero_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(18),
      O => int_compression_zero_threshold0(18)
    );
\int_compression_zero_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(19),
      O => int_compression_zero_threshold0(19)
    );
\int_compression_zero_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(1),
      O => int_compression_zero_threshold0(1)
    );
\int_compression_zero_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(20),
      O => int_compression_zero_threshold0(20)
    );
\int_compression_zero_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(21),
      O => int_compression_zero_threshold0(21)
    );
\int_compression_zero_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(22),
      O => int_compression_zero_threshold0(22)
    );
\int_compression_zero_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^compression_zero_threshold\(23),
      O => int_compression_zero_threshold0(23)
    );
\int_compression_zero_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(24),
      O => int_compression_zero_threshold0(24)
    );
\int_compression_zero_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(25),
      O => int_compression_zero_threshold0(25)
    );
\int_compression_zero_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(26),
      O => int_compression_zero_threshold0(26)
    );
\int_compression_zero_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(27),
      O => int_compression_zero_threshold0(27)
    );
\int_compression_zero_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(28),
      O => int_compression_zero_threshold0(28)
    );
\int_compression_zero_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(29),
      O => int_compression_zero_threshold0(29)
    );
\int_compression_zero_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(2),
      O => int_compression_zero_threshold0(2)
    );
\int_compression_zero_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(30),
      O => int_compression_zero_threshold0(30)
    );
\int_compression_zero_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[5]\,
      O => \int_compression_zero_threshold[31]_i_1_n_2\
    );
\int_compression_zero_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^compression_zero_threshold\(31),
      O => int_compression_zero_threshold0(31)
    );
\int_compression_zero_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(3),
      O => int_compression_zero_threshold0(3)
    );
\int_compression_zero_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(4),
      O => int_compression_zero_threshold0(4)
    );
\int_compression_zero_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(5),
      O => int_compression_zero_threshold0(5)
    );
\int_compression_zero_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(6),
      O => int_compression_zero_threshold0(6)
    );
\int_compression_zero_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^compression_zero_threshold\(7),
      O => int_compression_zero_threshold0(7)
    );
\int_compression_zero_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(8),
      O => int_compression_zero_threshold0(8)
    );
\int_compression_zero_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^compression_zero_threshold\(9),
      O => int_compression_zero_threshold0(9)
    );
\int_compression_zero_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(0),
      Q => \^compression_zero_threshold\(0),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(10),
      Q => \^compression_zero_threshold\(10),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(11),
      Q => \^compression_zero_threshold\(11),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(12),
      Q => \^compression_zero_threshold\(12),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(13),
      Q => \^compression_zero_threshold\(13),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(14),
      Q => \^compression_zero_threshold\(14),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(15),
      Q => \^compression_zero_threshold\(15),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(16),
      Q => \^compression_zero_threshold\(16),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(17),
      Q => \^compression_zero_threshold\(17),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(18),
      Q => \^compression_zero_threshold\(18),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(19),
      Q => \^compression_zero_threshold\(19),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(1),
      Q => \^compression_zero_threshold\(1),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(20),
      Q => \^compression_zero_threshold\(20),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(21),
      Q => \^compression_zero_threshold\(21),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(22),
      Q => \^compression_zero_threshold\(22),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(23),
      Q => \^compression_zero_threshold\(23),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(24),
      Q => \^compression_zero_threshold\(24),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(25),
      Q => \^compression_zero_threshold\(25),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(26),
      Q => \^compression_zero_threshold\(26),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(27),
      Q => \^compression_zero_threshold\(27),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(28),
      Q => \^compression_zero_threshold\(28),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(29),
      Q => \^compression_zero_threshold\(29),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(2),
      Q => \^compression_zero_threshold\(2),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(30),
      Q => \^compression_zero_threshold\(30),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(31),
      Q => \^compression_zero_threshold\(31),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(3),
      Q => \^compression_zero_threshold\(3),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(4),
      Q => \^compression_zero_threshold\(4),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(5),
      Q => \^compression_zero_threshold\(5),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(6),
      Q => \^compression_zero_threshold\(6),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(7),
      Q => \^compression_zero_threshold\(7),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(8),
      Q => \^compression_zero_threshold\(8),
      R => \^ap_rst_n_inv\
    );
\int_compression_zero_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_compression_zero_threshold[31]_i_1_n_2\,
      D => int_compression_zero_threshold0(9),
      Q => \^compression_zero_threshold\(9),
      R => \^ap_rst_n_inv\
    );
\int_control[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^control\(0),
      O => \int_control[0]_i_1_n_2\
    );
\int_control[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^control\(1),
      O => \int_control[1]_i_1_n_2\
    );
\int_control[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^control\(2),
      O => \int_control[2]_i_1_n_2\
    );
\int_control[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^control\(3),
      O => \int_control[3]_i_1_n_2\
    );
\int_control[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[4]\,
      O => \int_control[4]_i_1_n_2\
    );
\int_control[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[5]\,
      O => \int_control[5]_i_1_n_2\
    );
\int_control[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[6]\,
      O => \int_control[6]_i_1_n_2\
    );
\int_control[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \int_control[7]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_control[7]_i_1_n_2\
    );
\int_control[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \int_control_reg_n_2_[7]\,
      O => \int_control[7]_i_2_n_2\
    );
\int_control[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \waddr_reg_n_2_[1]\,
      I2 => s_axi_control_r_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_2_[0]\,
      O => \int_control[7]_i_3_n_2\
    );
\int_control_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[0]_i_1_n_2\,
      Q => \^control\(0),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[1]_i_1_n_2\,
      Q => \^control\(1),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[2]_i_1_n_2\,
      Q => \^control\(2),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[3]_i_1_n_2\,
      Q => \^control\(3),
      R => \^ap_rst_n_inv\
    );
\int_control_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[4]_i_1_n_2\,
      Q => \int_control_reg_n_2_[4]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[5]_i_1_n_2\,
      Q => \int_control_reg_n_2_[5]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[6]_i_1_n_2\,
      Q => \int_control_reg_n_2_[6]\,
      R => \^ap_rst_n_inv\
    );
\int_control_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_control[7]_i_1_n_2\,
      D => \int_control[7]_i_2_n_2\,
      Q => \int_control_reg_n_2_[7]\,
      R => \^ap_rst_n_inv\
    );
\int_delay_mult[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(0),
      O => int_delay_mult0(0)
    );
\int_delay_mult[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(1),
      O => int_delay_mult0(1)
    );
\int_delay_mult[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(2),
      O => int_delay_mult0(2)
    );
\int_delay_mult[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(3),
      O => int_delay_mult0(3)
    );
\int_delay_mult[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(4),
      O => int_delay_mult0(4)
    );
\int_delay_mult[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(5),
      O => int_delay_mult0(5)
    );
\int_delay_mult[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(6),
      O => int_delay_mult0(6)
    );
\int_delay_mult[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_mult\(7),
      O => int_delay_mult0(7)
    );
\int_delay_mult[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_mult\(8),
      O => int_delay_mult0(8)
    );
\int_delay_mult[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[5]\,
      I1 => \waddr_reg_n_2_[6]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_delay_mult[9]_i_1_n_2\
    );
\int_delay_mult[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_mult\(9),
      O => int_delay_mult0(9)
    );
\int_delay_mult_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(0),
      Q => \^delay_mult\(0),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(1),
      Q => \^delay_mult\(1),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(2),
      Q => \^delay_mult\(2),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(3),
      Q => \^delay_mult\(3),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(4),
      Q => \^delay_mult\(4),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(5),
      Q => \^delay_mult\(5),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(6),
      Q => \^delay_mult\(6),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(7),
      Q => \^delay_mult\(7),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(8),
      Q => \^delay_mult\(8),
      R => \^ap_rst_n_inv\
    );
\int_delay_mult_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_mult[9]_i_1_n_2\,
      D => int_delay_mult0(9),
      Q => \^delay_mult\(9),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(0),
      O => int_delay_samples0(0)
    );
\int_delay_samples[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(10),
      O => int_delay_samples0(10)
    );
\int_delay_samples[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(11),
      O => int_delay_samples0(11)
    );
\int_delay_samples[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(12),
      O => int_delay_samples0(12)
    );
\int_delay_samples[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(13),
      O => int_delay_samples0(13)
    );
\int_delay_samples[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(14),
      O => int_delay_samples0(14)
    );
\int_delay_samples[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(15),
      O => int_delay_samples0(15)
    );
\int_delay_samples[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(16),
      O => int_delay_samples0(16)
    );
\int_delay_samples[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(17),
      O => int_delay_samples0(17)
    );
\int_delay_samples[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(18),
      O => int_delay_samples0(18)
    );
\int_delay_samples[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(19),
      O => int_delay_samples0(19)
    );
\int_delay_samples[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(1),
      O => int_delay_samples0(1)
    );
\int_delay_samples[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(20),
      O => int_delay_samples0(20)
    );
\int_delay_samples[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(21),
      O => int_delay_samples0(21)
    );
\int_delay_samples[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(22),
      O => int_delay_samples0(22)
    );
\int_delay_samples[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^delay_samples\(23),
      O => int_delay_samples0(23)
    );
\int_delay_samples[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(24),
      O => int_delay_samples0(24)
    );
\int_delay_samples[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(25),
      O => int_delay_samples0(25)
    );
\int_delay_samples[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(26),
      O => int_delay_samples0(26)
    );
\int_delay_samples[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(27),
      O => int_delay_samples0(27)
    );
\int_delay_samples[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(28),
      O => int_delay_samples0(28)
    );
\int_delay_samples[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(29),
      O => int_delay_samples0(29)
    );
\int_delay_samples[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(2),
      O => int_delay_samples0(2)
    );
\int_delay_samples[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(30),
      O => int_delay_samples0(30)
    );
\int_delay_samples[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[6]\,
      I3 => \waddr_reg_n_2_[5]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => \int_delay_samples[31]_i_1_n_2\
    );
\int_delay_samples[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^delay_samples\(31),
      O => int_delay_samples0(31)
    );
\int_delay_samples[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(3),
      O => int_delay_samples0(3)
    );
\int_delay_samples[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(4),
      O => int_delay_samples0(4)
    );
\int_delay_samples[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(5),
      O => int_delay_samples0(5)
    );
\int_delay_samples[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(6),
      O => int_delay_samples0(6)
    );
\int_delay_samples[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^delay_samples\(7),
      O => int_delay_samples0(7)
    );
\int_delay_samples[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(8),
      O => int_delay_samples0(8)
    );
\int_delay_samples[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^delay_samples\(9),
      O => int_delay_samples0(9)
    );
\int_delay_samples_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(0),
      Q => \^delay_samples\(0),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(10),
      Q => \^delay_samples\(10),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(11),
      Q => \^delay_samples\(11),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(12),
      Q => \^delay_samples\(12),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(13),
      Q => \^delay_samples\(13),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(14),
      Q => \^delay_samples\(14),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(15),
      Q => \^delay_samples\(15),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(16),
      Q => \^delay_samples\(16),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(17),
      Q => \^delay_samples\(17),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(18),
      Q => \^delay_samples\(18),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(19),
      Q => \^delay_samples\(19),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(1),
      Q => \^delay_samples\(1),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(20),
      Q => \^delay_samples\(20),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(21),
      Q => \^delay_samples\(21),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(22),
      Q => \^delay_samples\(22),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(23),
      Q => \^delay_samples\(23),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(24),
      Q => \^delay_samples\(24),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(25),
      Q => \^delay_samples\(25),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(26),
      Q => \^delay_samples\(26),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(27),
      Q => \^delay_samples\(27),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(28),
      Q => \^delay_samples\(28),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(29),
      Q => \^delay_samples\(29),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(2),
      Q => \^delay_samples\(2),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(30),
      Q => \^delay_samples\(30),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(31),
      Q => \^delay_samples\(31),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(3),
      Q => \^delay_samples\(3),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(4),
      Q => \^delay_samples\(4),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(5),
      Q => \^delay_samples\(5),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(6),
      Q => \^delay_samples\(6),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(7),
      Q => \^delay_samples\(7),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(8),
      Q => \^delay_samples\(8),
      R => \^ap_rst_n_inv\
    );
\int_delay_samples_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_delay_samples[31]_i_1_n_2\,
      D => int_delay_samples0(9),
      Q => \^delay_samples\(9),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(0),
      O => int_distortion_clip_factor0(0)
    );
\int_distortion_clip_factor[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(1),
      O => int_distortion_clip_factor0(1)
    );
\int_distortion_clip_factor[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(2),
      O => int_distortion_clip_factor0(2)
    );
\int_distortion_clip_factor[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(3),
      O => int_distortion_clip_factor0(3)
    );
\int_distortion_clip_factor[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(4),
      O => int_distortion_clip_factor0(4)
    );
\int_distortion_clip_factor[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(5),
      O => int_distortion_clip_factor0(5)
    );
\int_distortion_clip_factor[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(6),
      O => int_distortion_clip_factor0(6)
    );
\int_distortion_clip_factor[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_clip_factor\(7),
      O => int_distortion_clip_factor0(7)
    );
\int_distortion_clip_factor[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_clip_factor\(8),
      O => int_distortion_clip_factor0(8)
    );
\int_distortion_clip_factor[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_2_[6]\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \int_control[7]_i_3_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \waddr_reg_n_2_[3]\,
      O => \int_distortion_clip_factor[9]_i_1_n_2\
    );
\int_distortion_clip_factor[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_clip_factor\(9),
      O => int_distortion_clip_factor0(9)
    );
\int_distortion_clip_factor_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(0),
      Q => \^distortion_clip_factor\(0),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(1),
      Q => \^distortion_clip_factor\(1),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(2),
      Q => \^distortion_clip_factor\(2),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(3),
      Q => \^distortion_clip_factor\(3),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(4),
      Q => \^distortion_clip_factor\(4),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(5),
      Q => \^distortion_clip_factor\(5),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(6),
      Q => \^distortion_clip_factor\(6),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(7),
      Q => \^distortion_clip_factor\(7),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(8),
      Q => \^distortion_clip_factor\(8),
      R => \^ap_rst_n_inv\
    );
\int_distortion_clip_factor_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_distortion_clip_factor[9]_i_1_n_2\,
      D => int_distortion_clip_factor0(9),
      Q => \^distortion_clip_factor\(9),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(0),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(0),
      O => int_distortion_threshold0(0)
    );
\int_distortion_threshold[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(10),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(10),
      O => int_distortion_threshold0(10)
    );
\int_distortion_threshold[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(11),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(11),
      O => int_distortion_threshold0(11)
    );
\int_distortion_threshold[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(12),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(12),
      O => int_distortion_threshold0(12)
    );
\int_distortion_threshold[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(13),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(13),
      O => int_distortion_threshold0(13)
    );
\int_distortion_threshold[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(14),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(14),
      O => int_distortion_threshold0(14)
    );
\int_distortion_threshold[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(15),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(15),
      O => int_distortion_threshold0(15)
    );
\int_distortion_threshold[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(16),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(16),
      O => int_distortion_threshold0(16)
    );
\int_distortion_threshold[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(17),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(17),
      O => int_distortion_threshold0(17)
    );
\int_distortion_threshold[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(18),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(18),
      O => int_distortion_threshold0(18)
    );
\int_distortion_threshold[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(19),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(19),
      O => int_distortion_threshold0(19)
    );
\int_distortion_threshold[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(1),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(1),
      O => int_distortion_threshold0(1)
    );
\int_distortion_threshold[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(20),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(20),
      O => int_distortion_threshold0(20)
    );
\int_distortion_threshold[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(21),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(21),
      O => int_distortion_threshold0(21)
    );
\int_distortion_threshold[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(22),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(22),
      O => int_distortion_threshold0(22)
    );
\int_distortion_threshold[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(23),
      I1 => s_axi_control_r_WSTRB(2),
      I2 => \^distortion_threshold\(23),
      O => int_distortion_threshold0(23)
    );
\int_distortion_threshold[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(24),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(24),
      O => int_distortion_threshold0(24)
    );
\int_distortion_threshold[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(25),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(25),
      O => int_distortion_threshold0(25)
    );
\int_distortion_threshold[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(26),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(26),
      O => int_distortion_threshold0(26)
    );
\int_distortion_threshold[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(27),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(27),
      O => int_distortion_threshold0(27)
    );
\int_distortion_threshold[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(28),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(28),
      O => int_distortion_threshold0(28)
    );
\int_distortion_threshold[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(29),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(29),
      O => int_distortion_threshold0(29)
    );
\int_distortion_threshold[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(2),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(2),
      O => int_distortion_threshold0(2)
    );
\int_distortion_threshold[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(30),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(30),
      O => int_distortion_threshold0(30)
    );
\int_distortion_threshold[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \int_control[7]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[5]\,
      I3 => \waddr_reg_n_2_[6]\,
      I4 => \waddr_reg_n_2_[4]\,
      O => p_0_in_0
    );
\int_distortion_threshold[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(31),
      I1 => s_axi_control_r_WSTRB(3),
      I2 => \^distortion_threshold\(31),
      O => int_distortion_threshold0(31)
    );
\int_distortion_threshold[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(3),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(3),
      O => int_distortion_threshold0(3)
    );
\int_distortion_threshold[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(4),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(4),
      O => int_distortion_threshold0(4)
    );
\int_distortion_threshold[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(5),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(5),
      O => int_distortion_threshold0(5)
    );
\int_distortion_threshold[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(6),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(6),
      O => int_distortion_threshold0(6)
    );
\int_distortion_threshold[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(7),
      I1 => s_axi_control_r_WSTRB(0),
      I2 => \^distortion_threshold\(7),
      O => int_distortion_threshold0(7)
    );
\int_distortion_threshold[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(8),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(8),
      O => int_distortion_threshold0(8)
    );
\int_distortion_threshold[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_r_WDATA(9),
      I1 => s_axi_control_r_WSTRB(1),
      I2 => \^distortion_threshold\(9),
      O => int_distortion_threshold0(9)
    );
\int_distortion_threshold_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(0),
      Q => \^distortion_threshold\(0),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(10),
      Q => \^distortion_threshold\(10),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(11),
      Q => \^distortion_threshold\(11),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(12),
      Q => \^distortion_threshold\(12),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(13),
      Q => \^distortion_threshold\(13),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(14),
      Q => \^distortion_threshold\(14),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(15),
      Q => \^distortion_threshold\(15),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(16),
      Q => \^distortion_threshold\(16),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(17),
      Q => \^distortion_threshold\(17),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(18),
      Q => \^distortion_threshold\(18),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(19),
      Q => \^distortion_threshold\(19),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(1),
      Q => \^distortion_threshold\(1),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(20),
      Q => \^distortion_threshold\(20),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(21),
      Q => \^distortion_threshold\(21),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(22),
      Q => \^distortion_threshold\(22),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(23),
      Q => \^distortion_threshold\(23),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(24),
      Q => \^distortion_threshold\(24),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(25),
      Q => \^distortion_threshold\(25),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(26),
      Q => \^distortion_threshold\(26),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(27),
      Q => \^distortion_threshold\(27),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(28),
      Q => \^distortion_threshold\(28),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(29),
      Q => \^distortion_threshold\(29),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(2),
      Q => \^distortion_threshold\(2),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(30),
      Q => \^distortion_threshold\(30),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(31),
      Q => \^distortion_threshold\(31),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(3),
      Q => \^distortion_threshold\(3),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(4),
      Q => \^distortion_threshold\(4),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(5),
      Q => \^distortion_threshold\(5),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(6),
      Q => \^distortion_threshold\(6),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(7),
      Q => \^distortion_threshold\(7),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(8),
      Q => \^distortion_threshold\(8),
      R => \^ap_rst_n_inv\
    );
\int_distortion_threshold_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in_0,
      D => int_distortion_threshold0(9),
      Q => \^distortion_threshold\(9),
      R => \^ap_rst_n_inv\
    );
\negative_threshold_reg_1151[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(11),
      O => \negative_threshold_reg_1151[11]_i_2_n_2\
    );
\negative_threshold_reg_1151[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(10),
      O => \negative_threshold_reg_1151[11]_i_3_n_2\
    );
\negative_threshold_reg_1151[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(9),
      O => \negative_threshold_reg_1151[11]_i_4_n_2\
    );
\negative_threshold_reg_1151[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(8),
      O => \negative_threshold_reg_1151[11]_i_5_n_2\
    );
\negative_threshold_reg_1151[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(15),
      O => \negative_threshold_reg_1151[15]_i_2_n_2\
    );
\negative_threshold_reg_1151[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(14),
      O => \negative_threshold_reg_1151[15]_i_3_n_2\
    );
\negative_threshold_reg_1151[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(13),
      O => \negative_threshold_reg_1151[15]_i_4_n_2\
    );
\negative_threshold_reg_1151[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(12),
      O => \negative_threshold_reg_1151[15]_i_5_n_2\
    );
\negative_threshold_reg_1151[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(19),
      O => \negative_threshold_reg_1151[19]_i_2_n_2\
    );
\negative_threshold_reg_1151[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(18),
      O => \negative_threshold_reg_1151[19]_i_3_n_2\
    );
\negative_threshold_reg_1151[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(17),
      O => \negative_threshold_reg_1151[19]_i_4_n_2\
    );
\negative_threshold_reg_1151[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(16),
      O => \negative_threshold_reg_1151[19]_i_5_n_2\
    );
\negative_threshold_reg_1151[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(23),
      O => \negative_threshold_reg_1151[23]_i_2_n_2\
    );
\negative_threshold_reg_1151[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(22),
      O => \negative_threshold_reg_1151[23]_i_3_n_2\
    );
\negative_threshold_reg_1151[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(21),
      O => \negative_threshold_reg_1151[23]_i_4_n_2\
    );
\negative_threshold_reg_1151[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(20),
      O => \negative_threshold_reg_1151[23]_i_5_n_2\
    );
\negative_threshold_reg_1151[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(27),
      O => \negative_threshold_reg_1151[27]_i_2_n_2\
    );
\negative_threshold_reg_1151[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(26),
      O => \negative_threshold_reg_1151[27]_i_3_n_2\
    );
\negative_threshold_reg_1151[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(25),
      O => \negative_threshold_reg_1151[27]_i_4_n_2\
    );
\negative_threshold_reg_1151[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(24),
      O => \negative_threshold_reg_1151[27]_i_5_n_2\
    );
\negative_threshold_reg_1151[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(31),
      O => \negative_threshold_reg_1151[31]_i_2_n_2\
    );
\negative_threshold_reg_1151[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(30),
      O => \negative_threshold_reg_1151[31]_i_3_n_2\
    );
\negative_threshold_reg_1151[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(29),
      O => \negative_threshold_reg_1151[31]_i_4_n_2\
    );
\negative_threshold_reg_1151[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(28),
      O => \negative_threshold_reg_1151[31]_i_5_n_2\
    );
\negative_threshold_reg_1151[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(3),
      O => \negative_threshold_reg_1151[3]_i_2_n_2\
    );
\negative_threshold_reg_1151[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(2),
      O => \negative_threshold_reg_1151[3]_i_3_n_2\
    );
\negative_threshold_reg_1151[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(1),
      O => \negative_threshold_reg_1151[3]_i_4_n_2\
    );
\negative_threshold_reg_1151[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(7),
      O => \negative_threshold_reg_1151[7]_i_2_n_2\
    );
\negative_threshold_reg_1151[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(6),
      O => \negative_threshold_reg_1151[7]_i_3_n_2\
    );
\negative_threshold_reg_1151[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(5),
      O => \negative_threshold_reg_1151[7]_i_4_n_2\
    );
\negative_threshold_reg_1151[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^distortion_threshold\(4),
      O => \negative_threshold_reg_1151[7]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[7]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[11]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[11]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[11]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \negative_threshold_reg_1151[11]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[11]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[11]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[11]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[11]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[15]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[15]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[15]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \negative_threshold_reg_1151[15]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[15]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[15]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[15]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[15]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[19]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[19]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[19]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \negative_threshold_reg_1151[19]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[19]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[19]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[19]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[19]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[23]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[23]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[23]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \negative_threshold_reg_1151[23]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[23]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[23]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[23]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[23]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[27]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[27]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[27]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \negative_threshold_reg_1151[27]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[27]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[27]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[27]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[27]_i_1_n_2\,
      CO(3) => \NLW_negative_threshold_reg_1151_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \negative_threshold_reg_1151_reg[31]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[31]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \negative_threshold_reg_1151[31]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[31]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[31]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[31]_i_5_n_2\
    );
\negative_threshold_reg_1151_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \negative_threshold_reg_1151_reg[3]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[3]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[3]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \negative_threshold_reg_1151[3]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[3]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[3]_i_4_n_2\,
      S(0) => \^distortion_threshold\(0)
    );
\negative_threshold_reg_1151_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \negative_threshold_reg_1151_reg[3]_i_1_n_2\,
      CO(3) => \negative_threshold_reg_1151_reg[7]_i_1_n_2\,
      CO(2) => \negative_threshold_reg_1151_reg[7]_i_1_n_3\,
      CO(1) => \negative_threshold_reg_1151_reg[7]_i_1_n_4\,
      CO(0) => \negative_threshold_reg_1151_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \negative_threshold_reg_1151[7]_i_2_n_2\,
      S(2) => \negative_threshold_reg_1151[7]_i_3_n_2\,
      S(1) => \negative_threshold_reg_1151[7]_i_4_n_2\,
      S(0) => \negative_threshold_reg_1151[7]_i_5_n_2\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => s_axi_control_r_ARADDR(2),
      I2 => \int_axilite_out_ap_vld__0\,
      I3 => \rdata[0]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[0]_i_1_n_2\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33330000B888B888"
    )
        port map (
      I0 => \rdata[0]_i_4_n_2\,
      I1 => s_axi_control_r_ARADDR(6),
      I2 => \rdata[0]_i_5_n_2\,
      I3 => \int_axilite_out_reg_n_2_[0]\,
      I4 => \rdata[0]_i_6_n_2\,
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(5),
      I1 => s_axi_control_r_ARADDR(4),
      I2 => s_axi_control_r_ARADDR(3),
      I3 => s_axi_control_r_ARADDR(6),
      O => \rdata[0]_i_3_n_2\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(0),
      I1 => \^delay_mult\(0),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(0),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(0),
      O => \rdata[0]_i_4_n_2\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      O => \rdata[0]_i_5_n_2\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(0),
      I1 => \^distortion_clip_factor\(0),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(0),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^control\(0),
      O => \rdata[0]_i_6_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[10]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[10]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[10]_i_1_n_2\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(10),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(10),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(10),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[10]_i_2_n_2\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[10]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(10),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(10),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[10]_i_3_n_2\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[11]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[11]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[11]_i_1_n_2\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(11),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(11),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(11),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[11]_i_2_n_2\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[11]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(11),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(11),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[11]_i_3_n_2\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[12]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[12]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[12]_i_1_n_2\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(12),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(12),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(12),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[12]_i_2_n_2\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[12]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(12),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(12),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[12]_i_3_n_2\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[13]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[13]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[13]_i_1_n_2\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(13),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(13),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(13),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[13]_i_2_n_2\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[13]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(13),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(13),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[13]_i_3_n_2\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[14]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[14]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[14]_i_1_n_2\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(14),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(14),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(14),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[14]_i_2_n_2\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[14]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(14),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(14),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[14]_i_3_n_2\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[15]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[15]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[15]_i_1_n_2\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(15),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(15),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(15),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[15]_i_2_n_2\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[15]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(15),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(15),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[15]_i_3_n_2\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[16]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[16]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[16]_i_1_n_2\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(16),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(16),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(16),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[16]_i_2_n_2\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC000C022002200"
    )
        port map (
      I0 => \int_axilite_out_reg_n_2_[16]\,
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^distortion_threshold\(16),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^compression_min_threshold\(16),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[16]_i_3_n_2\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[17]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[17]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[17]_i_1_n_2\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(17),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(17),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(17),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[17]_i_2_n_2\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(17),
      I1 => \^distortion_threshold\(17),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[17]\,
      O => \rdata[17]_i_3_n_2\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[18]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[18]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[18]_i_1_n_2\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(18),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(18),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(18),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[18]_i_2_n_2\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(18),
      I1 => \^distortion_threshold\(18),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[18]\,
      O => \rdata[18]_i_3_n_2\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[19]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[19]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[19]_i_1_n_2\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(19),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(19),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(19),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[19]_i_2_n_2\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(19),
      I1 => \^distortion_threshold\(19),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[19]\,
      O => \rdata[19]_i_3_n_2\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[1]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[1]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[1]_i_1_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(1),
      I1 => \^delay_mult\(1),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(1),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(1),
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[1]\,
      I3 => \rdata[1]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[1]_i_3_n_2\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(1),
      I1 => \^distortion_clip_factor\(1),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(1),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^control\(1),
      O => \rdata[1]_i_4_n_2\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[20]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[20]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[20]_i_1_n_2\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(20),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(20),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(20),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[20]_i_2_n_2\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(20),
      I1 => \^distortion_threshold\(20),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[20]\,
      O => \rdata[20]_i_3_n_2\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[21]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[21]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[21]_i_1_n_2\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(21),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(21),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(21),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[21]_i_2_n_2\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(21),
      I1 => \^distortion_threshold\(21),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[21]\,
      O => \rdata[21]_i_3_n_2\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[22]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[22]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[22]_i_1_n_2\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(22),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(22),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(22),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[22]_i_2_n_2\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(22),
      I1 => \^distortion_threshold\(22),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[22]\,
      O => \rdata[22]_i_3_n_2\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[23]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[23]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[23]_i_1_n_2\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(23),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(23),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(23),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[23]_i_2_n_2\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(23),
      I1 => \^distortion_threshold\(23),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[23]\,
      O => \rdata[23]_i_3_n_2\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[24]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[24]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[24]_i_1_n_2\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(24),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(24),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(24),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[24]_i_2_n_2\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(24),
      I1 => \^distortion_threshold\(24),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[24]\,
      O => \rdata[24]_i_3_n_2\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[25]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[25]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[25]_i_1_n_2\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(25),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(25),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(25),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[25]_i_2_n_2\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(25),
      I1 => \^distortion_threshold\(25),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[25]\,
      O => \rdata[25]_i_3_n_2\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[26]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[26]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[26]_i_1_n_2\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(26),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(26),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(26),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[26]_i_2_n_2\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(26),
      I1 => \^distortion_threshold\(26),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[26]\,
      O => \rdata[26]_i_3_n_2\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[27]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[27]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[27]_i_1_n_2\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(27),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(27),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(27),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[27]_i_2_n_2\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(27),
      I1 => \^distortion_threshold\(27),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[27]\,
      O => \rdata[27]_i_3_n_2\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[28]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[28]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[28]_i_1_n_2\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(28),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(28),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(28),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[28]_i_2_n_2\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(28),
      I1 => \^distortion_threshold\(28),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[28]\,
      O => \rdata[28]_i_3_n_2\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[29]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[29]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[29]_i_1_n_2\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(29),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(29),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(29),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[29]_i_2_n_2\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(29),
      I1 => \^distortion_threshold\(29),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[29]\,
      O => \rdata[29]_i_3_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[2]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[2]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[2]_i_1_n_2\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(2),
      I1 => \^delay_mult\(2),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(2),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(2),
      O => \rdata[2]_i_2_n_2\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[2]\,
      I3 => \rdata[2]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[2]_i_3_n_2\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(2),
      I1 => \^distortion_clip_factor\(2),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(2),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^control\(2),
      O => \rdata[2]_i_4_n_2\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[30]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[30]_i_3_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[30]_i_1_n_2\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(30),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(30),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(30),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[30]_i_2_n_2\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(30),
      I1 => \^distortion_threshold\(30),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[30]\,
      O => \rdata[30]_i_3_n_2\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(1),
      I1 => s_axi_control_r_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[31]_i_1_n_2\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_r_ARVALID,
      O => \rdata[31]_i_2_n_2\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[31]_i_4_n_2\,
      I2 => s_axi_control_r_ARADDR(6),
      I3 => \rdata[31]_i_5_n_2\,
      I4 => s_axi_control_r_ARADDR(0),
      O => \rdata[31]_i_3_n_2\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => \^compression_max_threshold\(31),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \^compression_zero_threshold\(31),
      I3 => s_axi_control_r_ARADDR(4),
      I4 => \^delay_samples\(31),
      I5 => s_axi_control_r_ARADDR(5),
      O => \rdata[31]_i_4_n_2\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FC000A000C000"
    )
        port map (
      I0 => \^compression_min_threshold\(31),
      I1 => \^distortion_threshold\(31),
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(3),
      I4 => s_axi_control_r_ARADDR(4),
      I5 => \int_axilite_out_reg_n_2_[31]\,
      O => \rdata[31]_i_5_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[3]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[3]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[3]_i_1_n_2\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(3),
      I1 => \^delay_mult\(3),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(3),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(3),
      O => \rdata[3]_i_2_n_2\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[3]\,
      I3 => \rdata[3]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[3]_i_3_n_2\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(3),
      I1 => \^distortion_clip_factor\(3),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(3),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^control\(3),
      O => \rdata[3]_i_4_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[4]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[4]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[4]_i_1_n_2\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(4),
      I1 => \^delay_mult\(4),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(4),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(4),
      O => \rdata[4]_i_2_n_2\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[4]\,
      I3 => \rdata[4]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[4]_i_3_n_2\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(4),
      I1 => \^distortion_clip_factor\(4),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(4),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[4]\,
      O => \rdata[4]_i_4_n_2\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[5]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[5]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[5]_i_1_n_2\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(5),
      I1 => \^delay_mult\(5),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(5),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(5),
      O => \rdata[5]_i_2_n_2\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[5]\,
      I3 => \rdata[5]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[5]_i_3_n_2\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(5),
      I1 => \^distortion_clip_factor\(5),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(5),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[5]\,
      O => \rdata[5]_i_4_n_2\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[6]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[6]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[6]_i_1_n_2\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(6),
      I1 => \^delay_mult\(6),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(6),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(6),
      O => \rdata[6]_i_2_n_2\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[6]\,
      I3 => \rdata[6]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[6]_i_3_n_2\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(6),
      I1 => \^distortion_clip_factor\(6),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(6),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[6]\,
      O => \rdata[6]_i_4_n_2\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[7]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[7]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[7]_i_1_n_2\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(7),
      I1 => \^delay_mult\(7),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(7),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(7),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[7]\,
      I3 => \rdata[7]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[7]_i_3_n_2\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(7),
      I1 => \^distortion_clip_factor\(7),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(7),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \int_control_reg_n_2_[7]\,
      O => \rdata[7]_i_4_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[8]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[8]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[8]_i_1_n_2\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(8),
      I1 => \^delay_mult\(8),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(8),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(8),
      O => \rdata[8]_i_2_n_2\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[8]\,
      I3 => \rdata[8]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[8]_i_3_n_2\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(8),
      I1 => \^distortion_clip_factor\(8),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(8),
      I4 => s_axi_control_r_ARADDR(3),
      O => \rdata[8]_i_4_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(2),
      I1 => \rdata[9]_i_2_n_2\,
      I2 => s_axi_control_r_ARADDR(5),
      I3 => s_axi_control_r_ARADDR(6),
      I4 => \rdata[9]_i_3_n_2\,
      I5 => s_axi_control_r_ARADDR(0),
      O => \rdata[9]_i_1_n_2\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^delay_samples\(9),
      I1 => \^delay_mult\(9),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^compression_zero_threshold\(9),
      I4 => s_axi_control_r_ARADDR(3),
      I5 => \^compression_max_threshold\(9),
      O => \rdata[9]_i_2_n_2\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => s_axi_control_r_ARADDR(4),
      I1 => s_axi_control_r_ARADDR(3),
      I2 => \int_axilite_out_reg_n_2_[9]\,
      I3 => \rdata[9]_i_4_n_2\,
      I4 => s_axi_control_r_ARADDR(5),
      O => \rdata[9]_i_3_n_2\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^compression_min_threshold\(9),
      I1 => \^distortion_clip_factor\(9),
      I2 => s_axi_control_r_ARADDR(4),
      I3 => \^distortion_threshold\(9),
      I4 => s_axi_control_r_ARADDR(3),
      O => \rdata[9]_i_4_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[0]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(0),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[10]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(10),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[11]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(11),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[12]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(12),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[13]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(13),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[14]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(14),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[15]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(15),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[16]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(16),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[17]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(17),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[18]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(18),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[19]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(19),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[1]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(1),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[20]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(20),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[21]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(21),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[22]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(22),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[23]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(23),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[24]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(24),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[25]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(25),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[26]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(26),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[27]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(27),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[28]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(28),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[29]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(29),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[2]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(2),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[30]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(30),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[31]_i_3_n_2\,
      Q => s_axi_control_r_RDATA(31),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[3]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(3),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[4]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(4),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[5]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(5),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[6]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(6),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[7]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(7),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[8]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(8),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_2_n_2\,
      D => \rdata[9]_i_1_n_2\,
      Q => s_axi_control_r_RDATA(9),
      R => \rdata[31]_i_1_n_2\
    );
\rev_reg_1133[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^control\(3),
      O => rev_fu_435_p2
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_r_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_r_AWADDR(6),
      Q => \waddr_reg_n_2_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_delay_buffer_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1_8_0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_4_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_7_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_16_0 : in STD_LOGIC;
    ram_reg_0_16_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_8_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_8_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_9_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_9_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_10_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_11_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_11_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_12_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_12_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_13_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_13_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_14_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_14_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_15_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_16_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_16_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    delay_buffer_ce0 : in STD_LOGIC;
    ram_reg_1_31_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_17_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_18_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_18_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_19_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_19_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_20_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_20_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_21_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_21_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_22_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_22_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_23_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_23_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_24_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_24_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_25_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_25_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_27_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_27_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_28_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_28_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_29_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_29_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_30_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_30_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_31_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1_31_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_delay_buffer_RAM_AUTO_1R1W : entity is "guitar_effects_delay_buffer_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_delay_buffer_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_delay_buffer_RAM_AUTO_1R1W is
  signal delay_buffer_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_0_0_n_2 : STD_LOGIC;
  signal ram_reg_0_10_n_2 : STD_LOGIC;
  signal ram_reg_0_11_n_2 : STD_LOGIC;
  signal ram_reg_0_12_n_2 : STD_LOGIC;
  signal ram_reg_0_13_n_2 : STD_LOGIC;
  signal ram_reg_0_14_n_2 : STD_LOGIC;
  signal ram_reg_0_15_n_2 : STD_LOGIC;
  signal ram_reg_0_16_n_2 : STD_LOGIC;
  signal ram_reg_0_17_n_2 : STD_LOGIC;
  signal ram_reg_0_18_n_2 : STD_LOGIC;
  signal ram_reg_0_19_n_2 : STD_LOGIC;
  signal ram_reg_0_1_n_2 : STD_LOGIC;
  signal ram_reg_0_20_n_2 : STD_LOGIC;
  signal ram_reg_0_21_n_2 : STD_LOGIC;
  signal ram_reg_0_22_n_2 : STD_LOGIC;
  signal ram_reg_0_23_n_2 : STD_LOGIC;
  signal ram_reg_0_24_n_2 : STD_LOGIC;
  signal ram_reg_0_25_n_2 : STD_LOGIC;
  signal ram_reg_0_26_n_2 : STD_LOGIC;
  signal ram_reg_0_27_n_2 : STD_LOGIC;
  signal ram_reg_0_28_n_2 : STD_LOGIC;
  signal ram_reg_0_29_n_2 : STD_LOGIC;
  signal ram_reg_0_2_n_2 : STD_LOGIC;
  signal ram_reg_0_30_n_2 : STD_LOGIC;
  signal ram_reg_0_31_n_2 : STD_LOGIC;
  signal ram_reg_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_4_n_2 : STD_LOGIC;
  signal ram_reg_0_5_n_2 : STD_LOGIC;
  signal ram_reg_0_6_n_2 : STD_LOGIC;
  signal ram_reg_0_7_n_2 : STD_LOGIC;
  signal ram_reg_0_8_n_2 : STD_LOGIC;
  signal ram_reg_0_9_n_2 : STD_LOGIC;
  signal NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_19_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_20_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_21_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_22_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_23_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_24_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_25_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_26_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_27_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_28_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_29_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_30_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_31_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_0_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_1_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_10_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_10_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_10_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_10_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_11_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_11_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_11_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_11_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_12_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_12_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_12_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_12_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_13_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_13_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_13_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_13_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_14_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_14_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_14_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_14_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_15_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_15_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_15_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_15_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_16_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_16_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_16_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_16_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_17_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_17_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_17_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_17_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_18_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_18_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_18_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_18_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_19_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_19_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_19_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_19_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_2_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_2_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_2_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_2_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_20_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_20_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_20_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_20_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_21_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_21_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_21_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_21_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_22_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_22_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_22_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_22_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_23_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_23_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_23_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_23_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_24_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_24_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_24_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_24_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_25_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_25_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_25_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_25_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_26_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_26_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_26_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_26_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_27_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_27_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_27_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_27_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_28_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_28_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_28_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_28_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_29_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_29_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_29_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_29_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_3_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_3_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_30_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_30_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_30_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_30_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_31_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_31_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_31_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_31_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_4_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_4_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_4_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_4_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_5_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_5_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_5_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_5_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_6_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_6_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_6_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_6_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_7_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_8_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_8_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_8_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_8_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_9_DIPADIP_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_1_9_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal NLW_ram_reg_1_9_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_9_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_0 : label is 1411200;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_0 : label is "inst/delay_buffer_U/ram_reg_0_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_0 : label is 32767;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_1 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_1 : label is "inst/delay_buffer_U/ram_reg_0_1";
  attribute RTL_RAM_TYPE of ram_reg_0_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_1 : label is 32767;
  attribute ram_offset of ram_reg_0_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_10 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_10 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_10 : label is "inst/delay_buffer_U/ram_reg_0_10";
  attribute RTL_RAM_TYPE of ram_reg_0_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_10 : label is 32767;
  attribute ram_offset of ram_reg_0_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_11 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_11 : label is "inst/delay_buffer_U/ram_reg_0_11";
  attribute RTL_RAM_TYPE of ram_reg_0_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_11 : label is 32767;
  attribute ram_offset of ram_reg_0_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_12 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_12 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_12 : label is "inst/delay_buffer_U/ram_reg_0_12";
  attribute RTL_RAM_TYPE of ram_reg_0_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_12 : label is 32767;
  attribute ram_offset of ram_reg_0_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_13 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_13 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_13 : label is "inst/delay_buffer_U/ram_reg_0_13";
  attribute RTL_RAM_TYPE of ram_reg_0_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_13 : label is 32767;
  attribute ram_offset of ram_reg_0_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_14 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_14 : label is "inst/delay_buffer_U/ram_reg_0_14";
  attribute RTL_RAM_TYPE of ram_reg_0_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_14 : label is 32767;
  attribute ram_offset of ram_reg_0_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_15 : label is "inst/delay_buffer_U/ram_reg_0_15";
  attribute RTL_RAM_TYPE of ram_reg_0_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15 : label is 32767;
  attribute ram_offset of ram_reg_0_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_16 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_16 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_16 : label is "inst/delay_buffer_U/ram_reg_0_16";
  attribute RTL_RAM_TYPE of ram_reg_0_16 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_16 : label is 32767;
  attribute ram_offset of ram_reg_0_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_17 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_17 : label is "inst/delay_buffer_U/ram_reg_0_17";
  attribute RTL_RAM_TYPE of ram_reg_0_17 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_17 : label is 32767;
  attribute ram_offset of ram_reg_0_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_18 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_18 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_18 : label is "inst/delay_buffer_U/ram_reg_0_18";
  attribute RTL_RAM_TYPE of ram_reg_0_18 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_18 : label is 32767;
  attribute ram_offset of ram_reg_0_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_19 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_19 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_19 : label is "inst/delay_buffer_U/ram_reg_0_19";
  attribute RTL_RAM_TYPE of ram_reg_0_19 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_19 : label is 32767;
  attribute ram_offset of ram_reg_0_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_2 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_2 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_2 : label is "inst/delay_buffer_U/ram_reg_0_2";
  attribute RTL_RAM_TYPE of ram_reg_0_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_2 : label is 32767;
  attribute ram_offset of ram_reg_0_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_20 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_20 : label is "inst/delay_buffer_U/ram_reg_0_20";
  attribute RTL_RAM_TYPE of ram_reg_0_20 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_20 : label is 32767;
  attribute ram_offset of ram_reg_0_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_21 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_21 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_21 : label is "inst/delay_buffer_U/ram_reg_0_21";
  attribute RTL_RAM_TYPE of ram_reg_0_21 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_21 : label is 32767;
  attribute ram_offset of ram_reg_0_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_22 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_22 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_22 : label is "inst/delay_buffer_U/ram_reg_0_22";
  attribute RTL_RAM_TYPE of ram_reg_0_22 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_22 : label is 32767;
  attribute ram_offset of ram_reg_0_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_23 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_23 : label is "inst/delay_buffer_U/ram_reg_0_23";
  attribute RTL_RAM_TYPE of ram_reg_0_23 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_23 : label is 32767;
  attribute ram_offset of ram_reg_0_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_24 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_24 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_24 : label is "inst/delay_buffer_U/ram_reg_0_24";
  attribute RTL_RAM_TYPE of ram_reg_0_24 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_24 : label is 32767;
  attribute ram_offset of ram_reg_0_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_25 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_25 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_25 : label is "inst/delay_buffer_U/ram_reg_0_25";
  attribute RTL_RAM_TYPE of ram_reg_0_25 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_25 : label is 32767;
  attribute ram_offset of ram_reg_0_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_26 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_26 : label is "inst/delay_buffer_U/ram_reg_0_26";
  attribute RTL_RAM_TYPE of ram_reg_0_26 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_26 : label is 32767;
  attribute ram_offset of ram_reg_0_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_27 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_27 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_27 : label is "inst/delay_buffer_U/ram_reg_0_27";
  attribute RTL_RAM_TYPE of ram_reg_0_27 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_27 : label is 32767;
  attribute ram_offset of ram_reg_0_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_28 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_28 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_28 : label is "inst/delay_buffer_U/ram_reg_0_28";
  attribute RTL_RAM_TYPE of ram_reg_0_28 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_28 : label is 32767;
  attribute ram_offset of ram_reg_0_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_29 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_29 : label is "inst/delay_buffer_U/ram_reg_0_29";
  attribute RTL_RAM_TYPE of ram_reg_0_29 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_29 : label is 32767;
  attribute ram_offset of ram_reg_0_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_3 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_3 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_3 : label is "inst/delay_buffer_U/ram_reg_0_3";
  attribute RTL_RAM_TYPE of ram_reg_0_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_3 : label is 32767;
  attribute ram_offset of ram_reg_0_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_30 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_30 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_30 : label is "inst/delay_buffer_U/ram_reg_0_30";
  attribute RTL_RAM_TYPE of ram_reg_0_30 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_30 : label is 32767;
  attribute ram_offset of ram_reg_0_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_31 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_31 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_31 : label is "inst/delay_buffer_U/ram_reg_0_31";
  attribute RTL_RAM_TYPE of ram_reg_0_31 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_31 : label is 32767;
  attribute ram_offset of ram_reg_0_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_4 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_4 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_4 : label is "inst/delay_buffer_U/ram_reg_0_4";
  attribute RTL_RAM_TYPE of ram_reg_0_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_4 : label is 32767;
  attribute ram_offset of ram_reg_0_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_5 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_5 : label is "inst/delay_buffer_U/ram_reg_0_5";
  attribute RTL_RAM_TYPE of ram_reg_0_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_5 : label is 32767;
  attribute ram_offset of ram_reg_0_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_6 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_6 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_6 : label is "inst/delay_buffer_U/ram_reg_0_6";
  attribute RTL_RAM_TYPE of ram_reg_0_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_6 : label is 32767;
  attribute ram_offset of ram_reg_0_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_7 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_7 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_7 : label is "inst/delay_buffer_U/ram_reg_0_7";
  attribute RTL_RAM_TYPE of ram_reg_0_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7 : label is 32767;
  attribute ram_offset of ram_reg_0_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_8 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_8 : label is "inst/delay_buffer_U/ram_reg_0_8";
  attribute RTL_RAM_TYPE of ram_reg_0_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_8 : label is 32767;
  attribute ram_offset of ram_reg_0_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_9 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_9 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_0_9 : label is "inst/delay_buffer_U/ram_reg_0_9";
  attribute RTL_RAM_TYPE of ram_reg_0_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_9 : label is 32767;
  attribute ram_offset of ram_reg_0_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_9 : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_0 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_0 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_0 : label is "inst/delay_buffer_U/ram_reg_1_0";
  attribute RTL_RAM_TYPE of ram_reg_1_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_0 : label is 32768;
  attribute ram_addr_end of ram_reg_1_0 : label is 65535;
  attribute ram_offset of ram_reg_1_0 : label is 0;
  attribute ram_slice_begin of ram_reg_1_0 : label is 0;
  attribute ram_slice_end of ram_reg_1_0 : label is 0;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_1 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_1 : label is "inst/delay_buffer_U/ram_reg_1_1";
  attribute RTL_RAM_TYPE of ram_reg_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_1 : label is 32768;
  attribute ram_addr_end of ram_reg_1_1 : label is 65535;
  attribute ram_offset of ram_reg_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_1_1 : label is 1;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_10 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_10 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_10 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_10 : label is "inst/delay_buffer_U/ram_reg_1_10";
  attribute RTL_RAM_TYPE of ram_reg_1_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_10 : label is 32768;
  attribute ram_addr_end of ram_reg_1_10 : label is 65535;
  attribute ram_offset of ram_reg_1_10 : label is 0;
  attribute ram_slice_begin of ram_reg_1_10 : label is 10;
  attribute ram_slice_end of ram_reg_1_10 : label is 10;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_11 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_11 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_11 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_11 : label is "inst/delay_buffer_U/ram_reg_1_11";
  attribute RTL_RAM_TYPE of ram_reg_1_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_11 : label is 32768;
  attribute ram_addr_end of ram_reg_1_11 : label is 65535;
  attribute ram_offset of ram_reg_1_11 : label is 0;
  attribute ram_slice_begin of ram_reg_1_11 : label is 11;
  attribute ram_slice_end of ram_reg_1_11 : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_12 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_12 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_12 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_12 : label is "inst/delay_buffer_U/ram_reg_1_12";
  attribute RTL_RAM_TYPE of ram_reg_1_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_12 : label is 32768;
  attribute ram_addr_end of ram_reg_1_12 : label is 65535;
  attribute ram_offset of ram_reg_1_12 : label is 0;
  attribute ram_slice_begin of ram_reg_1_12 : label is 12;
  attribute ram_slice_end of ram_reg_1_12 : label is 12;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_13 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_13 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_13 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_13 : label is "inst/delay_buffer_U/ram_reg_1_13";
  attribute RTL_RAM_TYPE of ram_reg_1_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_13 : label is 32768;
  attribute ram_addr_end of ram_reg_1_13 : label is 65535;
  attribute ram_offset of ram_reg_1_13 : label is 0;
  attribute ram_slice_begin of ram_reg_1_13 : label is 13;
  attribute ram_slice_end of ram_reg_1_13 : label is 13;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_14 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_14 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_14 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_14 : label is "inst/delay_buffer_U/ram_reg_1_14";
  attribute RTL_RAM_TYPE of ram_reg_1_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_14 : label is 32768;
  attribute ram_addr_end of ram_reg_1_14 : label is 65535;
  attribute ram_offset of ram_reg_1_14 : label is 0;
  attribute ram_slice_begin of ram_reg_1_14 : label is 14;
  attribute ram_slice_end of ram_reg_1_14 : label is 14;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_15 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_15 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_15 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_15 : label is "inst/delay_buffer_U/ram_reg_1_15";
  attribute RTL_RAM_TYPE of ram_reg_1_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_15 : label is 32768;
  attribute ram_addr_end of ram_reg_1_15 : label is 65535;
  attribute ram_offset of ram_reg_1_15 : label is 0;
  attribute ram_slice_begin of ram_reg_1_15 : label is 15;
  attribute ram_slice_end of ram_reg_1_15 : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_16 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_16 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_16 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_16 : label is "inst/delay_buffer_U/ram_reg_1_16";
  attribute RTL_RAM_TYPE of ram_reg_1_16 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_16 : label is 32768;
  attribute ram_addr_end of ram_reg_1_16 : label is 65535;
  attribute ram_offset of ram_reg_1_16 : label is 0;
  attribute ram_slice_begin of ram_reg_1_16 : label is 16;
  attribute ram_slice_end of ram_reg_1_16 : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_17 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_17 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_17 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_17 : label is "inst/delay_buffer_U/ram_reg_1_17";
  attribute RTL_RAM_TYPE of ram_reg_1_17 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_17 : label is 32768;
  attribute ram_addr_end of ram_reg_1_17 : label is 65535;
  attribute ram_offset of ram_reg_1_17 : label is 0;
  attribute ram_slice_begin of ram_reg_1_17 : label is 17;
  attribute ram_slice_end of ram_reg_1_17 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_18 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_18 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_18 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_18 : label is "inst/delay_buffer_U/ram_reg_1_18";
  attribute RTL_RAM_TYPE of ram_reg_1_18 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_18 : label is 32768;
  attribute ram_addr_end of ram_reg_1_18 : label is 65535;
  attribute ram_offset of ram_reg_1_18 : label is 0;
  attribute ram_slice_begin of ram_reg_1_18 : label is 18;
  attribute ram_slice_end of ram_reg_1_18 : label is 18;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_19 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_19 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_19 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_19 : label is "inst/delay_buffer_U/ram_reg_1_19";
  attribute RTL_RAM_TYPE of ram_reg_1_19 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_19 : label is 32768;
  attribute ram_addr_end of ram_reg_1_19 : label is 65535;
  attribute ram_offset of ram_reg_1_19 : label is 0;
  attribute ram_slice_begin of ram_reg_1_19 : label is 19;
  attribute ram_slice_end of ram_reg_1_19 : label is 19;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_2 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_2 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_2 : label is "inst/delay_buffer_U/ram_reg_1_2";
  attribute RTL_RAM_TYPE of ram_reg_1_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_2 : label is 32768;
  attribute ram_addr_end of ram_reg_1_2 : label is 65535;
  attribute ram_offset of ram_reg_1_2 : label is 0;
  attribute ram_slice_begin of ram_reg_1_2 : label is 2;
  attribute ram_slice_end of ram_reg_1_2 : label is 2;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_20 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_20 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_20 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_20 : label is "inst/delay_buffer_U/ram_reg_1_20";
  attribute RTL_RAM_TYPE of ram_reg_1_20 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_20 : label is 32768;
  attribute ram_addr_end of ram_reg_1_20 : label is 65535;
  attribute ram_offset of ram_reg_1_20 : label is 0;
  attribute ram_slice_begin of ram_reg_1_20 : label is 20;
  attribute ram_slice_end of ram_reg_1_20 : label is 20;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_21 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_21 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_21 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_21 : label is "inst/delay_buffer_U/ram_reg_1_21";
  attribute RTL_RAM_TYPE of ram_reg_1_21 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_21 : label is 32768;
  attribute ram_addr_end of ram_reg_1_21 : label is 65535;
  attribute ram_offset of ram_reg_1_21 : label is 0;
  attribute ram_slice_begin of ram_reg_1_21 : label is 21;
  attribute ram_slice_end of ram_reg_1_21 : label is 21;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_22 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_22 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_22 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_22 : label is "inst/delay_buffer_U/ram_reg_1_22";
  attribute RTL_RAM_TYPE of ram_reg_1_22 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_22 : label is 32768;
  attribute ram_addr_end of ram_reg_1_22 : label is 65535;
  attribute ram_offset of ram_reg_1_22 : label is 0;
  attribute ram_slice_begin of ram_reg_1_22 : label is 22;
  attribute ram_slice_end of ram_reg_1_22 : label is 22;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_23 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_23 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_23 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_23 : label is "inst/delay_buffer_U/ram_reg_1_23";
  attribute RTL_RAM_TYPE of ram_reg_1_23 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_23 : label is 32768;
  attribute ram_addr_end of ram_reg_1_23 : label is 65535;
  attribute ram_offset of ram_reg_1_23 : label is 0;
  attribute ram_slice_begin of ram_reg_1_23 : label is 23;
  attribute ram_slice_end of ram_reg_1_23 : label is 23;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_24 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_24 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_24 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_24 : label is "inst/delay_buffer_U/ram_reg_1_24";
  attribute RTL_RAM_TYPE of ram_reg_1_24 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_24 : label is 32768;
  attribute ram_addr_end of ram_reg_1_24 : label is 65535;
  attribute ram_offset of ram_reg_1_24 : label is 0;
  attribute ram_slice_begin of ram_reg_1_24 : label is 24;
  attribute ram_slice_end of ram_reg_1_24 : label is 24;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_25 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_25 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_25 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_25 : label is "inst/delay_buffer_U/ram_reg_1_25";
  attribute RTL_RAM_TYPE of ram_reg_1_25 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_25 : label is 32768;
  attribute ram_addr_end of ram_reg_1_25 : label is 65535;
  attribute ram_offset of ram_reg_1_25 : label is 0;
  attribute ram_slice_begin of ram_reg_1_25 : label is 25;
  attribute ram_slice_end of ram_reg_1_25 : label is 25;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_26 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_26 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_26 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_26 : label is "inst/delay_buffer_U/ram_reg_1_26";
  attribute RTL_RAM_TYPE of ram_reg_1_26 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_26 : label is 32768;
  attribute ram_addr_end of ram_reg_1_26 : label is 65535;
  attribute ram_offset of ram_reg_1_26 : label is 0;
  attribute ram_slice_begin of ram_reg_1_26 : label is 26;
  attribute ram_slice_end of ram_reg_1_26 : label is 26;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_27 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_27 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_27 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_27 : label is "inst/delay_buffer_U/ram_reg_1_27";
  attribute RTL_RAM_TYPE of ram_reg_1_27 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_27 : label is 32768;
  attribute ram_addr_end of ram_reg_1_27 : label is 65535;
  attribute ram_offset of ram_reg_1_27 : label is 0;
  attribute ram_slice_begin of ram_reg_1_27 : label is 27;
  attribute ram_slice_end of ram_reg_1_27 : label is 27;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_28 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_28 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_28 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_28 : label is "inst/delay_buffer_U/ram_reg_1_28";
  attribute RTL_RAM_TYPE of ram_reg_1_28 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_28 : label is 32768;
  attribute ram_addr_end of ram_reg_1_28 : label is 65535;
  attribute ram_offset of ram_reg_1_28 : label is 0;
  attribute ram_slice_begin of ram_reg_1_28 : label is 28;
  attribute ram_slice_end of ram_reg_1_28 : label is 28;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_29 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_29 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_29 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_29 : label is "inst/delay_buffer_U/ram_reg_1_29";
  attribute RTL_RAM_TYPE of ram_reg_1_29 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_29 : label is 32768;
  attribute ram_addr_end of ram_reg_1_29 : label is 65535;
  attribute ram_offset of ram_reg_1_29 : label is 0;
  attribute ram_slice_begin of ram_reg_1_29 : label is 29;
  attribute ram_slice_end of ram_reg_1_29 : label is 29;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_3 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_3 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_3 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_3 : label is "inst/delay_buffer_U/ram_reg_1_3";
  attribute RTL_RAM_TYPE of ram_reg_1_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_3 : label is 32768;
  attribute ram_addr_end of ram_reg_1_3 : label is 65535;
  attribute ram_offset of ram_reg_1_3 : label is 0;
  attribute ram_slice_begin of ram_reg_1_3 : label is 3;
  attribute ram_slice_end of ram_reg_1_3 : label is 3;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_30 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_30 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_30 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_30 : label is "inst/delay_buffer_U/ram_reg_1_30";
  attribute RTL_RAM_TYPE of ram_reg_1_30 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_30 : label is 32768;
  attribute ram_addr_end of ram_reg_1_30 : label is 65535;
  attribute ram_offset of ram_reg_1_30 : label is 0;
  attribute ram_slice_begin of ram_reg_1_30 : label is 30;
  attribute ram_slice_end of ram_reg_1_30 : label is 30;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_31 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_31 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_31 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_31 : label is "inst/delay_buffer_U/ram_reg_1_31";
  attribute RTL_RAM_TYPE of ram_reg_1_31 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_31 : label is 32768;
  attribute ram_addr_end of ram_reg_1_31 : label is 65535;
  attribute ram_offset of ram_reg_1_31 : label is 0;
  attribute ram_slice_begin of ram_reg_1_31 : label is 31;
  attribute ram_slice_end of ram_reg_1_31 : label is 31;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_4 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_4 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_4 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_4 : label is "inst/delay_buffer_U/ram_reg_1_4";
  attribute RTL_RAM_TYPE of ram_reg_1_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_4 : label is 32768;
  attribute ram_addr_end of ram_reg_1_4 : label is 65535;
  attribute ram_offset of ram_reg_1_4 : label is 0;
  attribute ram_slice_begin of ram_reg_1_4 : label is 4;
  attribute ram_slice_end of ram_reg_1_4 : label is 4;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_5 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_5 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_5 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_5 : label is "inst/delay_buffer_U/ram_reg_1_5";
  attribute RTL_RAM_TYPE of ram_reg_1_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_5 : label is 32768;
  attribute ram_addr_end of ram_reg_1_5 : label is 65535;
  attribute ram_offset of ram_reg_1_5 : label is 0;
  attribute ram_slice_begin of ram_reg_1_5 : label is 5;
  attribute ram_slice_end of ram_reg_1_5 : label is 5;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_6 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_6 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_6 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_6 : label is "inst/delay_buffer_U/ram_reg_1_6";
  attribute RTL_RAM_TYPE of ram_reg_1_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_6 : label is 32768;
  attribute ram_addr_end of ram_reg_1_6 : label is 65535;
  attribute ram_offset of ram_reg_1_6 : label is 0;
  attribute ram_slice_begin of ram_reg_1_6 : label is 6;
  attribute ram_slice_end of ram_reg_1_6 : label is 6;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_7 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_7 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_7 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_7 : label is "inst/delay_buffer_U/ram_reg_1_7";
  attribute RTL_RAM_TYPE of ram_reg_1_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_7 : label is 32768;
  attribute ram_addr_end of ram_reg_1_7 : label is 65535;
  attribute ram_offset of ram_reg_1_7 : label is 0;
  attribute ram_slice_begin of ram_reg_1_7 : label is 7;
  attribute ram_slice_end of ram_reg_1_7 : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_8 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_8 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_8 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_8 : label is "inst/delay_buffer_U/ram_reg_1_8";
  attribute RTL_RAM_TYPE of ram_reg_1_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_8 : label is 32768;
  attribute ram_addr_end of ram_reg_1_8 : label is 65535;
  attribute ram_offset of ram_reg_1_8 : label is 0;
  attribute ram_slice_begin of ram_reg_1_8 : label is 8;
  attribute ram_slice_end of ram_reg_1_8 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1_9 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1_9 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1_9 : label is 1411200;
  attribute RTL_RAM_NAME of ram_reg_1_9 : label is "inst/delay_buffer_U/ram_reg_1_9";
  attribute RTL_RAM_TYPE of ram_reg_1_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_1_9 : label is 32768;
  attribute ram_addr_end of ram_reg_1_9 : label is 65535;
  attribute ram_offset of ram_reg_1_9 : label is 0;
  attribute ram_slice_begin of ram_reg_1_9 : label is 9;
  attribute ram_slice_end of ram_reg_1_9 : label is 9;
begin
ram_reg_0_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_0_n_2,
      CASCADEOUTB => NLW_ram_reg_0_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(0),
      O => delay_buffer_d0(0)
    );
ram_reg_0_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_1_n_2,
      CASCADEOUTB => NLW_ram_reg_0_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_1_0(0),
      WEA(2) => ram_reg_0_1_0(0),
      WEA(1) => ram_reg_0_1_0(0),
      WEA(0) => ram_reg_0_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_10_n_2,
      CASCADEOUTB => NLW_ram_reg_0_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_10_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_10_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_10_0(0),
      WEA(2) => ram_reg_0_10_0(0),
      WEA(1) => ram_reg_0_10_0(0),
      WEA(0) => ram_reg_0_10_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(10),
      O => delay_buffer_d0(10)
    );
ram_reg_0_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_11_n_2,
      CASCADEOUTB => NLW_ram_reg_0_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(11),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_11_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_11_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_11_0(0),
      WEA(2) => ram_reg_0_11_0(0),
      WEA(1) => ram_reg_0_11_0(0),
      WEA(0) => ram_reg_0_11_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(11),
      O => delay_buffer_d0(11)
    );
ram_reg_0_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_12_n_2,
      CASCADEOUTB => NLW_ram_reg_0_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_12_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_12_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_12_0(0),
      WEA(2) => ram_reg_0_12_0(0),
      WEA(1) => ram_reg_0_12_0(0),
      WEA(0) => ram_reg_0_12_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(12),
      O => delay_buffer_d0(12)
    );
ram_reg_0_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_13_n_2,
      CASCADEOUTB => NLW_ram_reg_0_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(13),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_13_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_13_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_13_0(0),
      WEA(2) => ram_reg_0_13_0(0),
      WEA(1) => ram_reg_0_13_0(0),
      WEA(0) => ram_reg_0_13_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(13),
      O => delay_buffer_d0(13)
    );
ram_reg_0_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_14_n_2,
      CASCADEOUTB => NLW_ram_reg_0_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_14_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_14_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_14_0(0),
      WEA(2) => ram_reg_0_14_0(0),
      WEA(1) => ram_reg_0_14_0(0),
      WEA(0) => ram_reg_0_14_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(14),
      O => delay_buffer_d0(14)
    );
ram_reg_0_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_15_n_2,
      CASCADEOUTB => NLW_ram_reg_0_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(15),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_15_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_15_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_15_0(0),
      WEA(2) => ram_reg_0_15_0(0),
      WEA(1) => ram_reg_0_15_0(0),
      WEA(0) => ram_reg_0_15_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(15),
      O => delay_buffer_d0(15)
    );
ram_reg_0_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_16_n_2,
      CASCADEOUTB => NLW_ram_reg_0_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_16_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_16_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_16_2(0),
      WEA(2) => ram_reg_0_16_2(0),
      WEA(1) => ram_reg_0_16_2(0),
      WEA(0) => ram_reg_0_16_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(16),
      O => delay_buffer_d0(16)
    );
ram_reg_0_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_17_n_2,
      CASCADEOUTB => NLW_ram_reg_0_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(17),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_17_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_17_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_17_0(0),
      WEA(2) => ram_reg_0_17_0(0),
      WEA(1) => ram_reg_0_17_0(0),
      WEA(0) => ram_reg_0_17_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_17_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(17),
      O => delay_buffer_d0(17)
    );
ram_reg_0_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_18_n_2,
      CASCADEOUTB => NLW_ram_reg_0_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(18),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_18_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_18_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_18_0(0),
      WEA(2) => ram_reg_0_18_0(0),
      WEA(1) => ram_reg_0_18_0(0),
      WEA(0) => ram_reg_0_18_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(18),
      O => delay_buffer_d0(18)
    );
ram_reg_0_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_19_n_2,
      CASCADEOUTB => NLW_ram_reg_0_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(19),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_19_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_19_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_19_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_19_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_19_0(0),
      WEA(2) => ram_reg_0_19_0(0),
      WEA(1) => ram_reg_0_19_0(0),
      WEA(0) => ram_reg_0_19_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(19),
      O => delay_buffer_d0(19)
    );
ram_reg_0_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(1),
      O => delay_buffer_d0(1)
    );
ram_reg_0_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_2_n_2,
      CASCADEOUTB => NLW_ram_reg_0_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_2_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_2_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_2_0(0),
      WEA(2) => ram_reg_0_2_0(0),
      WEA(1) => ram_reg_0_2_0(0),
      WEA(0) => ram_reg_0_2_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_20_n_2,
      CASCADEOUTB => NLW_ram_reg_0_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(20),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_20_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_20_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_20_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_20_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_20_0(0),
      WEA(2) => ram_reg_0_20_0(0),
      WEA(1) => ram_reg_0_20_0(0),
      WEA(0) => ram_reg_0_20_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(20),
      O => delay_buffer_d0(20)
    );
ram_reg_0_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_21_n_2,
      CASCADEOUTB => NLW_ram_reg_0_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(21),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_21_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_21_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_21_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_21_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_21_0(0),
      WEA(2) => ram_reg_0_21_0(0),
      WEA(1) => ram_reg_0_21_0(0),
      WEA(0) => ram_reg_0_21_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(21),
      O => delay_buffer_d0(21)
    );
ram_reg_0_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_22_n_2,
      CASCADEOUTB => NLW_ram_reg_0_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(22),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_22_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_22_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_22_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_22_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_22_0(0),
      WEA(2) => ram_reg_0_22_0(0),
      WEA(1) => ram_reg_0_22_0(0),
      WEA(0) => ram_reg_0_22_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(22),
      O => delay_buffer_d0(22)
    );
ram_reg_0_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_23_n_2,
      CASCADEOUTB => NLW_ram_reg_0_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(23),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_23_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_23_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_23_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_23_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_23_0(0),
      WEA(2) => ram_reg_0_23_0(0),
      WEA(1) => ram_reg_0_23_0(0),
      WEA(0) => ram_reg_0_23_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(23),
      O => delay_buffer_d0(23)
    );
ram_reg_0_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_24_n_2,
      CASCADEOUTB => NLW_ram_reg_0_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_24_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_24_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_24_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_24_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_24_0(0),
      WEA(2) => ram_reg_0_24_0(0),
      WEA(1) => ram_reg_0_24_0(0),
      WEA(0) => ram_reg_0_24_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(24),
      O => delay_buffer_d0(24)
    );
ram_reg_0_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_25_n_2,
      CASCADEOUTB => NLW_ram_reg_0_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(25),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_25_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_25_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_25_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_25_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_25_0(0),
      WEA(2) => ram_reg_0_25_0(0),
      WEA(1) => ram_reg_0_25_0(0),
      WEA(0) => ram_reg_0_25_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(25),
      O => delay_buffer_d0(25)
    );
ram_reg_0_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_26_n_2,
      CASCADEOUTB => NLW_ram_reg_0_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(26),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_26_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_26_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_26_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_26_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_26_0(0),
      WEA(2) => ram_reg_0_26_0(0),
      WEA(1) => ram_reg_0_26_0(0),
      WEA(0) => ram_reg_0_26_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(26),
      O => delay_buffer_d0(26)
    );
ram_reg_0_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_27_n_2,
      CASCADEOUTB => NLW_ram_reg_0_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(27),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_27_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_27_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_27_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_27_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_27_0(0),
      WEA(2) => ram_reg_0_27_0(0),
      WEA(1) => ram_reg_0_27_0(0),
      WEA(0) => ram_reg_0_27_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(27),
      O => delay_buffer_d0(27)
    );
ram_reg_0_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_28_n_2,
      CASCADEOUTB => NLW_ram_reg_0_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(28),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_28_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_28_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_28_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_28_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_28_0(0),
      WEA(2) => ram_reg_0_28_0(0),
      WEA(1) => ram_reg_0_28_0(0),
      WEA(0) => ram_reg_0_28_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(28),
      O => delay_buffer_d0(28)
    );
ram_reg_0_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_29_n_2,
      CASCADEOUTB => NLW_ram_reg_0_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(29),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_29_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_29_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_29_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_29_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_29_0(0),
      WEA(2) => ram_reg_0_29_0(0),
      WEA(1) => ram_reg_0_29_0(0),
      WEA(0) => ram_reg_0_29_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(29),
      O => delay_buffer_d0(29)
    );
ram_reg_0_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(2),
      O => delay_buffer_d0(2)
    );
ram_reg_0_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_3_n_2,
      CASCADEOUTB => NLW_ram_reg_0_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_3_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_3_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_3_0(0),
      WEA(2) => ram_reg_0_3_0(0),
      WEA(1) => ram_reg_0_3_0(0),
      WEA(0) => ram_reg_0_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_30_n_2,
      CASCADEOUTB => NLW_ram_reg_0_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(30),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_30_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_30_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_30_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_30_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_30_0(0),
      WEA(2) => ram_reg_0_30_0(0),
      WEA(1) => ram_reg_0_30_0(0),
      WEA(0) => ram_reg_0_30_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(30),
      O => delay_buffer_d0(30)
    );
ram_reg_0_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_31_n_2,
      CASCADEOUTB => NLW_ram_reg_0_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(31),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_31_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_31_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_31_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_31_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_31_1(0),
      WEA(2) => ram_reg_0_31_1(0),
      WEA(1) => ram_reg_0_31_1(0),
      WEA(0) => ram_reg_0_31_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(31),
      O => delay_buffer_d0(31)
    );
ram_reg_0_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(3),
      O => delay_buffer_d0(3)
    );
ram_reg_0_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_4_n_2,
      CASCADEOUTB => NLW_ram_reg_0_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_4_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_4_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_4_0(0),
      WEA(2) => ram_reg_0_4_0(0),
      WEA(1) => ram_reg_0_4_0(0),
      WEA(0) => ram_reg_0_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(4),
      O => delay_buffer_d0(4)
    );
ram_reg_0_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_5_n_2,
      CASCADEOUTB => NLW_ram_reg_0_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_5_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_5_0(0),
      WEA(2) => ram_reg_0_5_0(0),
      WEA(1) => ram_reg_0_5_0(0),
      WEA(0) => ram_reg_0_5_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(5),
      O => delay_buffer_d0(5)
    );
ram_reg_0_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_6_n_2,
      CASCADEOUTB => NLW_ram_reg_0_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_6_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_6_0(0),
      WEA(2) => ram_reg_0_6_0(0),
      WEA(1) => ram_reg_0_6_0(0),
      WEA(0) => ram_reg_0_6_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(6),
      O => delay_buffer_d0(6)
    );
ram_reg_0_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_7_n_2,
      CASCADEOUTB => NLW_ram_reg_0_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_7_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_7_0(0),
      WEA(2) => ram_reg_0_7_0(0),
      WEA(1) => ram_reg_0_7_0(0),
      WEA(0) => ram_reg_0_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(7),
      O => delay_buffer_d0(7)
    );
ram_reg_0_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_8_n_2,
      CASCADEOUTB => NLW_ram_reg_0_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_8_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_8_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_8_0(0),
      WEA(2) => ram_reg_0_8_0(0),
      WEA(1) => ram_reg_0_8_0(0),
      WEA(0) => ram_reg_0_8_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_8_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(8),
      O => delay_buffer_d0(8)
    );
ram_reg_0_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => ram_reg_0_9_n_2,
      CASCADEOUTB => NLW_ram_reg_0_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(9),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_0_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => NLW_ram_reg_0_9_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_9_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_9_0(0),
      WEA(2) => ram_reg_0_9_0(0),
      WEA(1) => ram_reg_0_9_0(0),
      WEA(0) => ram_reg_0_9_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_0_31_0(9),
      O => delay_buffer_d0(9)
    );
ram_reg_1_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_0_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_0_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_0_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(0),
      DOBDO(31 downto 0) => NLW_ram_reg_1_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_0_0(0),
      WEA(2) => ram_reg_1_0_0(0),
      WEA(1) => ram_reg_1_0_0(0),
      WEA(0) => ram_reg_1_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_1_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(1),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_1_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_1_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(1),
      DOBDO(31 downto 0) => NLW_ram_reg_1_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_1_0(0),
      WEA(2) => ram_reg_1_1_0(0),
      WEA(1) => ram_reg_1_1_0(0),
      WEA(0) => ram_reg_1_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_10: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_10_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_10_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_10_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_10_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(10),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_10_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_10_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(10),
      DOBDO(31 downto 0) => NLW_ram_reg_1_10_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_10_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_10_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_10_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_10_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_10_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_10_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_10_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_10_0(0),
      WEA(2) => ram_reg_1_10_0(0),
      WEA(1) => ram_reg_1_10_0(0),
      WEA(0) => ram_reg_1_10_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_11: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_11_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_11_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_11_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_11_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(11),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_11_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_11_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(11),
      DOBDO(31 downto 0) => NLW_ram_reg_1_11_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_11_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_11_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_11_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_11_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_11_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_11_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_11_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_11_0(1),
      WEA(2) => ram_reg_1_11_0(1),
      WEA(1 downto 0) => ram_reg_1_11_0(1 downto 0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_12: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_12_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_12_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_12_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_12_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(12),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_12_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_12_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(12),
      DOBDO(31 downto 0) => NLW_ram_reg_1_12_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_12_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_12_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_12_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_12_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_12_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_12_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_12_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_12_0(0),
      WEA(2) => ram_reg_1_12_0(0),
      WEA(1) => ram_reg_1_12_0(0),
      WEA(0) => ram_reg_1_12_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_13: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_13_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_13_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_13_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_13_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(13),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_13_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_13_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(13),
      DOBDO(31 downto 0) => NLW_ram_reg_1_13_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_13_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_13_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_13_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_13_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_13_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_13_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_13_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_13_0(0),
      WEA(2) => ram_reg_1_13_0(0),
      WEA(1) => ram_reg_1_13_0(0),
      WEA(0) => ram_reg_1_13_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_14: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_14_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_14_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_14_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_14_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(14),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_14_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_14_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(14),
      DOBDO(31 downto 0) => NLW_ram_reg_1_14_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_14_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_14_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_14_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_14_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_14_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_14_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_14_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_14_0(0),
      WEA(2) => ram_reg_1_14_0(0),
      WEA(1) => ram_reg_1_14_0(0),
      WEA(0) => ram_reg_1_14_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_15: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_15_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_15_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_15_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_15_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(15),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_15_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_15_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(15),
      DOBDO(31 downto 0) => NLW_ram_reg_1_15_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_15_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_15_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_15_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_15_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_15_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_15_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_15_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_15_0(0),
      WEA(2) => ram_reg_1_15_0(0),
      WEA(1) => ram_reg_1_15_0(0),
      WEA(0) => ram_reg_1_15_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_16: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_16_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_16_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_16_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_16_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_16_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_16_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(16),
      DOBDO(31 downto 0) => NLW_ram_reg_1_16_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_16_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_16_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_16_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_16_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_16_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_16_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_16_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_16_0(0),
      WEA(2) => ram_reg_1_16_0(0),
      WEA(1) => ram_reg_1_16_0(0),
      WEA(0) => ram_reg_1_16_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_17: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_17_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_17_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_17_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_17_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(17),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_17_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_17_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(17),
      DOBDO(31 downto 0) => NLW_ram_reg_1_17_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_17_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_17_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_17_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_17_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_17_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_17_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_17_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_17_0(0),
      WEA(2) => ram_reg_1_17_0(0),
      WEA(1) => ram_reg_1_17_0(0),
      WEA(0) => ram_reg_1_17_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_18: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_18_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_18_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_18_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_18_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(18),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_18_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_18_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(18),
      DOBDO(31 downto 0) => NLW_ram_reg_1_18_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_18_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_18_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_18_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_18_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_18_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_18_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_18_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_18_0(0),
      WEA(2) => ram_reg_1_18_0(0),
      WEA(1) => ram_reg_1_18_0(0),
      WEA(0) => ram_reg_1_18_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_19: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_19_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_19_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_19_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_19_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(19),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_19_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_19_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(19),
      DOBDO(31 downto 0) => NLW_ram_reg_1_19_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_19_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_19_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_19_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_19_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_19_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_19_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_19_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_19_0(0),
      WEA(2) => ram_reg_1_19_0(0),
      WEA(1) => ram_reg_1_19_0(0),
      WEA(0) => ram_reg_1_19_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_2_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(2),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_2_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_2_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(2),
      DOBDO(31 downto 0) => NLW_ram_reg_1_2_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_2_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_2_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_2_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_2_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_2_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_2_0(0),
      WEA(2) => ram_reg_1_2_0(0),
      WEA(1) => ram_reg_1_2_0(0),
      WEA(0) => ram_reg_1_2_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_20: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_20_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_20_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_20_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_20_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(20),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_20_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_20_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(20),
      DOBDO(31 downto 0) => NLW_ram_reg_1_20_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_20_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_20_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_20_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_20_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_20_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_20_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_20_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_20_0(0),
      WEA(2) => ram_reg_1_20_0(0),
      WEA(1) => ram_reg_1_20_0(0),
      WEA(0) => ram_reg_1_20_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_21: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_21_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_21_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_21_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_21_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(21),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_21_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_21_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(21),
      DOBDO(31 downto 0) => NLW_ram_reg_1_21_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_21_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_21_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_21_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_21_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_21_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_21_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_21_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_21_0(0),
      WEA(2) => ram_reg_1_21_0(0),
      WEA(1) => ram_reg_1_21_0(0),
      WEA(0) => ram_reg_1_21_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_22: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_22_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_22_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_22_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_22_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(22),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_22_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_22_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(22),
      DOBDO(31 downto 0) => NLW_ram_reg_1_22_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_22_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_22_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_22_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_22_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_22_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_22_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_22_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_22_0(0),
      WEA(2) => ram_reg_1_22_0(0),
      WEA(1) => ram_reg_1_22_0(0),
      WEA(0) => ram_reg_1_22_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_23: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_23_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_23_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_23_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_23_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(23),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_23_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_23_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(23),
      DOBDO(31 downto 0) => NLW_ram_reg_1_23_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_23_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_23_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_23_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_23_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_23_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_23_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_23_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_23_0(0),
      WEA(2) => ram_reg_1_23_0(0),
      WEA(1) => ram_reg_1_23_0(0),
      WEA(0) => ram_reg_1_23_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_24: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_24_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_24_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_24_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_24_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_24_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_24_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(24),
      DOBDO(31 downto 0) => NLW_ram_reg_1_24_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_24_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_24_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_24_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_24_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_24_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_24_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_24_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_24_0(0),
      WEA(2) => ram_reg_1_24_0(0),
      WEA(1) => ram_reg_1_24_0(0),
      WEA(0) => ram_reg_1_24_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_25: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_25_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_25_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_25_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_25_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(25),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_25_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_25_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(25),
      DOBDO(31 downto 0) => NLW_ram_reg_1_25_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_25_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_25_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_25_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_25_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_25_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_25_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_25_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_25_0(0),
      WEA(2) => ram_reg_1_25_0(0),
      WEA(1) => ram_reg_1_25_0(0),
      WEA(0) => ram_reg_1_25_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_26: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_26_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_26_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_26_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_26_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(26),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_26_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_26_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(26),
      DOBDO(31 downto 0) => NLW_ram_reg_1_26_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_26_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_26_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_26_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_26_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_26_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_26_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_26_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_26_0(0),
      WEA(2) => ram_reg_1_26_0(0),
      WEA(1) => ram_reg_1_26_0(0),
      WEA(0) => ram_reg_1_26_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_27: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_27_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_27_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_27_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_27_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(27),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_27_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_27_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(27),
      DOBDO(31 downto 0) => NLW_ram_reg_1_27_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_27_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_27_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_27_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_27_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_27_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_27_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_27_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_27_0(0),
      WEA(2) => ram_reg_1_27_0(0),
      WEA(1) => ram_reg_1_27_0(0),
      WEA(0) => ram_reg_1_27_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_28: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_28_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_28_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_28_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_28_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(28),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_28_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_28_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(28),
      DOBDO(31 downto 0) => NLW_ram_reg_1_28_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_28_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_28_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_28_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_28_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_28_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_28_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_28_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_28_0(0),
      WEA(2) => ram_reg_1_28_0(0),
      WEA(1) => ram_reg_1_28_0(0),
      WEA(0) => ram_reg_1_28_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_29: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_29_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_29_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_29_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_29_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(29),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_29_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_29_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(29),
      DOBDO(31 downto 0) => NLW_ram_reg_1_29_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_29_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_29_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_29_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_29_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_29_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_29_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_29_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_29_0(0),
      WEA(2) => ram_reg_1_29_0(0),
      WEA(1) => ram_reg_1_29_0(0),
      WEA(0) => ram_reg_1_29_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_3_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(3),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_3_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_3_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(3),
      DOBDO(31 downto 0) => NLW_ram_reg_1_3_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_3_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_3_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_3_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_3_0(0),
      WEA(2) => ram_reg_1_3_0(0),
      WEA(1) => ram_reg_1_3_0(0),
      WEA(0) => ram_reg_1_3_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_30: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_30_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_30_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_30_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_30_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(30),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_30_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_30_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(30),
      DOBDO(31 downto 0) => NLW_ram_reg_1_30_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_30_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_30_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_30_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_30_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_30_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_30_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_30_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_30_0(0),
      WEA(2) => ram_reg_1_30_0(0),
      WEA(1) => ram_reg_1_30_0(0),
      WEA(0) => ram_reg_1_30_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_31: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_1_31_0(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_31_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_31_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_31_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_31_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(31),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_31_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_31_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(31),
      DOBDO(31 downto 0) => NLW_ram_reg_1_31_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_31_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_31_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_31_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => delay_buffer_ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_31_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_31_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_31_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_31_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_31_1(0),
      WEA(2) => ram_reg_1_31_1(0),
      WEA(1) => ram_reg_1_31_1(0),
      WEA(0) => ram_reg_1_31_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_4_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(4),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_4_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_4_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_4_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_4_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_4_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_4_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_4_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_4_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_4_0(0),
      WEA(2) => ram_reg_1_4_0(0),
      WEA(1) => ram_reg_1_4_0(0),
      WEA(0) => ram_reg_1_4_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_5_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(5),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_5_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_5_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(5),
      DOBDO(31 downto 0) => NLW_ram_reg_1_5_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_5_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_5_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_5_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_5_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_5_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_5_0(0),
      WEA(2) => ram_reg_1_5_0(0),
      WEA(1) => ram_reg_1_5_0(0),
      WEA(0) => ram_reg_1_5_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_6_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(6),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_6_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_6_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(6),
      DOBDO(31 downto 0) => NLW_ram_reg_1_6_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_6_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_6_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_6_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_6_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_6_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_6_0(0),
      WEA(2) => ram_reg_1_6_0(0),
      WEA(1) => ram_reg_1_6_0(0),
      WEA(0) => ram_reg_1_6_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_7: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_7_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_7_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_7_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_7_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(7),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_7_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_7_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(7),
      DOBDO(31 downto 0) => NLW_ram_reg_1_7_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_7_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_7_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_7_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_7_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_7_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_7_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_7_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_7_0(0),
      WEA(2) => ram_reg_1_7_0(0),
      WEA(1) => ram_reg_1_7_0(0),
      WEA(0) => ram_reg_1_7_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_8: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_8_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_8_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_8_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_8_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_8_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_8_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(8),
      DOBDO(31 downto 0) => NLW_ram_reg_1_8_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_8_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_8_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_8_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_8_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_8_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_8_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_8_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_8_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_8_1(0),
      WEA(2) => ram_reg_1_8_1(0),
      WEA(1) => ram_reg_1_8_1(0),
      WEA(0) => ram_reg_1_8_1(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_9: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15 downto 0) => ram_reg_0_16_1(15 downto 0),
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => ram_reg_0_9_n_2,
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_9_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_9_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_9_DBITERR_UNCONNECTED,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => delay_buffer_d0(9),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => NLW_ram_reg_1_9_DIPADIP_UNCONNECTED(0),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 1) => NLW_ram_reg_1_9_DOADO_UNCONNECTED(31 downto 1),
      DOADO(0) => q0(9),
      DOBDO(31 downto 0) => NLW_ram_reg_1_9_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_9_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_9_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_9_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0_16_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_9_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_9_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_9_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_9_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_9_0(0),
      WEA(2) => ram_reg_1_9_0(0),
      WEA(1) => ram_reg_1_9_0(0),
      WEA(0) => ram_reg_1_9_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_58_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    add_ln141_fu_120_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_i_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready : out STD_LOGIC;
    i_fu_580 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln141_reg_275_reg[7]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[4]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[7]_0\ : in STD_LOGIC;
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg : in STD_LOGIC;
    \add_ln141_reg_275_reg[3]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[1]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[1]_0\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[2]\ : in STD_LOGIC;
    \add_ln141_reg_275_reg[7]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_fu_54_reg[31]\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    A : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \empty_fu_54_reg[3]\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[3]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[7]\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[7]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[11]\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[11]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[15]\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[15]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[19]\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[19]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[23]\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[23]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[27]\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_0\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[27]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_1\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_2\ : in STD_LOGIC;
    \empty_fu_54_reg[31]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_2\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[12]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[16]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[20]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[24]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[28]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[4]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_3_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_6_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_7_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_8_n_2\ : STD_LOGIC;
  signal \empty_fu_54[8]_i_9_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_58[4]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_58[6]_i_2_n_2\ : STD_LOGIC;
  signal \i_fu_58[7]_i_4_n_2\ : STD_LOGIC;
  signal \NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \empty_fu_54[0]_i_1\ : label is "soft_lutpair108";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \empty_fu_54_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \i_1_reg_266[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_1_reg_266[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_1_reg_266[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i_1_reg_266[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \i_fu_58[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_fu_58[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \i_fu_58[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \i_fu_58[4]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \i_fu_58[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_fu_58[7]_i_1\ : label is "soft_lutpair104";
begin
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_2\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => \add_ln141_reg_275_reg[3]\,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg,
      O => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__0_n_2\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_2\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_54[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => ap_enable_reg_pp0_iter3_reg
    );
\empty_fu_54[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(0),
      I1 => \empty_fu_54_reg[3]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(0),
      O => \empty_fu_54[0]_i_10_n_2\
    );
\empty_fu_54[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(3),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[0]_i_3_n_2\
    );
\empty_fu_54[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(2),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[0]_i_4_n_2\
    );
\empty_fu_54[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(1),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[0]_i_5_n_2\
    );
\empty_fu_54[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[0]_i_6_n_2\
    );
\empty_fu_54[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(3),
      I1 => \empty_fu_54_reg[3]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(3),
      O => \empty_fu_54[0]_i_7_n_2\
    );
\empty_fu_54[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(2),
      I1 => \empty_fu_54_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(2),
      O => \empty_fu_54[0]_i_8_n_2\
    );
\empty_fu_54[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(1),
      I1 => \empty_fu_54_reg[3]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(1),
      O => \empty_fu_54[0]_i_9_n_2\
    );
\empty_fu_54[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(15),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[12]_i_2_n_2\
    );
\empty_fu_54[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(14),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[12]_i_3_n_2\
    );
\empty_fu_54[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(13),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[12]_i_4_n_2\
    );
\empty_fu_54[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(12),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[12]_i_5_n_2\
    );
\empty_fu_54[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(15),
      I1 => \empty_fu_54_reg[15]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(15),
      O => \empty_fu_54[12]_i_6_n_2\
    );
\empty_fu_54[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(14),
      I1 => \empty_fu_54_reg[15]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(14),
      O => \empty_fu_54[12]_i_7_n_2\
    );
\empty_fu_54[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(13),
      I1 => \empty_fu_54_reg[15]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(13),
      O => \empty_fu_54[12]_i_8_n_2\
    );
\empty_fu_54[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(12),
      I1 => \empty_fu_54_reg[15]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(12),
      O => \empty_fu_54[12]_i_9_n_2\
    );
\empty_fu_54[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(19),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[16]_i_2_n_2\
    );
\empty_fu_54[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(18),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[16]_i_3_n_2\
    );
\empty_fu_54[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(17),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[16]_i_4_n_2\
    );
\empty_fu_54[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(16),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[16]_i_5_n_2\
    );
\empty_fu_54[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(19),
      I1 => \empty_fu_54_reg[19]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(19),
      O => \empty_fu_54[16]_i_6_n_2\
    );
\empty_fu_54[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(18),
      I1 => \empty_fu_54_reg[19]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(18),
      O => \empty_fu_54[16]_i_7_n_2\
    );
\empty_fu_54[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(17),
      I1 => \empty_fu_54_reg[19]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(17),
      O => \empty_fu_54[16]_i_8_n_2\
    );
\empty_fu_54[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(16),
      I1 => \empty_fu_54_reg[19]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(16),
      O => \empty_fu_54[16]_i_9_n_2\
    );
\empty_fu_54[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(23),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[20]_i_2_n_2\
    );
\empty_fu_54[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(22),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[20]_i_3_n_2\
    );
\empty_fu_54[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(21),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[20]_i_4_n_2\
    );
\empty_fu_54[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(20),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[20]_i_5_n_2\
    );
\empty_fu_54[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(23),
      I1 => \empty_fu_54_reg[23]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(23),
      O => \empty_fu_54[20]_i_6_n_2\
    );
\empty_fu_54[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(22),
      I1 => \empty_fu_54_reg[23]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(22),
      O => \empty_fu_54[20]_i_7_n_2\
    );
\empty_fu_54[20]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(21),
      I1 => \empty_fu_54_reg[23]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(21),
      O => \empty_fu_54[20]_i_8_n_2\
    );
\empty_fu_54[20]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(20),
      I1 => \empty_fu_54_reg[23]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(20),
      O => \empty_fu_54[20]_i_9_n_2\
    );
\empty_fu_54[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[24]_i_2_n_2\
    );
\empty_fu_54[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[24]_i_3_n_2\
    );
\empty_fu_54[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(25),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[24]_i_4_n_2\
    );
\empty_fu_54[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(24),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[24]_i_5_n_2\
    );
\empty_fu_54[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[27]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(27),
      O => \empty_fu_54[24]_i_6_n_2\
    );
\empty_fu_54[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[27]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(26),
      O => \empty_fu_54[24]_i_7_n_2\
    );
\empty_fu_54[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(25),
      I1 => \empty_fu_54_reg[27]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(25),
      O => \empty_fu_54[24]_i_8_n_2\
    );
\empty_fu_54[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(24),
      I1 => \empty_fu_54_reg[27]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(24),
      O => \empty_fu_54[24]_i_9_n_2\
    );
\empty_fu_54[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[28]_i_2_n_2\
    );
\empty_fu_54[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[28]_i_3_n_2\
    );
\empty_fu_54[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => CO(0),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[28]_i_4_n_2\
    );
\empty_fu_54[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(31),
      O => \empty_fu_54[28]_i_5_n_2\
    );
\empty_fu_54[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_3\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(30),
      O => \empty_fu_54[28]_i_6_n_2\
    );
\empty_fu_54[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(29),
      O => \empty_fu_54[28]_i_7_n_2\
    );
\empty_fu_54[28]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9990999"
    )
        port map (
      I0 => CO(0),
      I1 => \empty_fu_54_reg[31]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(28),
      O => \empty_fu_54[28]_i_8_n_2\
    );
\empty_fu_54[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(7),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[4]_i_2_n_2\
    );
\empty_fu_54[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(6),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[4]_i_3_n_2\
    );
\empty_fu_54[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(5),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[4]_i_4_n_2\
    );
\empty_fu_54[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(4),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[4]_i_5_n_2\
    );
\empty_fu_54[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(7),
      I1 => \empty_fu_54_reg[7]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(7),
      O => \empty_fu_54[4]_i_6_n_2\
    );
\empty_fu_54[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(6),
      I1 => \empty_fu_54_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(6),
      O => \empty_fu_54[4]_i_7_n_2\
    );
\empty_fu_54[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(5),
      I1 => \empty_fu_54_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(5),
      O => \empty_fu_54[4]_i_8_n_2\
    );
\empty_fu_54[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(4),
      I1 => \empty_fu_54_reg[7]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(4),
      O => \empty_fu_54[4]_i_9_n_2\
    );
\empty_fu_54[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(11),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[8]_i_2_n_2\
    );
\empty_fu_54[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(10),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[8]_i_3_n_2\
    );
\empty_fu_54[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(9),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[8]_i_4_n_2\
    );
\empty_fu_54[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => A(8),
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => \empty_fu_54[8]_i_5_n_2\
    );
\empty_fu_54[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(11),
      I1 => \empty_fu_54_reg[11]_2\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(11),
      O => \empty_fu_54[8]_i_6_n_2\
    );
\empty_fu_54[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(10),
      I1 => \empty_fu_54_reg[11]_1\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(10),
      O => \empty_fu_54[8]_i_7_n_2\
    );
\empty_fu_54[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(9),
      I1 => \empty_fu_54_reg[11]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(9),
      O => \empty_fu_54[8]_i_8_n_2\
    );
\empty_fu_54[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => A(8),
      I1 => \empty_fu_54_reg[11]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \empty_fu_54_reg[31]_0\(8),
      O => \empty_fu_54[8]_i_9_n_2\
    );
\empty_fu_54_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_fu_54_reg[0]_i_2_n_2\,
      CO(2) => \empty_fu_54_reg[0]_i_2_n_3\,
      CO(1) => \empty_fu_54_reg[0]_i_2_n_4\,
      CO(0) => \empty_fu_54_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[0]_i_3_n_2\,
      DI(2) => \empty_fu_54[0]_i_4_n_2\,
      DI(1) => \empty_fu_54[0]_i_5_n_2\,
      DI(0) => \empty_fu_54[0]_i_6_n_2\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \empty_fu_54[0]_i_7_n_2\,
      S(2) => \empty_fu_54[0]_i_8_n_2\,
      S(1) => \empty_fu_54[0]_i_9_n_2\,
      S(0) => \empty_fu_54[0]_i_10_n_2\
    );
\empty_fu_54_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[8]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[12]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[12]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[12]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[12]_i_2_n_2\,
      DI(2) => \empty_fu_54[12]_i_3_n_2\,
      DI(1) => \empty_fu_54[12]_i_4_n_2\,
      DI(0) => \empty_fu_54[12]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_2(3 downto 0),
      S(3) => \empty_fu_54[12]_i_6_n_2\,
      S(2) => \empty_fu_54[12]_i_7_n_2\,
      S(1) => \empty_fu_54[12]_i_8_n_2\,
      S(0) => \empty_fu_54[12]_i_9_n_2\
    );
\empty_fu_54_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[12]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[16]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[16]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[16]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[16]_i_2_n_2\,
      DI(2) => \empty_fu_54[16]_i_3_n_2\,
      DI(1) => \empty_fu_54[16]_i_4_n_2\,
      DI(0) => \empty_fu_54[16]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_3(3 downto 0),
      S(3) => \empty_fu_54[16]_i_6_n_2\,
      S(2) => \empty_fu_54[16]_i_7_n_2\,
      S(1) => \empty_fu_54[16]_i_8_n_2\,
      S(0) => \empty_fu_54[16]_i_9_n_2\
    );
\empty_fu_54_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[16]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[20]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[20]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[20]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[20]_i_2_n_2\,
      DI(2) => \empty_fu_54[20]_i_3_n_2\,
      DI(1) => \empty_fu_54[20]_i_4_n_2\,
      DI(0) => \empty_fu_54[20]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_4(3 downto 0),
      S(3) => \empty_fu_54[20]_i_6_n_2\,
      S(2) => \empty_fu_54[20]_i_7_n_2\,
      S(1) => \empty_fu_54[20]_i_8_n_2\,
      S(0) => \empty_fu_54[20]_i_9_n_2\
    );
\empty_fu_54_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[20]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[24]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[24]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[24]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[24]_i_2_n_2\,
      DI(2) => \empty_fu_54[24]_i_3_n_2\,
      DI(1) => \empty_fu_54[24]_i_4_n_2\,
      DI(0) => \empty_fu_54[24]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_5(3 downto 0),
      S(3) => \empty_fu_54[24]_i_6_n_2\,
      S(2) => \empty_fu_54[24]_i_7_n_2\,
      S(1) => \empty_fu_54[24]_i_8_n_2\,
      S(0) => \empty_fu_54[24]_i_9_n_2\
    );
\empty_fu_54_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[24]_i_1_n_2\,
      CO(3) => \NLW_empty_fu_54_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \empty_fu_54_reg[28]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[28]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \empty_fu_54[28]_i_2_n_2\,
      DI(1) => \empty_fu_54[28]_i_3_n_2\,
      DI(0) => \empty_fu_54[28]_i_4_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_6(3 downto 0),
      S(3) => \empty_fu_54[28]_i_5_n_2\,
      S(2) => \empty_fu_54[28]_i_6_n_2\,
      S(1) => \empty_fu_54[28]_i_7_n_2\,
      S(0) => \empty_fu_54[28]_i_8_n_2\
    );
\empty_fu_54_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[0]_i_2_n_2\,
      CO(3) => \empty_fu_54_reg[4]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[4]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[4]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[4]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[4]_i_2_n_2\,
      DI(2) => \empty_fu_54[4]_i_3_n_2\,
      DI(1) => \empty_fu_54[4]_i_4_n_2\,
      DI(0) => \empty_fu_54[4]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_0(3 downto 0),
      S(3) => \empty_fu_54[4]_i_6_n_2\,
      S(2) => \empty_fu_54[4]_i_7_n_2\,
      S(1) => \empty_fu_54[4]_i_8_n_2\,
      S(0) => \empty_fu_54[4]_i_9_n_2\
    );
\empty_fu_54_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[4]_i_1_n_2\,
      CO(3) => \empty_fu_54_reg[8]_i_1_n_2\,
      CO(2) => \empty_fu_54_reg[8]_i_1_n_3\,
      CO(1) => \empty_fu_54_reg[8]_i_1_n_4\,
      CO(0) => \empty_fu_54_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \empty_fu_54[8]_i_2_n_2\,
      DI(2) => \empty_fu_54[8]_i_3_n_2\,
      DI(1) => \empty_fu_54[8]_i_4_n_2\,
      DI(0) => \empty_fu_54[8]_i_5_n_2\,
      O(3 downto 0) => ap_loop_init_int_reg_1(3 downto 0),
      S(3) => \empty_fu_54[8]_i_6_n_2\,
      S(2) => \empty_fu_54[8]_i_7_n_2\,
      S(1) => \empty_fu_54[8]_i_8_n_2\,
      S(0) => \empty_fu_54[8]_i_9_n_2\
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFFAAFFAAFFAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \add_ln141_reg_275_reg[3]\,
      I5 => \add_ln141_reg_275_reg[7]\,
      O => \ap_CS_fsm_reg[7]\
    );
\i_1_reg_266[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => ap_sig_allocacmp_i_1(0)
    );
\i_1_reg_266[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]_0\,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(1)
    );
\i_1_reg_266[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(2)
    );
\i_1_reg_266[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      O => ap_sig_allocacmp_i_1(3)
    );
\i_fu_58[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      O => add_ln141_fu_120_p2(0)
    );
\i_fu_58[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0666"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[1]\,
      I1 => \add_ln141_reg_275_reg[1]_0\,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I3 => ap_loop_init_int,
      O => add_ln141_fu_120_p2(1)
    );
\i_fu_58[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[2]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => ap_loop_init_int,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => \add_ln141_reg_275_reg[1]_0\,
      O => add_ln141_fu_120_p2(2)
    );
\i_fu_58[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A6A6A00AAAAAA"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[3]\,
      I1 => \add_ln141_reg_275_reg[2]\,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \add_ln141_reg_275_reg[1]\,
      O => add_ln141_fu_120_p2(3)
    );
\i_fu_58[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => \i_fu_58[4]_i_2_n_2\,
      I3 => \add_ln141_reg_275_reg[1]_0\,
      I4 => \add_ln141_reg_275_reg[2]\,
      I5 => \add_ln141_reg_275_reg[3]\,
      O => add_ln141_fu_120_p2(4)
    );
\i_fu_58[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_58[4]_i_2_n_2\
    );
\i_fu_58[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D52A2A2A"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]_0\,
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_58[6]_i_2_n_2\,
      I4 => \add_ln141_reg_275_reg[4]\,
      O => add_ln141_fu_120_p2(5)
    );
\i_fu_58[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A6A6A00AAAAAA"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => \add_ln141_reg_275_reg[4]\,
      I2 => \i_fu_58[6]_i_2_n_2\,
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I5 => \add_ln141_reg_275_reg[7]_0\,
      O => \i_fu_58_reg[6]\
    );
\i_fu_58[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[3]\,
      I1 => \add_ln141_reg_275_reg[2]\,
      I2 => \add_ln141_reg_275_reg[1]_0\,
      I3 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \add_ln141_reg_275_reg[1]\,
      O => \i_fu_58[6]_i_2_n_2\
    );
\i_fu_58[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F070F0F0"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]\,
      I1 => \add_ln141_reg_275_reg[3]\,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg,
      O => i_fu_580
    );
\i_fu_58[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA06660AAA0AAA"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[7]_1\,
      I1 => \add_ln141_reg_275_reg[7]_0\,
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \i_fu_58[7]_i_4_n_2\,
      I5 => \add_ln141_reg_275_reg[7]\,
      O => add_ln141_fu_120_p2(6)
    );
\i_fu_58[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \add_ln141_reg_275_reg[4]\,
      I1 => \add_ln141_reg_275_reg[1]\,
      I2 => \i_fu_58[4]_i_2_n_2\,
      I3 => \add_ln141_reg_275_reg[1]_0\,
      I4 => \add_ln141_reg_275_reg[2]\,
      I5 => \add_ln141_reg_275_reg[3]\,
      O => \i_fu_58[7]_i_4_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_13 is
  port (
    ap_done_cache : out STD_LOGIC;
    \ap_CS_fsm_reg[90]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[90]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg : out STD_LOGIC;
    \empty_fu_24_reg[4]\ : out STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    empty_30_fu_56_p2 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1_31 : in STD_LOGIC;
    ram_reg_1_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_8_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_31_0 : in STD_LOGIC;
    ram_reg_1_31_1 : in STD_LOGIC;
    ram_reg_1_31_2 : in STD_LOGIC;
    ram_reg_1_31_3 : in STD_LOGIC;
    ram_reg_1_31_4 : in STD_LOGIC;
    ram_reg_1_31_5 : in STD_LOGIC;
    ram_reg_1_31_6 : in STD_LOGIC;
    ram_reg_1_31_7 : in STD_LOGIC;
    ram_reg_1_31_8 : in STD_LOGIC;
    ram_reg_1_31_9 : in STD_LOGIC;
    ram_reg_1_31_10 : in STD_LOGIC;
    ram_reg_1_31_11 : in STD_LOGIC;
    ram_reg_1_31_12 : in STD_LOGIC;
    ram_reg_1_31_13 : in STD_LOGIC;
    ram_reg_1_31_14 : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_2_reg_1147 : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    ram_reg_1_5 : in STD_LOGIC;
    ram_reg_0_0_i_21_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_13 : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_13 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_2\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_2\ : STD_LOGIC;
  signal \empty_fu_24_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_24_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_24_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_24_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_24_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \empty_fu_24_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \^empty_fu_24_reg[4]\ : STD_LOGIC;
  signal \empty_fu_24_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_24_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_24_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_24_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_fu_24_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_fu_24_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \empty_fu_24_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \empty_fu_24_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_0_i_20_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_23_n_2 : STD_LOGIC;
  signal \NLW_empty_fu_24_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_empty_fu_24_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_fu_24[15]_i_1\ : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_fu_24_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \empty_fu_24_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \empty_fu_24_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \empty_fu_24_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_i_1 : label is "soft_lutpair103";
begin
  ap_done_cache <= \^ap_done_cache\;
  \empty_fu_24_reg[4]\ <= \^empty_fu_24_reg[4]\;
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^empty_fu_24_reg[4]\,
      I1 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__1_n_2\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_2\,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8F"
    )
        port map (
      I0 => \^empty_fu_24_reg[4]\,
      I1 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__1_n_2\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_2\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_24[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ram_reg_1_31,
      O => ap_loop_init_int_reg_0
    );
\empty_fu_24[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_11,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(12)
    );
\empty_fu_24[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_10,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(11)
    );
\empty_fu_24[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_9,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(10)
    );
\empty_fu_24[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_8,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(9)
    );
\empty_fu_24[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0
    );
\empty_fu_24[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_14,
      I1 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(15)
    );
\empty_fu_24[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_13,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(14)
    );
\empty_fu_24[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_12,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(13)
    );
\empty_fu_24[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(0)
    );
\empty_fu_24[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_3,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(4)
    );
\empty_fu_24[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_2,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(3)
    );
\empty_fu_24[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_1,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(2)
    );
\empty_fu_24[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_0,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(1)
    );
\empty_fu_24[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_7,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(8)
    );
\empty_fu_24[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_6,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(7)
    );
\empty_fu_24[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_5,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(6)
    );
\empty_fu_24[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1_31_4,
      I1 => ap_loop_init_int,
      I2 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(5)
    );
\empty_fu_24_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_24_reg[8]_i_1_n_2\,
      CO(3) => \empty_fu_24_reg[12]_i_1_n_2\,
      CO(2) => \empty_fu_24_reg[12]_i_1_n_3\,
      CO(1) => \empty_fu_24_reg[12]_i_1_n_4\,
      CO(0) => \empty_fu_24_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_30_fu_56_p2(11 downto 8),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(12 downto 9)
    );
\empty_fu_24_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_24_reg[12]_i_1_n_2\,
      CO(3 downto 2) => \NLW_empty_fu_24_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \empty_fu_24_reg[15]_i_2_n_4\,
      CO(0) => \empty_fu_24_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_empty_fu_24_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => empty_30_fu_56_p2(14 downto 12),
      S(3) => '0',
      S(2 downto 0) => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(15 downto 13)
    );
\empty_fu_24_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_fu_24_reg[4]_i_1_n_2\,
      CO(2) => \empty_fu_24_reg[4]_i_1_n_3\,
      CO(1) => \empty_fu_24_reg[4]_i_1_n_4\,
      CO(0) => \empty_fu_24_reg[4]_i_1_n_5\,
      CYINIT => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_30_fu_56_p2(3 downto 0),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(4 downto 1)
    );
\empty_fu_24_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_24_reg[4]_i_1_n_2\,
      CO(3) => \empty_fu_24_reg[8]_i_1_n_2\,
      CO(2) => \empty_fu_24_reg[8]_i_1_n_3\,
      CO(1) => \empty_fu_24_reg[8]_i_1_n_4\,
      CO(0) => \empty_fu_24_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => empty_30_fu_56_p2(7 downto 4),
      S(3 downto 0) => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_address0(8 downto 5)
    );
grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^empty_fu_24_reg[4]\,
      I1 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I2 => Q(0),
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg
    );
ram_reg_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_6,
      I3 => ram_reg_1_8(7),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(7),
      O => ADDRARDADDR(7)
    );
ram_reg_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_5,
      I3 => ram_reg_1_8(6),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(6),
      O => ADDRARDADDR(6)
    );
ram_reg_0_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_4,
      I3 => ram_reg_1_8(5),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(5),
      O => ADDRARDADDR(5)
    );
ram_reg_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_3,
      I3 => ram_reg_1_8(4),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(4),
      O => ADDRARDADDR(4)
    );
ram_reg_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_2,
      I3 => ram_reg_1_8(3),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(3),
      O => ADDRARDADDR(3)
    );
ram_reg_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_1,
      I3 => ram_reg_1_8(2),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(2),
      O => ADDRARDADDR(2)
    );
ram_reg_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_0,
      I3 => ram_reg_1_8(1),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(1),
      O => ADDRARDADDR(1)
    );
ram_reg_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31,
      I3 => ram_reg_1_8(0),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_0_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => WEA(0)
    );
ram_reg_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE040000AE04"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1_31_14,
      I2 => ram_reg_0_0_i_20_n_2,
      I3 => ram_reg_1_8(15),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(15),
      O => ADDRARDADDR(15)
    );
ram_reg_0_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_0_0_i_20_n_2
    );
ram_reg_0_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => ram_reg_1_5,
      I1 => ram_reg_1_31_3,
      I2 => ram_reg_1_31_10,
      I3 => ram_reg_1_31_12,
      I4 => ram_reg_1_31_13,
      I5 => ram_reg_0_0_i_23_n_2,
      O => \^empty_fu_24_reg[4]\
    );
ram_reg_0_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ram_reg_1_31_14,
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_0_0_i_21_0,
      I3 => ram_reg_1_31_6,
      I4 => ram_reg_1_31_9,
      I5 => ram_reg_1_31,
      O => ram_reg_0_0_i_23_n_2
    );
ram_reg_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_13,
      I3 => ram_reg_1_8(14),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(14),
      O => ADDRARDADDR(14)
    );
ram_reg_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_12,
      I3 => ram_reg_1_8(13),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(13),
      O => ADDRARDADDR(13)
    );
ram_reg_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_11,
      I3 => ram_reg_1_8(12),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(12),
      O => ADDRARDADDR(12)
    );
ram_reg_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_10,
      I3 => ram_reg_1_8(11),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(11),
      O => ADDRARDADDR(11)
    );
ram_reg_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_9,
      I3 => ram_reg_1_8(10),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(10),
      O => ADDRARDADDR(10)
    );
ram_reg_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_8,
      I3 => ram_reg_1_8(9),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(9),
      O => ADDRARDADDR(9)
    );
ram_reg_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_7,
      I3 => ram_reg_1_8(8),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(8),
      O => ADDRARDADDR(8)
    );
ram_reg_0_10_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(0)
    );
ram_reg_0_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(0)
    );
ram_reg_0_12_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(0)
    );
ram_reg_0_13_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(0)
    );
ram_reg_0_14_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(0)
    );
ram_reg_0_15_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(0)
    );
ram_reg_0_16_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(0)
    );
ram_reg_0_17_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_6,
      I3 => ram_reg_1_8(7),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(7),
      O => \ap_CS_fsm_reg[90]\(7)
    );
ram_reg_0_17_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_5,
      I3 => ram_reg_1_8(6),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(6),
      O => \ap_CS_fsm_reg[90]\(6)
    );
ram_reg_0_17_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_4,
      I3 => ram_reg_1_8(5),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(5),
      O => \ap_CS_fsm_reg[90]\(5)
    );
ram_reg_0_17_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_3,
      I3 => ram_reg_1_8(4),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(4),
      O => \ap_CS_fsm_reg[90]\(4)
    );
ram_reg_0_17_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_2,
      I3 => ram_reg_1_8(3),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(3),
      O => \ap_CS_fsm_reg[90]\(3)
    );
ram_reg_0_17_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_1,
      I3 => ram_reg_1_8(2),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(2),
      O => \ap_CS_fsm_reg[90]\(2)
    );
ram_reg_0_17_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_0,
      I3 => ram_reg_1_8(1),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(1),
      O => \ap_CS_fsm_reg[90]\(1)
    );
ram_reg_0_17_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31,
      I3 => ram_reg_1_8(0),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(0),
      O => \ap_CS_fsm_reg[90]\(0)
    );
ram_reg_0_17_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(0)
    );
ram_reg_0_17_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE040000AE04"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1_31_14,
      I2 => ram_reg_0_0_i_20_n_2,
      I3 => ram_reg_1_8(15),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(15),
      O => \ap_CS_fsm_reg[90]\(15)
    );
ram_reg_0_17_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_13,
      I3 => ram_reg_1_8(14),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(14),
      O => \ap_CS_fsm_reg[90]\(14)
    );
ram_reg_0_17_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_12,
      I3 => ram_reg_1_8(13),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(13),
      O => \ap_CS_fsm_reg[90]\(13)
    );
ram_reg_0_17_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_11,
      I3 => ram_reg_1_8(12),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(12),
      O => \ap_CS_fsm_reg[90]\(12)
    );
ram_reg_0_17_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_10,
      I3 => ram_reg_1_8(11),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(11),
      O => \ap_CS_fsm_reg[90]\(11)
    );
ram_reg_0_17_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_9,
      I3 => ram_reg_1_8(10),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(10),
      O => \ap_CS_fsm_reg[90]\(10)
    );
ram_reg_0_17_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_8,
      I3 => ram_reg_1_8(9),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(9),
      O => \ap_CS_fsm_reg[90]\(9)
    );
ram_reg_0_17_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_7,
      I3 => ram_reg_1_8(8),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(8),
      O => \ap_CS_fsm_reg[90]\(8)
    );
ram_reg_0_18_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(0)
    );
ram_reg_0_19_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(0)
    );
ram_reg_0_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(0)
    );
ram_reg_0_20_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(0)
    );
ram_reg_0_21_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(0)
    );
ram_reg_0_22_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(0)
    );
ram_reg_0_23_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(0)
    );
ram_reg_0_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(0)
    );
ram_reg_0_25_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(0)
    );
ram_reg_0_26_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(0)
    );
ram_reg_0_27_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(0)
    );
ram_reg_0_28_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(0)
    );
ram_reg_0_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(0)
    );
ram_reg_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(0)
    );
ram_reg_0_30_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(0)
    );
ram_reg_0_31_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(0)
    );
ram_reg_0_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(0)
    );
ram_reg_0_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(0)
    );
ram_reg_0_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(0)
    );
ram_reg_0_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(0)
    );
ram_reg_0_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(0)
    );
ram_reg_0_8_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_6,
      I3 => ram_reg_1_8(7),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(7),
      O => \ap_CS_fsm_reg[90]_0\(7)
    );
ram_reg_0_8_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_5,
      I3 => ram_reg_1_8(6),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(6),
      O => \ap_CS_fsm_reg[90]_0\(6)
    );
ram_reg_0_8_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_4,
      I3 => ram_reg_1_8(5),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(5),
      O => \ap_CS_fsm_reg[90]_0\(5)
    );
ram_reg_0_8_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_3,
      I3 => ram_reg_1_8(4),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(4),
      O => \ap_CS_fsm_reg[90]_0\(4)
    );
ram_reg_0_8_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_2,
      I3 => ram_reg_1_8(3),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(3),
      O => \ap_CS_fsm_reg[90]_0\(3)
    );
ram_reg_0_8_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_1,
      I3 => ram_reg_1_8(2),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(2),
      O => \ap_CS_fsm_reg[90]_0\(2)
    );
ram_reg_0_8_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_0,
      I3 => ram_reg_1_8(1),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(1),
      O => \ap_CS_fsm_reg[90]_0\(1)
    );
ram_reg_0_8_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31,
      I3 => ram_reg_1_8(0),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(0),
      O => \ap_CS_fsm_reg[90]_0\(0)
    );
ram_reg_0_8_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(0)
    );
ram_reg_0_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE040000AE04"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1_31_14,
      I2 => ram_reg_0_0_i_20_n_2,
      I3 => ram_reg_1_8(15),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(15),
      O => \ap_CS_fsm_reg[90]_0\(15)
    );
ram_reg_0_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_13,
      I3 => ram_reg_1_8(14),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(14),
      O => \ap_CS_fsm_reg[90]_0\(14)
    );
ram_reg_0_8_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_12,
      I3 => ram_reg_1_8(13),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(13),
      O => \ap_CS_fsm_reg[90]_0\(13)
    );
ram_reg_0_8_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_11,
      I3 => ram_reg_1_8(12),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(12),
      O => \ap_CS_fsm_reg[90]_0\(12)
    );
ram_reg_0_8_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_10,
      I3 => ram_reg_1_8(11),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(11),
      O => \ap_CS_fsm_reg[90]_0\(11)
    );
ram_reg_0_8_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_9,
      I3 => ram_reg_1_8(10),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(10),
      O => \ap_CS_fsm_reg[90]_0\(10)
    );
ram_reg_0_8_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_8,
      I3 => ram_reg_1_8(9),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(9),
      O => \ap_CS_fsm_reg[90]_0\(9)
    );
ram_reg_0_8_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA100000BA10"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_0_i_20_n_2,
      I2 => ram_reg_1_31_7,
      I3 => ram_reg_1_8(8),
      I4 => Q(3),
      I5 => ram_reg_1_8_0(8),
      O => \ap_CS_fsm_reg[90]_0\(8)
    );
ram_reg_0_9_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(0)
    );
ram_reg_1_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(0)
    );
ram_reg_1_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(0)
    );
ram_reg_1_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(1)
    );
ram_reg_1_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(0)
    );
ram_reg_1_12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(0)
    );
ram_reg_1_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(0)
    );
ram_reg_1_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(0)
    );
ram_reg_1_15_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(0)
    );
ram_reg_1_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(0)
    );
ram_reg_1_17_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(0)
    );
ram_reg_1_18_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(0)
    );
ram_reg_1_19_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(0)
    );
ram_reg_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(0)
    );
ram_reg_1_20_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(0)
    );
ram_reg_1_21_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(0)
    );
ram_reg_1_22_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(0)
    );
ram_reg_1_23_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(0)
    );
ram_reg_1_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(0)
    );
ram_reg_1_25_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(0)
    );
ram_reg_1_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(0)
    );
ram_reg_1_27_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(0)
    );
ram_reg_1_28_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(0)
    );
ram_reg_1_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(0)
    );
ram_reg_1_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(0)
    );
ram_reg_1_30_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(0)
    );
ram_reg_1_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(0)
    );
ram_reg_1_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(0)
    );
ram_reg_1_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(0)
    );
ram_reg_1_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(0)
    );
ram_reg_1_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(0)
    );
ram_reg_1_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(0)
    );
ram_reg_1_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(0)
    );
ram_reg_1_9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202020202020"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I1 => \^empty_fu_24_reg[4]\,
      I2 => Q(1),
      I3 => tmp_2_reg_1147,
      I4 => Q(3),
      I5 => ack_in,
      O => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_14 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \empty_fu_24_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_1_reg_1138 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    add_ln141_reg_275 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \empty_fu_24_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_24_reg[0]\ : in STD_LOGIC;
    \empty_fu_24_reg[0]_0\ : in STD_LOGIC;
    \empty_fu_24_reg[7]_1\ : in STD_LOGIC;
    \empty_fu_24_reg[7]_2\ : in STD_LOGIC;
    \empty_fu_24_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_14 : entity is "guitar_effects_flow_control_loop_pipe_sequential_init";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_14;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache_0 : STD_LOGIC;
  signal ap_done_cache_i_1_n_2 : STD_LOGIC;
  signal \^ap_done_cache_reg_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_2 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_3_n_2\ : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_ap_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_fu_24[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \empty_fu_24[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of ram_reg_i_44 : label is "soft_lutpair99";
begin
  E(0) <= \^e\(0);
  ap_done_cache_reg_0 <= \^ap_done_cache_reg_0\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_done_cache_reg_0\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \ap_CS_fsm_reg[1]_0\,
      I4 => \ap_CS_fsm_reg[1]_1\,
      I5 => \ap_CS_fsm_reg[1]_2\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222FFFFF222F222"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_done_cache_reg_0\,
      I2 => ack_in,
      I3 => Q(5),
      I4 => INPUT_r_TVALID_int_regslice,
      I5 => Q(2),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"515151FFFFFF51FF"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_1_fu_388_ap_ready,
      I1 => ap_done_cache_0,
      I2 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I3 => ap_done_cache,
      I4 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      I5 => \ap_CS_fsm_reg[2]\,
      O => \^ap_done_cache_reg_0\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_1_fu_388_ap_ready,
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_done_cache_0,
      O => ap_done_cache_i_1_n_2
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_2,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_ready,
      I2 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_2
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => \empty_fu_24[7]_i_3_n_2\,
      I3 => \empty_fu_24_reg[7]_0\(6),
      I4 => \empty_fu_24_reg[7]_0\(3),
      I5 => \empty_fu_24_reg[7]_0\(1),
      O => grp_guitar_effects_Pipeline_1_fu_388_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_2,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_24[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFEFF00FFFFFF"
    )
        port map (
      I0 => \empty_fu_24_reg[0]\,
      I1 => \empty_fu_24_reg[7]_0\(1),
      I2 => \empty_fu_24_reg[0]_0\,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \empty_fu_24_reg[7]_0\(0),
      I5 => \empty_fu_24_reg[7]_0\(7),
      O => \empty_fu_24_reg[7]\(0)
    );
\empty_fu_24[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \empty_fu_24_reg[7]_0\(1),
      O => \empty_fu_24_reg[7]\(1)
    );
\empty_fu_24[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1230"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \empty_fu_24_reg[7]_0\(2),
      I3 => \empty_fu_24_reg[7]_0\(0),
      O => \empty_fu_24_reg[7]\(2)
    );
\empty_fu_24[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD00000F000000"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(6),
      I1 => \empty_fu_24[7]_i_3_n_2\,
      I2 => \empty_fu_24_reg[3]\,
      I3 => \empty_fu_24_reg[7]_0\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_fu_24_reg[7]_0\(3),
      O => \empty_fu_24_reg[7]\(3)
    );
\empty_fu_24[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(3),
      I1 => \empty_fu_24_reg[7]_0\(1),
      I2 => \empty_fu_24_reg[7]_0\(0),
      I3 => \empty_fu_24_reg[7]_0\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_fu_24_reg[7]_0\(4),
      O => \empty_fu_24_reg[7]\(4)
    );
\empty_fu_24[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F0F000000000"
    )
        port map (
      I0 => \empty_fu_24_reg[3]\,
      I1 => \empty_fu_24_reg[7]_0\(4),
      I2 => \empty_fu_24_reg[7]_0\(5),
      I3 => \empty_fu_24_reg[7]_0\(3),
      I4 => \empty_fu_24_reg[7]_0\(1),
      I5 => \^ap_loop_init_int_reg_0\,
      O => \empty_fu_24_reg[7]\(5)
    );
\empty_fu_24[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8848888880408888"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(6),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \empty_fu_24_reg[7]_0\(1),
      I3 => \empty_fu_24_reg[7]_2\,
      I4 => \empty_fu_24_reg[7]_0\(3),
      I5 => \empty_fu_24[7]_i_3_n_2\,
      O => \empty_fu_24_reg[7]\(6)
    );
\empty_fu_24[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFBF0000"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(1),
      I1 => \empty_fu_24_reg[7]_0\(3),
      I2 => \empty_fu_24_reg[7]_0\(6),
      I3 => \empty_fu_24[7]_i_3_n_2\,
      I4 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \^e\(0)
    );
\empty_fu_24[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C030C080C080"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_1\,
      I1 => \empty_fu_24_reg[7]_0\(7),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \empty_fu_24_reg[0]_0\,
      I4 => \empty_fu_24_reg[7]_2\,
      I5 => \empty_fu_24_reg[7]_0\(1),
      O => \empty_fu_24_reg[7]\(7)
    );
\empty_fu_24[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \empty_fu_24_reg[7]_0\(0),
      I1 => \empty_fu_24_reg[7]_0\(5),
      I2 => \empty_fu_24_reg[7]_0\(4),
      I3 => \empty_fu_24_reg[7]_0\(2),
      I4 => \empty_fu_24_reg[7]_0\(7),
      O => \empty_fu_24[7]_i_3_n_2\
    );
grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_ready,
      I2 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      O => \ap_CS_fsm_reg[0]\
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00003F00"
    )
        port map (
      I0 => add_ln141_reg_275(4),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_24_reg[7]_0\(5),
      I4 => Q(3),
      I5 => Q(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(1),
      I1 => \^e\(0),
      I2 => Q(3),
      I3 => tmp_1_reg_1138,
      O => WEA(0)
    );
ram_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00003F00"
    )
        port map (
      I0 => add_ln141_reg_275(3),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_24_reg[7]_0\(4),
      I4 => Q(3),
      I5 => Q(4),
      O => ADDRARDADDR(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00003F00"
    )
        port map (
      I0 => add_ln141_reg_275(2),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_24_reg[7]_0\(2),
      I4 => Q(3),
      I5 => Q(4),
      O => ADDRARDADDR(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00003F00"
    )
        port map (
      I0 => add_ln141_reg_275(1),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_24_reg[7]_0\(1),
      I4 => Q(3),
      I5 => Q(4),
      O => ADDRARDADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA00003F00"
    )
        port map (
      I0 => add_ln141_reg_275(0),
      I1 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \empty_fu_24_reg[7]_0\(0),
      I4 => Q(3),
      I5 => Q(4),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W is
  port (
    lpf_coefficients_V_q0 : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W : entity is "guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W is
  signal \^lpf_coefficients_v_q0\ : STD_LOGIC;
begin
  lpf_coefficients_V_q0 <= \^lpf_coefficients_v_q0\;
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[0]_1\,
      Q => \^lpf_coefficients_v_q0\,
      R => '0'
    );
\r_V_2_reg_291[33]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lpf_coefficients_v_q0\,
      O => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1 is
  port (
    \dout_reg__0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_mult : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => q0(31),
      A(28) => q0(31),
      A(27) => q0(31),
      A(26) => q0(31),
      A(25) => q0(31),
      A(24) => q0(31),
      A(23) => q0(31),
      A(22) => q0(31),
      A(21) => q0(31),
      A(20) => q0(31),
      A(19) => q0(31),
      A(18) => q0(31),
      A(17) => q0(31),
      A(16) => q0(31),
      A(15) => q0(31),
      A(14 downto 0) => q0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => delay_mult(9),
      B(16) => delay_mult(9),
      B(15) => delay_mult(9),
      B(14) => delay_mult(9),
      B(13) => delay_mult(9),
      B(12) => delay_mult(9),
      B(11) => delay_mult(9),
      B(10) => delay_mult(9),
      B(9 downto 0) => delay_mult(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => \dout_reg__0\(40),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => \dout_reg__0\(39 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg__0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg__0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg__0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg__0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg__0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg__0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg__0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg__0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg__0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg__0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg__0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg__0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg__0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg__0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg__0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg__0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg__0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => delay_mult(9),
      B(16) => delay_mult(9),
      B(15) => delay_mult(9),
      B(14) => delay_mult(9),
      B(13) => delay_mult(9),
      B(12) => delay_mult(9),
      B(11) => delay_mult(9),
      B(10) => delay_mult(9),
      B(9 downto 0) => delay_mult(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_0 is
  port (
    \dout_reg__0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    distortion_clip_factor : in STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_3_fu_536_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_0 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_0;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_0 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_3_fu_536_p2(31),
      A(28) => r_V_3_fu_536_p2(31),
      A(27) => r_V_3_fu_536_p2(31),
      A(26) => r_V_3_fu_536_p2(31),
      A(25) => r_V_3_fu_536_p2(31),
      A(24) => r_V_3_fu_536_p2(31),
      A(23) => r_V_3_fu_536_p2(31),
      A(22) => r_V_3_fu_536_p2(31),
      A(21) => r_V_3_fu_536_p2(31),
      A(20) => r_V_3_fu_536_p2(31),
      A(19) => r_V_3_fu_536_p2(31),
      A(18) => r_V_3_fu_536_p2(31),
      A(17) => r_V_3_fu_536_p2(31),
      A(16) => r_V_3_fu_536_p2(31),
      A(15) => r_V_3_fu_536_p2(31),
      A(14 downto 0) => r_V_3_fu_536_p2(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => distortion_clip_factor(9),
      B(16) => distortion_clip_factor(9),
      B(15) => distortion_clip_factor(9),
      B(14) => distortion_clip_factor(9),
      B(13) => distortion_clip_factor(9),
      B(12) => distortion_clip_factor(9),
      B(11) => distortion_clip_factor(9),
      B(10) => distortion_clip_factor(9),
      B(9 downto 0) => distortion_clip_factor(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => \dout_reg__0\(40),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => \dout_reg__0\(39 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg__0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg__0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg__0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg__0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg__0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg__0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg__0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg__0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg__0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg__0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg__0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg__0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg__0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg__0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg__0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg__0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg__0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_3_fu_536_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => distortion_clip_factor(9),
      B(16) => distortion_clip_factor(9),
      B(15) => distortion_clip_factor(9),
      B(14) => distortion_clip_factor(9),
      B(13) => distortion_clip_factor(9),
      B(12) => distortion_clip_factor(9),
      B(11) => distortion_clip_factor(9),
      B(10) => distortion_clip_factor(9),
      B(9 downto 0) => distortion_clip_factor(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_1 is
  port (
    \dout_reg__0\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    distortion_clip_factor : in STD_LOGIC_VECTOR ( 9 downto 0 );
    r_V_fu_541_p2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_1 : entity is "guitar_effects_mul_32s_10s_42_2_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_1 is
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_V_fu_541_p2(31),
      A(28) => r_V_fu_541_p2(31),
      A(27) => r_V_fu_541_p2(31),
      A(26) => r_V_fu_541_p2(31),
      A(25) => r_V_fu_541_p2(31),
      A(24) => r_V_fu_541_p2(31),
      A(23) => r_V_fu_541_p2(31),
      A(22) => r_V_fu_541_p2(31),
      A(21) => r_V_fu_541_p2(31),
      A(20) => r_V_fu_541_p2(31),
      A(19) => r_V_fu_541_p2(31),
      A(18) => r_V_fu_541_p2(31),
      A(17) => r_V_fu_541_p2(31),
      A(16) => r_V_fu_541_p2(31),
      A(15) => r_V_fu_541_p2(31),
      A(14 downto 0) => r_V_fu_541_p2(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => distortion_clip_factor(9),
      B(16) => distortion_clip_factor(9),
      B(15) => distortion_clip_factor(9),
      B(14) => distortion_clip_factor(9),
      B(13) => distortion_clip_factor(9),
      B(12) => distortion_clip_factor(9),
      B(11) => distortion_clip_factor(9),
      B(10) => distortion_clip_factor(9),
      B(9 downto 0) => distortion_clip_factor(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => \dout_reg__0\(40),
      P(23) => dout_reg_n_84,
      P(22 downto 0) => \dout_reg__0\(39 downto 17),
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg__0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg__0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg__0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg__0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg__0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg__0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg__0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg__0\(16),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg__0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg__0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg__0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg__0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg__0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg__0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg__0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg__0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg__0\(9),
      R => '0'
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => r_V_fu_541_p2(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => distortion_clip_factor(9),
      B(16) => distortion_clip_factor(9),
      B(15) => distortion_clip_factor(9),
      B(14) => distortion_clip_factor(9),
      B(13) => distortion_clip_factor(9),
      B(12) => distortion_clip_factor(9),
      B(11) => distortion_clip_factor(9),
      B(10) => distortion_clip_factor(9),
      B(9 downto 0) => distortion_clip_factor(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1 is
  port (
    result_4_fu_702_p3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_reg__0_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    done0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    O52 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    or_ln118_reg_1226 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1 : entity is "guitar_effects_mul_32s_32s_48_2_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1 is
  signal \dout_reg[16]__0_n_2\ : STD_LOGIC;
  signal \dout_reg__0_n_100\ : STD_LOGIC;
  signal \dout_reg__0_n_101\ : STD_LOGIC;
  signal \dout_reg__0_n_102\ : STD_LOGIC;
  signal \dout_reg__0_n_103\ : STD_LOGIC;
  signal \dout_reg__0_n_104\ : STD_LOGIC;
  signal \dout_reg__0_n_105\ : STD_LOGIC;
  signal \dout_reg__0_n_106\ : STD_LOGIC;
  signal \dout_reg__0_n_107\ : STD_LOGIC;
  signal \dout_reg__0_n_60\ : STD_LOGIC;
  signal \dout_reg__0_n_61\ : STD_LOGIC;
  signal \dout_reg__0_n_62\ : STD_LOGIC;
  signal \dout_reg__0_n_63\ : STD_LOGIC;
  signal \dout_reg__0_n_64\ : STD_LOGIC;
  signal \dout_reg__0_n_65\ : STD_LOGIC;
  signal \dout_reg__0_n_66\ : STD_LOGIC;
  signal \dout_reg__0_n_67\ : STD_LOGIC;
  signal \dout_reg__0_n_68\ : STD_LOGIC;
  signal \dout_reg__0_n_69\ : STD_LOGIC;
  signal \dout_reg__0_n_70\ : STD_LOGIC;
  signal \dout_reg__0_n_71\ : STD_LOGIC;
  signal \dout_reg__0_n_72\ : STD_LOGIC;
  signal \dout_reg__0_n_73\ : STD_LOGIC;
  signal \dout_reg__0_n_74\ : STD_LOGIC;
  signal \dout_reg__0_n_75\ : STD_LOGIC;
  signal \dout_reg__0_n_76\ : STD_LOGIC;
  signal \dout_reg__0_n_77\ : STD_LOGIC;
  signal \dout_reg__0_n_78\ : STD_LOGIC;
  signal \dout_reg__0_n_79\ : STD_LOGIC;
  signal \dout_reg__0_n_80\ : STD_LOGIC;
  signal \dout_reg__0_n_81\ : STD_LOGIC;
  signal \dout_reg__0_n_82\ : STD_LOGIC;
  signal \dout_reg__0_n_83\ : STD_LOGIC;
  signal \dout_reg__0_n_84\ : STD_LOGIC;
  signal \dout_reg__0_n_85\ : STD_LOGIC;
  signal \dout_reg__0_n_86\ : STD_LOGIC;
  signal \dout_reg__0_n_87\ : STD_LOGIC;
  signal \dout_reg__0_n_88\ : STD_LOGIC;
  signal \dout_reg__0_n_89\ : STD_LOGIC;
  signal \dout_reg__0_n_90\ : STD_LOGIC;
  signal \dout_reg__0_n_91\ : STD_LOGIC;
  signal \dout_reg__0_n_92\ : STD_LOGIC;
  signal \dout_reg__0_n_93\ : STD_LOGIC;
  signal \dout_reg__0_n_94\ : STD_LOGIC;
  signal \dout_reg__0_n_95\ : STD_LOGIC;
  signal \dout_reg__0_n_96\ : STD_LOGIC;
  signal \dout_reg__0_n_97\ : STD_LOGIC;
  signal \dout_reg__0_n_98\ : STD_LOGIC;
  signal \dout_reg__0_n_99\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal \dout_reg_n_2_[0]\ : STD_LOGIC;
  signal \dout_reg_n_2_[10]\ : STD_LOGIC;
  signal \dout_reg_n_2_[11]\ : STD_LOGIC;
  signal \dout_reg_n_2_[12]\ : STD_LOGIC;
  signal \dout_reg_n_2_[13]\ : STD_LOGIC;
  signal \dout_reg_n_2_[14]\ : STD_LOGIC;
  signal \dout_reg_n_2_[15]\ : STD_LOGIC;
  signal \dout_reg_n_2_[16]\ : STD_LOGIC;
  signal \dout_reg_n_2_[1]\ : STD_LOGIC;
  signal \dout_reg_n_2_[2]\ : STD_LOGIC;
  signal \dout_reg_n_2_[3]\ : STD_LOGIC;
  signal \dout_reg_n_2_[4]\ : STD_LOGIC;
  signal \dout_reg_n_2_[5]\ : STD_LOGIC;
  signal \dout_reg_n_2_[6]\ : STD_LOGIC;
  signal \dout_reg_n_2_[7]\ : STD_LOGIC;
  signal \dout_reg_n_2_[8]\ : STD_LOGIC;
  signal \dout_reg_n_2_[9]\ : STD_LOGIC;
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_10_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_11_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_12_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_13_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_14_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_15_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_3_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_4_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_5_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_6_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_8_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334[47]_i_9_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_2_n_4\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_7_n_2\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_7_n_3\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_7_n_4\ : STD_LOGIC;
  signal \r_V_15_reg_1334_reg[47]_i_7_n_5\ : STD_LOGIC;
  signal \^result_4_fu_702_p3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ret_V_10_cast_reg_1339[15]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[15]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[15]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[19]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[19]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[19]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[19]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[23]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[23]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[23]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[23]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[27]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[27]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[27]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[27]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[31]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[31]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[31]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339[31]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_10_cast_reg_1339_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dout_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dout_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dout_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_r_V_15_reg_1334_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_V_15_reg_1334_reg[47]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_V_15_reg_1334_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_15_reg_1334_reg[47]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \dout_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_V_15_reg_1334_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \r_V_15_reg_1334_reg[47]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_V_15_reg_1334_reg[47]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_10_cast_reg_1339_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_10_cast_reg_1339_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_10_cast_reg_1339_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_10_cast_reg_1339_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_10_cast_reg_1339_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
  result_4_fu_702_p3(31 downto 0) <= \^result_4_fu_702_p3\(31 downto 0);
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^result_4_fu_702_p3\(31),
      A(28) => \^result_4_fu_702_p3\(31),
      A(27) => \^result_4_fu_702_p3\(31),
      A(26) => \^result_4_fu_702_p3\(31),
      A(25) => \^result_4_fu_702_p3\(31),
      A(24) => \^result_4_fu_702_p3\(31),
      A(23) => \^result_4_fu_702_p3\(31),
      A(22) => \^result_4_fu_702_p3\(31),
      A(21) => \^result_4_fu_702_p3\(31),
      A(20) => \^result_4_fu_702_p3\(31),
      A(19) => \^result_4_fu_702_p3\(31),
      A(18) => \^result_4_fu_702_p3\(31),
      A(17) => \^result_4_fu_702_p3\(31),
      A(16) => \^result_4_fu_702_p3\(31),
      A(15) => \^result_4_fu_702_p3\(31),
      A(14 downto 0) => \^result_4_fu_702_p3\(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O52(18),
      B(16) => O52(18),
      B(15) => O52(18),
      B(14) => O52(18),
      B(13) => O52(18),
      B(12) => O52(18),
      B(11) => O52(18),
      B(10) => O52(18),
      B(9) => O52(18),
      B(8) => O52(18),
      B(7) => O52(18),
      B(6) => O52(18),
      B(5) => O52(18),
      B(4) => O52(18),
      B(3) => O52(18),
      B(2) => O52(18),
      B(1 downto 0) => O52(18 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => dout_reg_n_83,
      P(23) => dout_reg_n_84,
      P(22) => dout_reg_n_85,
      P(21) => dout_reg_n_86,
      P(20) => dout_reg_n_87,
      P(19) => dout_reg_n_88,
      P(18) => dout_reg_n_89,
      P(17) => dout_reg_n_90,
      P(16) => dout_reg_n_91,
      P(15) => dout_reg_n_92,
      P(14) => dout_reg_n_93,
      P(13) => dout_reg_n_94,
      P(12) => dout_reg_n_95,
      P(11) => dout_reg_n_96,
      P(10) => dout_reg_n_97,
      P(9) => dout_reg_n_98,
      P(8) => dout_reg_n_99,
      P(7) => dout_reg_n_100,
      P(6) => dout_reg_n_101,
      P(5) => dout_reg_n_102,
      P(4) => dout_reg_n_103,
      P(3) => dout_reg_n_104,
      P(2) => dout_reg_n_105,
      P(1) => dout_reg_n_106,
      P(0) => dout_reg_n_107,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg_n_2_[0]\,
      R => '0'
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => \dout_reg[15]__0_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg_n_2_[10]\,
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => \dout_reg[15]__0_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg_n_2_[11]\,
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => \dout_reg[15]__0_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg_n_2_[12]\,
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => \dout_reg[15]__0_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg_n_2_[13]\,
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => \dout_reg[15]__0_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg_n_2_[14]\,
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => \dout_reg[15]__0_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg_n_2_[15]\,
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[15]__0_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg_n_2_[16]\,
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => \dout_reg[16]__0_n_2\,
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg_n_2_[1]\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => \dout_reg[15]__0_0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg_n_2_[2]\,
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => \dout_reg[15]__0_0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg_n_2_[3]\,
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \dout_reg[15]__0_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg_n_2_[4]\,
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => \dout_reg[15]__0_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg_n_2_[5]\,
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => \dout_reg[15]__0_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg_n_2_[6]\,
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => \dout_reg[15]__0_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg_n_2_[7]\,
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => \dout_reg[15]__0_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg_n_2_[8]\,
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => \dout_reg[15]__0_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg_n_2_[9]\,
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => \dout_reg[15]__0_0\(9),
      R => '0'
    );
\dout_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^result_4_fu_702_p3\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dout_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O52(18),
      B(16) => O52(18),
      B(15) => O52(18),
      B(14) => O52(18),
      B(13) => O52(18),
      B(12) => O52(18),
      B(11) => O52(18),
      B(10) => O52(18),
      B(9) => O52(18),
      B(8) => O52(18),
      B(7) => O52(18),
      B(6) => O52(18),
      B(5) => O52(18),
      B(4) => O52(18),
      B(3) => O52(18),
      B(2) => O52(18),
      B(1 downto 0) => O52(18 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dout_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dout_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_dout_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \dout_reg__0_n_60\,
      P(46) => \dout_reg__0_n_61\,
      P(45) => \dout_reg__0_n_62\,
      P(44) => \dout_reg__0_n_63\,
      P(43) => \dout_reg__0_n_64\,
      P(42) => \dout_reg__0_n_65\,
      P(41) => \dout_reg__0_n_66\,
      P(40) => \dout_reg__0_n_67\,
      P(39) => \dout_reg__0_n_68\,
      P(38) => \dout_reg__0_n_69\,
      P(37) => \dout_reg__0_n_70\,
      P(36) => \dout_reg__0_n_71\,
      P(35) => \dout_reg__0_n_72\,
      P(34) => \dout_reg__0_n_73\,
      P(33) => \dout_reg__0_n_74\,
      P(32) => \dout_reg__0_n_75\,
      P(31) => \dout_reg__0_n_76\,
      P(30) => \dout_reg__0_n_77\,
      P(29) => \dout_reg__0_n_78\,
      P(28) => \dout_reg__0_n_79\,
      P(27) => \dout_reg__0_n_80\,
      P(26) => \dout_reg__0_n_81\,
      P(25) => \dout_reg__0_n_82\,
      P(24) => \dout_reg__0_n_83\,
      P(23) => \dout_reg__0_n_84\,
      P(22) => \dout_reg__0_n_85\,
      P(21) => \dout_reg__0_n_86\,
      P(20) => \dout_reg__0_n_87\,
      P(19) => \dout_reg__0_n_88\,
      P(18) => \dout_reg__0_n_89\,
      P(17) => \dout_reg__0_n_90\,
      P(16) => \dout_reg__0_n_91\,
      P(15) => \dout_reg__0_n_92\,
      P(14) => \dout_reg__0_n_93\,
      P(13) => \dout_reg__0_n_94\,
      P(12) => \dout_reg__0_n_95\,
      P(11) => \dout_reg__0_n_96\,
      P(10) => \dout_reg__0_n_97\,
      P(9) => \dout_reg__0_n_98\,
      P(8) => \dout_reg__0_n_99\,
      P(7) => \dout_reg__0_n_100\,
      P(6) => \dout_reg__0_n_101\,
      P(5) => \dout_reg__0_n_102\,
      P(4) => \dout_reg__0_n_103\,
      P(3) => \dout_reg__0_n_104\,
      P(2) => \dout_reg__0_n_105\,
      P(1) => \dout_reg__0_n_106\,
      P(0) => \dout_reg__0_n_107\,
      PATTERNBDETECT => \NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => \NLW_dout_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dout_reg__0_UNDERFLOW_UNCONNECTED\
    );
\r_V_15_reg_1334[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_83\,
      I1 => dout_reg_n_100,
      O => \r_V_15_reg_1334[47]_i_10_n_2\
    );
\r_V_15_reg_1334[47]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_84\,
      I1 => dout_reg_n_101,
      O => \r_V_15_reg_1334[47]_i_11_n_2\
    );
\r_V_15_reg_1334[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_85\,
      I1 => dout_reg_n_102,
      O => \r_V_15_reg_1334[47]_i_12_n_2\
    );
\r_V_15_reg_1334[47]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_86\,
      I1 => dout_reg_n_103,
      O => \r_V_15_reg_1334[47]_i_13_n_2\
    );
\r_V_15_reg_1334[47]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_87\,
      I1 => dout_reg_n_104,
      O => \r_V_15_reg_1334[47]_i_14_n_2\
    );
\r_V_15_reg_1334[47]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_88\,
      I1 => dout_reg_n_105,
      O => \r_V_15_reg_1334[47]_i_15_n_2\
    );
\r_V_15_reg_1334[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_77\,
      I1 => dout_reg_n_94,
      O => \r_V_15_reg_1334[47]_i_3_n_2\
    );
\r_V_15_reg_1334[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_78\,
      I1 => dout_reg_n_95,
      O => \r_V_15_reg_1334[47]_i_4_n_2\
    );
\r_V_15_reg_1334[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_79\,
      I1 => dout_reg_n_96,
      O => \r_V_15_reg_1334[47]_i_5_n_2\
    );
\r_V_15_reg_1334[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_80\,
      I1 => dout_reg_n_97,
      O => \r_V_15_reg_1334[47]_i_6_n_2\
    );
\r_V_15_reg_1334[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_81\,
      I1 => dout_reg_n_98,
      O => \r_V_15_reg_1334[47]_i_8_n_2\
    );
\r_V_15_reg_1334[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_82\,
      I1 => dout_reg_n_99,
      O => \r_V_15_reg_1334[47]_i_9_n_2\
    );
\r_V_15_reg_1334_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_15_reg_1334_reg[47]_i_2_n_2\,
      CO(3) => \NLW_r_V_15_reg_1334_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_15_reg_1334_reg[47]_i_1_n_3\,
      CO(1) => \r_V_15_reg_1334_reg[47]_i_1_n_4\,
      CO(0) => \r_V_15_reg_1334_reg[47]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout_reg__0_n_78\,
      DI(1) => \dout_reg__0_n_79\,
      DI(0) => \dout_reg__0_n_80\,
      O(3) => \dout_reg__0_0\(20),
      O(2 downto 0) => \NLW_r_V_15_reg_1334_reg[47]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_V_15_reg_1334[47]_i_3_n_2\,
      S(2) => \r_V_15_reg_1334[47]_i_4_n_2\,
      S(1) => \r_V_15_reg_1334[47]_i_5_n_2\,
      S(0) => \r_V_15_reg_1334[47]_i_6_n_2\
    );
\r_V_15_reg_1334_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_15_reg_1334_reg[47]_i_7_n_2\,
      CO(3) => \r_V_15_reg_1334_reg[47]_i_2_n_2\,
      CO(2) => \r_V_15_reg_1334_reg[47]_i_2_n_3\,
      CO(1) => \r_V_15_reg_1334_reg[47]_i_2_n_4\,
      CO(0) => \r_V_15_reg_1334_reg[47]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_81\,
      DI(2) => \dout_reg__0_n_82\,
      DI(1) => \dout_reg__0_n_83\,
      DI(0) => \dout_reg__0_n_84\,
      O(3 downto 0) => \NLW_r_V_15_reg_1334_reg[47]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_V_15_reg_1334[47]_i_8_n_2\,
      S(2) => \r_V_15_reg_1334[47]_i_9_n_2\,
      S(1) => \r_V_15_reg_1334[47]_i_10_n_2\,
      S(0) => \r_V_15_reg_1334[47]_i_11_n_2\
    );
\r_V_15_reg_1334_reg[47]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_10_cast_reg_1339_reg[31]_i_1_n_2\,
      CO(3) => \r_V_15_reg_1334_reg[47]_i_7_n_2\,
      CO(2) => \r_V_15_reg_1334_reg[47]_i_7_n_3\,
      CO(1) => \r_V_15_reg_1334_reg[47]_i_7_n_4\,
      CO(0) => \r_V_15_reg_1334_reg[47]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_85\,
      DI(2) => \dout_reg__0_n_86\,
      DI(1) => \dout_reg__0_n_87\,
      DI(0) => \dout_reg__0_n_88\,
      O(3 downto 0) => \NLW_r_V_15_reg_1334_reg[47]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_V_15_reg_1334[47]_i_12_n_2\,
      S(2) => \r_V_15_reg_1334[47]_i_13_n_2\,
      S(1) => \r_V_15_reg_1334[47]_i_14_n_2\,
      S(0) => \r_V_15_reg_1334[47]_i_15_n_2\
    );
\ret_V_10_cast_reg_1339[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_105\,
      I1 => \dout_reg_n_2_[2]\,
      O => \ret_V_10_cast_reg_1339[15]_i_2_n_2\
    );
\ret_V_10_cast_reg_1339[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_106\,
      I1 => \dout_reg_n_2_[1]\,
      O => \ret_V_10_cast_reg_1339[15]_i_3_n_2\
    );
\ret_V_10_cast_reg_1339[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_107\,
      I1 => \dout_reg_n_2_[0]\,
      O => \ret_V_10_cast_reg_1339[15]_i_4_n_2\
    );
\ret_V_10_cast_reg_1339[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_101\,
      I1 => \dout_reg_n_2_[6]\,
      O => \ret_V_10_cast_reg_1339[19]_i_2_n_2\
    );
\ret_V_10_cast_reg_1339[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_102\,
      I1 => \dout_reg_n_2_[5]\,
      O => \ret_V_10_cast_reg_1339[19]_i_3_n_2\
    );
\ret_V_10_cast_reg_1339[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_103\,
      I1 => \dout_reg_n_2_[4]\,
      O => \ret_V_10_cast_reg_1339[19]_i_4_n_2\
    );
\ret_V_10_cast_reg_1339[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_104\,
      I1 => \dout_reg_n_2_[3]\,
      O => \ret_V_10_cast_reg_1339[19]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_97\,
      I1 => \dout_reg_n_2_[10]\,
      O => \ret_V_10_cast_reg_1339[23]_i_2_n_2\
    );
\ret_V_10_cast_reg_1339[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_98\,
      I1 => \dout_reg_n_2_[9]\,
      O => \ret_V_10_cast_reg_1339[23]_i_3_n_2\
    );
\ret_V_10_cast_reg_1339[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_99\,
      I1 => \dout_reg_n_2_[8]\,
      O => \ret_V_10_cast_reg_1339[23]_i_4_n_2\
    );
\ret_V_10_cast_reg_1339[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_100\,
      I1 => \dout_reg_n_2_[7]\,
      O => \ret_V_10_cast_reg_1339[23]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_93\,
      I1 => \dout_reg_n_2_[14]\,
      O => \ret_V_10_cast_reg_1339[27]_i_2_n_2\
    );
\ret_V_10_cast_reg_1339[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_94\,
      I1 => \dout_reg_n_2_[13]\,
      O => \ret_V_10_cast_reg_1339[27]_i_3_n_2\
    );
\ret_V_10_cast_reg_1339[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_95\,
      I1 => \dout_reg_n_2_[12]\,
      O => \ret_V_10_cast_reg_1339[27]_i_4_n_2\
    );
\ret_V_10_cast_reg_1339[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_96\,
      I1 => \dout_reg_n_2_[11]\,
      O => \ret_V_10_cast_reg_1339[27]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_89\,
      I1 => dout_reg_n_106,
      O => \ret_V_10_cast_reg_1339[31]_i_2_n_2\
    );
\ret_V_10_cast_reg_1339[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_90\,
      I1 => dout_reg_n_107,
      O => \ret_V_10_cast_reg_1339[31]_i_3_n_2\
    );
\ret_V_10_cast_reg_1339[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_91\,
      I1 => \dout_reg_n_2_[16]\,
      O => \ret_V_10_cast_reg_1339[31]_i_4_n_2\
    );
\ret_V_10_cast_reg_1339[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_92\,
      I1 => \dout_reg_n_2_[15]\,
      O => \ret_V_10_cast_reg_1339[31]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_V_10_cast_reg_1339_reg[15]_i_1_n_2\,
      CO(2) => \ret_V_10_cast_reg_1339_reg[15]_i_1_n_3\,
      CO(1) => \ret_V_10_cast_reg_1339_reg[15]_i_1_n_4\,
      CO(0) => \ret_V_10_cast_reg_1339_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_105\,
      DI(2) => \dout_reg__0_n_106\,
      DI(1) => \dout_reg__0_n_107\,
      DI(0) => '0',
      O(3 downto 0) => \dout_reg__0_0\(3 downto 0),
      S(3) => \ret_V_10_cast_reg_1339[15]_i_2_n_2\,
      S(2) => \ret_V_10_cast_reg_1339[15]_i_3_n_2\,
      S(1) => \ret_V_10_cast_reg_1339[15]_i_4_n_2\,
      S(0) => \dout_reg[16]__0_n_2\
    );
\ret_V_10_cast_reg_1339_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_10_cast_reg_1339_reg[15]_i_1_n_2\,
      CO(3) => \ret_V_10_cast_reg_1339_reg[19]_i_1_n_2\,
      CO(2) => \ret_V_10_cast_reg_1339_reg[19]_i_1_n_3\,
      CO(1) => \ret_V_10_cast_reg_1339_reg[19]_i_1_n_4\,
      CO(0) => \ret_V_10_cast_reg_1339_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_101\,
      DI(2) => \dout_reg__0_n_102\,
      DI(1) => \dout_reg__0_n_103\,
      DI(0) => \dout_reg__0_n_104\,
      O(3 downto 0) => \dout_reg__0_0\(7 downto 4),
      S(3) => \ret_V_10_cast_reg_1339[19]_i_2_n_2\,
      S(2) => \ret_V_10_cast_reg_1339[19]_i_3_n_2\,
      S(1) => \ret_V_10_cast_reg_1339[19]_i_4_n_2\,
      S(0) => \ret_V_10_cast_reg_1339[19]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_10_cast_reg_1339_reg[19]_i_1_n_2\,
      CO(3) => \ret_V_10_cast_reg_1339_reg[23]_i_1_n_2\,
      CO(2) => \ret_V_10_cast_reg_1339_reg[23]_i_1_n_3\,
      CO(1) => \ret_V_10_cast_reg_1339_reg[23]_i_1_n_4\,
      CO(0) => \ret_V_10_cast_reg_1339_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_97\,
      DI(2) => \dout_reg__0_n_98\,
      DI(1) => \dout_reg__0_n_99\,
      DI(0) => \dout_reg__0_n_100\,
      O(3 downto 0) => \dout_reg__0_0\(11 downto 8),
      S(3) => \ret_V_10_cast_reg_1339[23]_i_2_n_2\,
      S(2) => \ret_V_10_cast_reg_1339[23]_i_3_n_2\,
      S(1) => \ret_V_10_cast_reg_1339[23]_i_4_n_2\,
      S(0) => \ret_V_10_cast_reg_1339[23]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_10_cast_reg_1339_reg[23]_i_1_n_2\,
      CO(3) => \ret_V_10_cast_reg_1339_reg[27]_i_1_n_2\,
      CO(2) => \ret_V_10_cast_reg_1339_reg[27]_i_1_n_3\,
      CO(1) => \ret_V_10_cast_reg_1339_reg[27]_i_1_n_4\,
      CO(0) => \ret_V_10_cast_reg_1339_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_93\,
      DI(2) => \dout_reg__0_n_94\,
      DI(1) => \dout_reg__0_n_95\,
      DI(0) => \dout_reg__0_n_96\,
      O(3 downto 0) => \dout_reg__0_0\(15 downto 12),
      S(3) => \ret_V_10_cast_reg_1339[27]_i_2_n_2\,
      S(2) => \ret_V_10_cast_reg_1339[27]_i_3_n_2\,
      S(1) => \ret_V_10_cast_reg_1339[27]_i_4_n_2\,
      S(0) => \ret_V_10_cast_reg_1339[27]_i_5_n_2\
    );
\ret_V_10_cast_reg_1339_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_10_cast_reg_1339_reg[27]_i_1_n_2\,
      CO(3) => \ret_V_10_cast_reg_1339_reg[31]_i_1_n_2\,
      CO(2) => \ret_V_10_cast_reg_1339_reg[31]_i_1_n_3\,
      CO(1) => \ret_V_10_cast_reg_1339_reg[31]_i_1_n_4\,
      CO(0) => \ret_V_10_cast_reg_1339_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_89\,
      DI(2) => \dout_reg__0_n_90\,
      DI(1) => \dout_reg__0_n_91\,
      DI(0) => \dout_reg__0_n_92\,
      O(3 downto 0) => \dout_reg__0_0\(19 downto 16),
      S(3) => \ret_V_10_cast_reg_1339[31]_i_2_n_2\,
      S(2) => \ret_V_10_cast_reg_1339[31]_i_3_n_2\,
      S(1) => \ret_V_10_cast_reg_1339[31]_i_4_n_2\,
      S(0) => \ret_V_10_cast_reg_1339[31]_i_5_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => O52(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^result_4_fu_702_p3\(31),
      B(16) => \^result_4_fu_702_p3\(31),
      B(15) => \^result_4_fu_702_p3\(31),
      B(14 downto 0) => \^result_4_fu_702_p3\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => done0,
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^result_4_fu_702_p3\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => O52(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(16),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_3(0),
      O => \^result_4_fu_702_p3\(16)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(7),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_2\(3),
      O => \^result_4_fu_702_p3\(7)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(6),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_2\(2),
      O => \^result_4_fu_702_p3\(6)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(5),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_2\(1),
      O => \^result_4_fu_702_p3\(5)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(4),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_2\(0),
      O => \^result_4_fu_702_p3\(4)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(3),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_3\(3),
      O => \^result_4_fu_702_p3\(3)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(2),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_3\(2),
      O => \^result_4_fu_702_p3\(2)
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(1),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_3\(1),
      O => \^result_4_fu_702_p3\(1)
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(0),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_3\(0),
      O => \^result_4_fu_702_p3\(0)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(15),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_0\(3),
      O => \^result_4_fu_702_p3\(15)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(14),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_0\(2),
      O => \^result_4_fu_702_p3\(14)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(13),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_0\(1),
      O => \^result_4_fu_702_p3\(13)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(12),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_0\(0),
      O => \^result_4_fu_702_p3\(12)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(11),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_1\(3),
      O => \^result_4_fu_702_p3\(11)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(10),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_1\(2),
      O => \^result_4_fu_702_p3\(10)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(9),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_1\(1),
      O => \^result_4_fu_702_p3\(9)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(8),
      I1 => or_ln118_reg_1226,
      I2 => \tmp_product__0_1\(0),
      O => \^result_4_fu_702_p3\(8)
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(22),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_2(2),
      O => \^result_4_fu_702_p3\(22)
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(21),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_2(1),
      O => \^result_4_fu_702_p3\(21)
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(20),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_2(0),
      O => \^result_4_fu_702_p3\(20)
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(19),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_3(3),
      O => \^result_4_fu_702_p3\(19)
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(18),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_3(2),
      O => \^result_4_fu_702_p3\(18)
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(17),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_3(1),
      O => \^result_4_fu_702_p3\(17)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(31),
      I1 => or_ln118_reg_1226,
      I2 => O(3),
      O => \^result_4_fu_702_p3\(31)
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(30),
      I1 => or_ln118_reg_1226,
      I2 => O(2),
      O => \^result_4_fu_702_p3\(30)
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(29),
      I1 => or_ln118_reg_1226,
      I2 => O(1),
      O => \^result_4_fu_702_p3\(29)
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(28),
      I1 => or_ln118_reg_1226,
      I2 => O(0),
      O => \^result_4_fu_702_p3\(28)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(27),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_1(3),
      O => \^result_4_fu_702_p3\(27)
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(26),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_1(2),
      O => \^result_4_fu_702_p3\(26)
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(25),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_1(1),
      O => \^result_4_fu_702_p3\(25)
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(24),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_1(0),
      O => \^result_4_fu_702_p3\(24)
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_0(23),
      I1 => or_ln118_reg_1226,
      I2 => tmp_product_2(3),
      O => \^result_4_fu_702_p3\(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1_2 is
  port (
    \dout_reg[15]__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_reg__0_0\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    done0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    result_4_fu_702_p3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O52 : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1_2 : entity is "guitar_effects_mul_32s_32s_48_2_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1_2;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1_2 is
  signal \dout_reg[16]__0_n_2\ : STD_LOGIC;
  signal \dout_reg__0_n_100\ : STD_LOGIC;
  signal \dout_reg__0_n_101\ : STD_LOGIC;
  signal \dout_reg__0_n_102\ : STD_LOGIC;
  signal \dout_reg__0_n_103\ : STD_LOGIC;
  signal \dout_reg__0_n_104\ : STD_LOGIC;
  signal \dout_reg__0_n_105\ : STD_LOGIC;
  signal \dout_reg__0_n_106\ : STD_LOGIC;
  signal \dout_reg__0_n_107\ : STD_LOGIC;
  signal \dout_reg__0_n_60\ : STD_LOGIC;
  signal \dout_reg__0_n_61\ : STD_LOGIC;
  signal \dout_reg__0_n_62\ : STD_LOGIC;
  signal \dout_reg__0_n_63\ : STD_LOGIC;
  signal \dout_reg__0_n_64\ : STD_LOGIC;
  signal \dout_reg__0_n_65\ : STD_LOGIC;
  signal \dout_reg__0_n_66\ : STD_LOGIC;
  signal \dout_reg__0_n_67\ : STD_LOGIC;
  signal \dout_reg__0_n_68\ : STD_LOGIC;
  signal \dout_reg__0_n_69\ : STD_LOGIC;
  signal \dout_reg__0_n_70\ : STD_LOGIC;
  signal \dout_reg__0_n_71\ : STD_LOGIC;
  signal \dout_reg__0_n_72\ : STD_LOGIC;
  signal \dout_reg__0_n_73\ : STD_LOGIC;
  signal \dout_reg__0_n_74\ : STD_LOGIC;
  signal \dout_reg__0_n_75\ : STD_LOGIC;
  signal \dout_reg__0_n_76\ : STD_LOGIC;
  signal \dout_reg__0_n_77\ : STD_LOGIC;
  signal \dout_reg__0_n_78\ : STD_LOGIC;
  signal \dout_reg__0_n_79\ : STD_LOGIC;
  signal \dout_reg__0_n_80\ : STD_LOGIC;
  signal \dout_reg__0_n_81\ : STD_LOGIC;
  signal \dout_reg__0_n_82\ : STD_LOGIC;
  signal \dout_reg__0_n_83\ : STD_LOGIC;
  signal \dout_reg__0_n_84\ : STD_LOGIC;
  signal \dout_reg__0_n_85\ : STD_LOGIC;
  signal \dout_reg__0_n_86\ : STD_LOGIC;
  signal \dout_reg__0_n_87\ : STD_LOGIC;
  signal \dout_reg__0_n_88\ : STD_LOGIC;
  signal \dout_reg__0_n_89\ : STD_LOGIC;
  signal \dout_reg__0_n_90\ : STD_LOGIC;
  signal \dout_reg__0_n_91\ : STD_LOGIC;
  signal \dout_reg__0_n_92\ : STD_LOGIC;
  signal \dout_reg__0_n_93\ : STD_LOGIC;
  signal \dout_reg__0_n_94\ : STD_LOGIC;
  signal \dout_reg__0_n_95\ : STD_LOGIC;
  signal \dout_reg__0_n_96\ : STD_LOGIC;
  signal \dout_reg__0_n_97\ : STD_LOGIC;
  signal \dout_reg__0_n_98\ : STD_LOGIC;
  signal \dout_reg__0_n_99\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal \dout_reg_n_2_[0]\ : STD_LOGIC;
  signal \dout_reg_n_2_[10]\ : STD_LOGIC;
  signal \dout_reg_n_2_[11]\ : STD_LOGIC;
  signal \dout_reg_n_2_[12]\ : STD_LOGIC;
  signal \dout_reg_n_2_[13]\ : STD_LOGIC;
  signal \dout_reg_n_2_[14]\ : STD_LOGIC;
  signal \dout_reg_n_2_[15]\ : STD_LOGIC;
  signal \dout_reg_n_2_[16]\ : STD_LOGIC;
  signal \dout_reg_n_2_[1]\ : STD_LOGIC;
  signal \dout_reg_n_2_[2]\ : STD_LOGIC;
  signal \dout_reg_n_2_[3]\ : STD_LOGIC;
  signal \dout_reg_n_2_[4]\ : STD_LOGIC;
  signal \dout_reg_n_2_[5]\ : STD_LOGIC;
  signal \dout_reg_n_2_[6]\ : STD_LOGIC;
  signal \dout_reg_n_2_[7]\ : STD_LOGIC;
  signal \dout_reg_n_2_[8]\ : STD_LOGIC;
  signal \dout_reg_n_2_[9]\ : STD_LOGIC;
  signal dout_reg_n_60 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_10_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_11_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_12_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_13_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_14_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_15_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_3_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_4_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_5_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_6_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_8_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381[47]_i_9_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_2_n_4\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_2_n_5\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_7_n_2\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_7_n_3\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_7_n_4\ : STD_LOGIC;
  signal \r_V_14_reg_1381_reg[47]_i_7_n_5\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[15]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[15]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[15]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[19]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[19]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[19]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[19]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[23]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[23]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[23]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[23]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[27]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[27]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[27]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[27]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[31]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[31]_i_3_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[31]_i_4_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386[31]_i_5_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \ret_V_9_cast_reg_1386_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dout_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dout_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dout_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dout_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_r_V_14_reg_1381_reg[47]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_r_V_14_reg_1381_reg[47]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_r_V_14_reg_1381_reg[47]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_V_14_reg_1381_reg[47]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute METHODOLOGY_DRC_VIOS of \dout_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_V_14_reg_1381_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \r_V_14_reg_1381_reg[47]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \r_V_14_reg_1381_reg[47]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_9_cast_reg_1386_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_9_cast_reg_1386_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_9_cast_reg_1386_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_9_cast_reg_1386_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \ret_V_9_cast_reg_1386_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => result_4_fu_702_p3(31),
      A(28) => result_4_fu_702_p3(31),
      A(27) => result_4_fu_702_p3(31),
      A(26) => result_4_fu_702_p3(31),
      A(25) => result_4_fu_702_p3(31),
      A(24) => result_4_fu_702_p3(31),
      A(23) => result_4_fu_702_p3(31),
      A(22) => result_4_fu_702_p3(31),
      A(21) => result_4_fu_702_p3(31),
      A(20) => result_4_fu_702_p3(31),
      A(19) => result_4_fu_702_p3(31),
      A(18) => result_4_fu_702_p3(31),
      A(17) => result_4_fu_702_p3(31),
      A(16) => result_4_fu_702_p3(31),
      A(15) => result_4_fu_702_p3(31),
      A(14 downto 0) => result_4_fu_702_p3(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O52(18),
      B(16) => O52(18),
      B(15) => O52(18),
      B(14) => O52(18),
      B(13) => O52(18),
      B(12) => O52(18),
      B(11) => O52(18),
      B(10) => O52(18),
      B(9) => O52(18),
      B(8) => O52(18),
      B(7) => O52(18),
      B(6) => O52(18),
      B(5) => O52(18),
      B(4) => O52(18),
      B(3) => O52(18),
      B(2) => O52(18),
      B(1 downto 0) => O52(18 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_60,
      P(46) => dout_reg_n_61,
      P(45) => dout_reg_n_62,
      P(44) => dout_reg_n_63,
      P(43) => dout_reg_n_64,
      P(42) => dout_reg_n_65,
      P(41) => dout_reg_n_66,
      P(40) => dout_reg_n_67,
      P(39) => dout_reg_n_68,
      P(38) => dout_reg_n_69,
      P(37) => dout_reg_n_70,
      P(36) => dout_reg_n_71,
      P(35) => dout_reg_n_72,
      P(34) => dout_reg_n_73,
      P(33) => dout_reg_n_74,
      P(32) => dout_reg_n_75,
      P(31) => dout_reg_n_76,
      P(30) => dout_reg_n_77,
      P(29) => dout_reg_n_78,
      P(28) => dout_reg_n_79,
      P(27) => dout_reg_n_80,
      P(26) => dout_reg_n_81,
      P(25) => dout_reg_n_82,
      P(24) => dout_reg_n_83,
      P(23) => dout_reg_n_84,
      P(22) => dout_reg_n_85,
      P(21) => dout_reg_n_86,
      P(20) => dout_reg_n_87,
      P(19) => dout_reg_n_88,
      P(18) => dout_reg_n_89,
      P(17) => dout_reg_n_90,
      P(16) => dout_reg_n_91,
      P(15) => dout_reg_n_92,
      P(14) => dout_reg_n_93,
      P(13) => dout_reg_n_94,
      P(12) => dout_reg_n_95,
      P(11) => dout_reg_n_96,
      P(10) => dout_reg_n_97,
      P(9) => dout_reg_n_98,
      P(8) => dout_reg_n_99,
      P(7) => dout_reg_n_100,
      P(6) => dout_reg_n_101,
      P(5) => dout_reg_n_102,
      P(4) => dout_reg_n_103,
      P(3) => dout_reg_n_104,
      P(2) => dout_reg_n_105,
      P(1) => dout_reg_n_106,
      P(0) => dout_reg_n_107,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => tmp_product_n_108,
      PCIN(46) => tmp_product_n_109,
      PCIN(45) => tmp_product_n_110,
      PCIN(44) => tmp_product_n_111,
      PCIN(43) => tmp_product_n_112,
      PCIN(42) => tmp_product_n_113,
      PCIN(41) => tmp_product_n_114,
      PCIN(40) => tmp_product_n_115,
      PCIN(39) => tmp_product_n_116,
      PCIN(38) => tmp_product_n_117,
      PCIN(37) => tmp_product_n_118,
      PCIN(36) => tmp_product_n_119,
      PCIN(35) => tmp_product_n_120,
      PCIN(34) => tmp_product_n_121,
      PCIN(33) => tmp_product_n_122,
      PCIN(32) => tmp_product_n_123,
      PCIN(31) => tmp_product_n_124,
      PCIN(30) => tmp_product_n_125,
      PCIN(29) => tmp_product_n_126,
      PCIN(28) => tmp_product_n_127,
      PCIN(27) => tmp_product_n_128,
      PCIN(26) => tmp_product_n_129,
      PCIN(25) => tmp_product_n_130,
      PCIN(24) => tmp_product_n_131,
      PCIN(23) => tmp_product_n_132,
      PCIN(22) => tmp_product_n_133,
      PCIN(21) => tmp_product_n_134,
      PCIN(20) => tmp_product_n_135,
      PCIN(19) => tmp_product_n_136,
      PCIN(18) => tmp_product_n_137,
      PCIN(17) => tmp_product_n_138,
      PCIN(16) => tmp_product_n_139,
      PCIN(15) => tmp_product_n_140,
      PCIN(14) => tmp_product_n_141,
      PCIN(13) => tmp_product_n_142,
      PCIN(12) => tmp_product_n_143,
      PCIN(11) => tmp_product_n_144,
      PCIN(10) => tmp_product_n_145,
      PCIN(9) => tmp_product_n_146,
      PCIN(8) => tmp_product_n_147,
      PCIN(7) => tmp_product_n_148,
      PCIN(6) => tmp_product_n_149,
      PCIN(5) => tmp_product_n_150,
      PCIN(4) => tmp_product_n_151,
      PCIN(3) => tmp_product_n_152,
      PCIN(2) => tmp_product_n_153,
      PCIN(1) => tmp_product_n_154,
      PCIN(0) => tmp_product_n_155,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_107,
      Q => \dout_reg_n_2_[0]\,
      R => '0'
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_107\,
      Q => \dout_reg[15]__0_0\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_97,
      Q => \dout_reg_n_2_[10]\,
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => \dout_reg[15]__0_0\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_96,
      Q => \dout_reg_n_2_[11]\,
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => \dout_reg[15]__0_0\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_95,
      Q => \dout_reg_n_2_[12]\,
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => \dout_reg[15]__0_0\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_94,
      Q => \dout_reg_n_2_[13]\,
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => \dout_reg[15]__0_0\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_93,
      Q => \dout_reg_n_2_[14]\,
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => \dout_reg[15]__0_0\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_92,
      Q => \dout_reg_n_2_[15]\,
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[15]__0_0\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_91,
      Q => \dout_reg_n_2_[16]\,
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => \dout_reg[16]__0_n_2\,
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_106,
      Q => \dout_reg_n_2_[1]\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_106\,
      Q => \dout_reg[15]__0_0\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_105,
      Q => \dout_reg_n_2_[2]\,
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => \dout_reg[15]__0_0\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_104,
      Q => \dout_reg_n_2_[3]\,
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => \dout_reg[15]__0_0\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_103,
      Q => \dout_reg_n_2_[4]\,
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => \dout_reg[15]__0_0\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_102,
      Q => \dout_reg_n_2_[5]\,
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => \dout_reg[15]__0_0\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_101,
      Q => \dout_reg_n_2_[6]\,
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => \dout_reg[15]__0_0\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_100,
      Q => \dout_reg_n_2_[7]\,
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => \dout_reg[15]__0_0\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_99,
      Q => \dout_reg_n_2_[8]\,
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => \dout_reg[15]__0_0\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => tmp_product_n_98,
      Q => \dout_reg_n_2_[9]\,
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => \dout_reg[15]__0_0\(9),
      R => '0'
    );
\dout_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => result_4_fu_702_p3(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dout_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => O52(18),
      B(16) => O52(18),
      B(15) => O52(18),
      B(14) => O52(18),
      B(13) => O52(18),
      B(12) => O52(18),
      B(11) => O52(18),
      B(10) => O52(18),
      B(9) => O52(18),
      B(8) => O52(18),
      B(7) => O52(18),
      B(6) => O52(18),
      B(5) => O52(18),
      B(4) => O52(18),
      B(3) => O52(18),
      B(2) => O52(18),
      B(1 downto 0) => O52(18 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dout_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dout_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dout_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dout_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_dout_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \dout_reg__0_n_60\,
      P(46) => \dout_reg__0_n_61\,
      P(45) => \dout_reg__0_n_62\,
      P(44) => \dout_reg__0_n_63\,
      P(43) => \dout_reg__0_n_64\,
      P(42) => \dout_reg__0_n_65\,
      P(41) => \dout_reg__0_n_66\,
      P(40) => \dout_reg__0_n_67\,
      P(39) => \dout_reg__0_n_68\,
      P(38) => \dout_reg__0_n_69\,
      P(37) => \dout_reg__0_n_70\,
      P(36) => \dout_reg__0_n_71\,
      P(35) => \dout_reg__0_n_72\,
      P(34) => \dout_reg__0_n_73\,
      P(33) => \dout_reg__0_n_74\,
      P(32) => \dout_reg__0_n_75\,
      P(31) => \dout_reg__0_n_76\,
      P(30) => \dout_reg__0_n_77\,
      P(29) => \dout_reg__0_n_78\,
      P(28) => \dout_reg__0_n_79\,
      P(27) => \dout_reg__0_n_80\,
      P(26) => \dout_reg__0_n_81\,
      P(25) => \dout_reg__0_n_82\,
      P(24) => \dout_reg__0_n_83\,
      P(23) => \dout_reg__0_n_84\,
      P(22) => \dout_reg__0_n_85\,
      P(21) => \dout_reg__0_n_86\,
      P(20) => \dout_reg__0_n_87\,
      P(19) => \dout_reg__0_n_88\,
      P(18) => \dout_reg__0_n_89\,
      P(17) => \dout_reg__0_n_90\,
      P(16) => \dout_reg__0_n_91\,
      P(15) => \dout_reg__0_n_92\,
      P(14) => \dout_reg__0_n_93\,
      P(13) => \dout_reg__0_n_94\,
      P(12) => \dout_reg__0_n_95\,
      P(11) => \dout_reg__0_n_96\,
      P(10) => \dout_reg__0_n_97\,
      P(9) => \dout_reg__0_n_98\,
      P(8) => \dout_reg__0_n_99\,
      P(7) => \dout_reg__0_n_100\,
      P(6) => \dout_reg__0_n_101\,
      P(5) => \dout_reg__0_n_102\,
      P(4) => \dout_reg__0_n_103\,
      P(3) => \dout_reg__0_n_104\,
      P(2) => \dout_reg__0_n_105\,
      P(1) => \dout_reg__0_n_106\,
      P(0) => \dout_reg__0_n_107\,
      PATTERNBDETECT => \NLW_dout_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dout_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__0_n_108\,
      PCIN(46) => \tmp_product__0_n_109\,
      PCIN(45) => \tmp_product__0_n_110\,
      PCIN(44) => \tmp_product__0_n_111\,
      PCIN(43) => \tmp_product__0_n_112\,
      PCIN(42) => \tmp_product__0_n_113\,
      PCIN(41) => \tmp_product__0_n_114\,
      PCIN(40) => \tmp_product__0_n_115\,
      PCIN(39) => \tmp_product__0_n_116\,
      PCIN(38) => \tmp_product__0_n_117\,
      PCIN(37) => \tmp_product__0_n_118\,
      PCIN(36) => \tmp_product__0_n_119\,
      PCIN(35) => \tmp_product__0_n_120\,
      PCIN(34) => \tmp_product__0_n_121\,
      PCIN(33) => \tmp_product__0_n_122\,
      PCIN(32) => \tmp_product__0_n_123\,
      PCIN(31) => \tmp_product__0_n_124\,
      PCIN(30) => \tmp_product__0_n_125\,
      PCIN(29) => \tmp_product__0_n_126\,
      PCIN(28) => \tmp_product__0_n_127\,
      PCIN(27) => \tmp_product__0_n_128\,
      PCIN(26) => \tmp_product__0_n_129\,
      PCIN(25) => \tmp_product__0_n_130\,
      PCIN(24) => \tmp_product__0_n_131\,
      PCIN(23) => \tmp_product__0_n_132\,
      PCIN(22) => \tmp_product__0_n_133\,
      PCIN(21) => \tmp_product__0_n_134\,
      PCIN(20) => \tmp_product__0_n_135\,
      PCIN(19) => \tmp_product__0_n_136\,
      PCIN(18) => \tmp_product__0_n_137\,
      PCIN(17) => \tmp_product__0_n_138\,
      PCIN(16) => \tmp_product__0_n_139\,
      PCIN(15) => \tmp_product__0_n_140\,
      PCIN(14) => \tmp_product__0_n_141\,
      PCIN(13) => \tmp_product__0_n_142\,
      PCIN(12) => \tmp_product__0_n_143\,
      PCIN(11) => \tmp_product__0_n_144\,
      PCIN(10) => \tmp_product__0_n_145\,
      PCIN(9) => \tmp_product__0_n_146\,
      PCIN(8) => \tmp_product__0_n_147\,
      PCIN(7) => \tmp_product__0_n_148\,
      PCIN(6) => \tmp_product__0_n_149\,
      PCIN(5) => \tmp_product__0_n_150\,
      PCIN(4) => \tmp_product__0_n_151\,
      PCIN(3) => \tmp_product__0_n_152\,
      PCIN(2) => \tmp_product__0_n_153\,
      PCIN(1) => \tmp_product__0_n_154\,
      PCIN(0) => \tmp_product__0_n_155\,
      PCOUT(47 downto 0) => \NLW_dout_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dout_reg__0_UNDERFLOW_UNCONNECTED\
    );
\r_V_14_reg_1381[47]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_83\,
      I1 => dout_reg_n_100,
      O => \r_V_14_reg_1381[47]_i_10_n_2\
    );
\r_V_14_reg_1381[47]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_84\,
      I1 => dout_reg_n_101,
      O => \r_V_14_reg_1381[47]_i_11_n_2\
    );
\r_V_14_reg_1381[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_85\,
      I1 => dout_reg_n_102,
      O => \r_V_14_reg_1381[47]_i_12_n_2\
    );
\r_V_14_reg_1381[47]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_86\,
      I1 => dout_reg_n_103,
      O => \r_V_14_reg_1381[47]_i_13_n_2\
    );
\r_V_14_reg_1381[47]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_87\,
      I1 => dout_reg_n_104,
      O => \r_V_14_reg_1381[47]_i_14_n_2\
    );
\r_V_14_reg_1381[47]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_88\,
      I1 => dout_reg_n_105,
      O => \r_V_14_reg_1381[47]_i_15_n_2\
    );
\r_V_14_reg_1381[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_77\,
      I1 => dout_reg_n_94,
      O => \r_V_14_reg_1381[47]_i_3_n_2\
    );
\r_V_14_reg_1381[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_78\,
      I1 => dout_reg_n_95,
      O => \r_V_14_reg_1381[47]_i_4_n_2\
    );
\r_V_14_reg_1381[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_79\,
      I1 => dout_reg_n_96,
      O => \r_V_14_reg_1381[47]_i_5_n_2\
    );
\r_V_14_reg_1381[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_80\,
      I1 => dout_reg_n_97,
      O => \r_V_14_reg_1381[47]_i_6_n_2\
    );
\r_V_14_reg_1381[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_81\,
      I1 => dout_reg_n_98,
      O => \r_V_14_reg_1381[47]_i_8_n_2\
    );
\r_V_14_reg_1381[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_82\,
      I1 => dout_reg_n_99,
      O => \r_V_14_reg_1381[47]_i_9_n_2\
    );
\r_V_14_reg_1381_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_14_reg_1381_reg[47]_i_2_n_2\,
      CO(3) => \NLW_r_V_14_reg_1381_reg[47]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_14_reg_1381_reg[47]_i_1_n_3\,
      CO(1) => \r_V_14_reg_1381_reg[47]_i_1_n_4\,
      CO(0) => \r_V_14_reg_1381_reg[47]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout_reg__0_n_78\,
      DI(1) => \dout_reg__0_n_79\,
      DI(0) => \dout_reg__0_n_80\,
      O(3) => \dout_reg__0_0\(20),
      O(2 downto 0) => \NLW_r_V_14_reg_1381_reg[47]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \r_V_14_reg_1381[47]_i_3_n_2\,
      S(2) => \r_V_14_reg_1381[47]_i_4_n_2\,
      S(1) => \r_V_14_reg_1381[47]_i_5_n_2\,
      S(0) => \r_V_14_reg_1381[47]_i_6_n_2\
    );
\r_V_14_reg_1381_reg[47]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_V_14_reg_1381_reg[47]_i_7_n_2\,
      CO(3) => \r_V_14_reg_1381_reg[47]_i_2_n_2\,
      CO(2) => \r_V_14_reg_1381_reg[47]_i_2_n_3\,
      CO(1) => \r_V_14_reg_1381_reg[47]_i_2_n_4\,
      CO(0) => \r_V_14_reg_1381_reg[47]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_81\,
      DI(2) => \dout_reg__0_n_82\,
      DI(1) => \dout_reg__0_n_83\,
      DI(0) => \dout_reg__0_n_84\,
      O(3 downto 0) => \NLW_r_V_14_reg_1381_reg[47]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_V_14_reg_1381[47]_i_8_n_2\,
      S(2) => \r_V_14_reg_1381[47]_i_9_n_2\,
      S(1) => \r_V_14_reg_1381[47]_i_10_n_2\,
      S(0) => \r_V_14_reg_1381[47]_i_11_n_2\
    );
\r_V_14_reg_1381_reg[47]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_9_cast_reg_1386_reg[31]_i_1_n_2\,
      CO(3) => \r_V_14_reg_1381_reg[47]_i_7_n_2\,
      CO(2) => \r_V_14_reg_1381_reg[47]_i_7_n_3\,
      CO(1) => \r_V_14_reg_1381_reg[47]_i_7_n_4\,
      CO(0) => \r_V_14_reg_1381_reg[47]_i_7_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_85\,
      DI(2) => \dout_reg__0_n_86\,
      DI(1) => \dout_reg__0_n_87\,
      DI(0) => \dout_reg__0_n_88\,
      O(3 downto 0) => \NLW_r_V_14_reg_1381_reg[47]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \r_V_14_reg_1381[47]_i_12_n_2\,
      S(2) => \r_V_14_reg_1381[47]_i_13_n_2\,
      S(1) => \r_V_14_reg_1381[47]_i_14_n_2\,
      S(0) => \r_V_14_reg_1381[47]_i_15_n_2\
    );
\ret_V_9_cast_reg_1386[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_105\,
      I1 => \dout_reg_n_2_[2]\,
      O => \ret_V_9_cast_reg_1386[15]_i_2_n_2\
    );
\ret_V_9_cast_reg_1386[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_106\,
      I1 => \dout_reg_n_2_[1]\,
      O => \ret_V_9_cast_reg_1386[15]_i_3_n_2\
    );
\ret_V_9_cast_reg_1386[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_107\,
      I1 => \dout_reg_n_2_[0]\,
      O => \ret_V_9_cast_reg_1386[15]_i_4_n_2\
    );
\ret_V_9_cast_reg_1386[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_101\,
      I1 => \dout_reg_n_2_[6]\,
      O => \ret_V_9_cast_reg_1386[19]_i_2_n_2\
    );
\ret_V_9_cast_reg_1386[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_102\,
      I1 => \dout_reg_n_2_[5]\,
      O => \ret_V_9_cast_reg_1386[19]_i_3_n_2\
    );
\ret_V_9_cast_reg_1386[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_103\,
      I1 => \dout_reg_n_2_[4]\,
      O => \ret_V_9_cast_reg_1386[19]_i_4_n_2\
    );
\ret_V_9_cast_reg_1386[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_104\,
      I1 => \dout_reg_n_2_[3]\,
      O => \ret_V_9_cast_reg_1386[19]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_97\,
      I1 => \dout_reg_n_2_[10]\,
      O => \ret_V_9_cast_reg_1386[23]_i_2_n_2\
    );
\ret_V_9_cast_reg_1386[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_98\,
      I1 => \dout_reg_n_2_[9]\,
      O => \ret_V_9_cast_reg_1386[23]_i_3_n_2\
    );
\ret_V_9_cast_reg_1386[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_99\,
      I1 => \dout_reg_n_2_[8]\,
      O => \ret_V_9_cast_reg_1386[23]_i_4_n_2\
    );
\ret_V_9_cast_reg_1386[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_100\,
      I1 => \dout_reg_n_2_[7]\,
      O => \ret_V_9_cast_reg_1386[23]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_93\,
      I1 => \dout_reg_n_2_[14]\,
      O => \ret_V_9_cast_reg_1386[27]_i_2_n_2\
    );
\ret_V_9_cast_reg_1386[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_94\,
      I1 => \dout_reg_n_2_[13]\,
      O => \ret_V_9_cast_reg_1386[27]_i_3_n_2\
    );
\ret_V_9_cast_reg_1386[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_95\,
      I1 => \dout_reg_n_2_[12]\,
      O => \ret_V_9_cast_reg_1386[27]_i_4_n_2\
    );
\ret_V_9_cast_reg_1386[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_96\,
      I1 => \dout_reg_n_2_[11]\,
      O => \ret_V_9_cast_reg_1386[27]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_89\,
      I1 => dout_reg_n_106,
      O => \ret_V_9_cast_reg_1386[31]_i_2_n_2\
    );
\ret_V_9_cast_reg_1386[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_90\,
      I1 => dout_reg_n_107,
      O => \ret_V_9_cast_reg_1386[31]_i_3_n_2\
    );
\ret_V_9_cast_reg_1386[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_91\,
      I1 => \dout_reg_n_2_[16]\,
      O => \ret_V_9_cast_reg_1386[31]_i_4_n_2\
    );
\ret_V_9_cast_reg_1386[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dout_reg__0_n_92\,
      I1 => \dout_reg_n_2_[15]\,
      O => \ret_V_9_cast_reg_1386[31]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_V_9_cast_reg_1386_reg[15]_i_1_n_2\,
      CO(2) => \ret_V_9_cast_reg_1386_reg[15]_i_1_n_3\,
      CO(1) => \ret_V_9_cast_reg_1386_reg[15]_i_1_n_4\,
      CO(0) => \ret_V_9_cast_reg_1386_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_105\,
      DI(2) => \dout_reg__0_n_106\,
      DI(1) => \dout_reg__0_n_107\,
      DI(0) => '0',
      O(3 downto 0) => \dout_reg__0_0\(3 downto 0),
      S(3) => \ret_V_9_cast_reg_1386[15]_i_2_n_2\,
      S(2) => \ret_V_9_cast_reg_1386[15]_i_3_n_2\,
      S(1) => \ret_V_9_cast_reg_1386[15]_i_4_n_2\,
      S(0) => \dout_reg[16]__0_n_2\
    );
\ret_V_9_cast_reg_1386_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_9_cast_reg_1386_reg[15]_i_1_n_2\,
      CO(3) => \ret_V_9_cast_reg_1386_reg[19]_i_1_n_2\,
      CO(2) => \ret_V_9_cast_reg_1386_reg[19]_i_1_n_3\,
      CO(1) => \ret_V_9_cast_reg_1386_reg[19]_i_1_n_4\,
      CO(0) => \ret_V_9_cast_reg_1386_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_101\,
      DI(2) => \dout_reg__0_n_102\,
      DI(1) => \dout_reg__0_n_103\,
      DI(0) => \dout_reg__0_n_104\,
      O(3 downto 0) => \dout_reg__0_0\(7 downto 4),
      S(3) => \ret_V_9_cast_reg_1386[19]_i_2_n_2\,
      S(2) => \ret_V_9_cast_reg_1386[19]_i_3_n_2\,
      S(1) => \ret_V_9_cast_reg_1386[19]_i_4_n_2\,
      S(0) => \ret_V_9_cast_reg_1386[19]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_9_cast_reg_1386_reg[19]_i_1_n_2\,
      CO(3) => \ret_V_9_cast_reg_1386_reg[23]_i_1_n_2\,
      CO(2) => \ret_V_9_cast_reg_1386_reg[23]_i_1_n_3\,
      CO(1) => \ret_V_9_cast_reg_1386_reg[23]_i_1_n_4\,
      CO(0) => \ret_V_9_cast_reg_1386_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_97\,
      DI(2) => \dout_reg__0_n_98\,
      DI(1) => \dout_reg__0_n_99\,
      DI(0) => \dout_reg__0_n_100\,
      O(3 downto 0) => \dout_reg__0_0\(11 downto 8),
      S(3) => \ret_V_9_cast_reg_1386[23]_i_2_n_2\,
      S(2) => \ret_V_9_cast_reg_1386[23]_i_3_n_2\,
      S(1) => \ret_V_9_cast_reg_1386[23]_i_4_n_2\,
      S(0) => \ret_V_9_cast_reg_1386[23]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_9_cast_reg_1386_reg[23]_i_1_n_2\,
      CO(3) => \ret_V_9_cast_reg_1386_reg[27]_i_1_n_2\,
      CO(2) => \ret_V_9_cast_reg_1386_reg[27]_i_1_n_3\,
      CO(1) => \ret_V_9_cast_reg_1386_reg[27]_i_1_n_4\,
      CO(0) => \ret_V_9_cast_reg_1386_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_93\,
      DI(2) => \dout_reg__0_n_94\,
      DI(1) => \dout_reg__0_n_95\,
      DI(0) => \dout_reg__0_n_96\,
      O(3 downto 0) => \dout_reg__0_0\(15 downto 12),
      S(3) => \ret_V_9_cast_reg_1386[27]_i_2_n_2\,
      S(2) => \ret_V_9_cast_reg_1386[27]_i_3_n_2\,
      S(1) => \ret_V_9_cast_reg_1386[27]_i_4_n_2\,
      S(0) => \ret_V_9_cast_reg_1386[27]_i_5_n_2\
    );
\ret_V_9_cast_reg_1386_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_9_cast_reg_1386_reg[27]_i_1_n_2\,
      CO(3) => \ret_V_9_cast_reg_1386_reg[31]_i_1_n_2\,
      CO(2) => \ret_V_9_cast_reg_1386_reg[31]_i_1_n_3\,
      CO(1) => \ret_V_9_cast_reg_1386_reg[31]_i_1_n_4\,
      CO(0) => \ret_V_9_cast_reg_1386_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg__0_n_89\,
      DI(2) => \dout_reg__0_n_90\,
      DI(1) => \dout_reg__0_n_91\,
      DI(0) => \dout_reg__0_n_92\,
      O(3 downto 0) => \dout_reg__0_0\(19 downto 16),
      S(3) => \ret_V_9_cast_reg_1386[31]_i_2_n_2\,
      S(2) => \ret_V_9_cast_reg_1386[31]_i_3_n_2\,
      S(1) => \ret_V_9_cast_reg_1386[31]_i_4_n_2\,
      S(0) => \ret_V_9_cast_reg_1386[31]_i_5_n_2\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => O52(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => result_4_fu_702_p3(31),
      B(16) => result_4_fu_702_p3(31),
      B(15) => result_4_fu_702_p3(31),
      B(14 downto 0) => result_4_fu_702_p3(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => done0,
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_60,
      P(46) => tmp_product_n_61,
      P(45) => tmp_product_n_62,
      P(44) => tmp_product_n_63,
      P(43) => tmp_product_n_64,
      P(42) => tmp_product_n_65,
      P(41) => tmp_product_n_66,
      P(40) => tmp_product_n_67,
      P(39) => tmp_product_n_68,
      P(38) => tmp_product_n_69,
      P(37) => tmp_product_n_70,
      P(36) => tmp_product_n_71,
      P(35) => tmp_product_n_72,
      P(34) => tmp_product_n_73,
      P(33) => tmp_product_n_74,
      P(32) => tmp_product_n_75,
      P(31) => tmp_product_n_76,
      P(30) => tmp_product_n_77,
      P(29) => tmp_product_n_78,
      P(28) => tmp_product_n_79,
      P(27) => tmp_product_n_80,
      P(26) => tmp_product_n_81,
      P(25) => tmp_product_n_82,
      P(24) => tmp_product_n_83,
      P(23) => tmp_product_n_84,
      P(22) => tmp_product_n_85,
      P(21) => tmp_product_n_86,
      P(20) => tmp_product_n_87,
      P(19) => tmp_product_n_88,
      P(18) => tmp_product_n_89,
      P(17) => tmp_product_n_90,
      P(16) => tmp_product_n_91,
      P(15) => tmp_product_n_92,
      P(14) => tmp_product_n_93,
      P(13) => tmp_product_n_94,
      P(12) => tmp_product_n_95,
      P(11) => tmp_product_n_96,
      P(10) => tmp_product_n_97,
      P(9) => tmp_product_n_98,
      P(8) => tmp_product_n_99,
      P(7) => tmp_product_n_100,
      P(6) => tmp_product_n_101,
      P(5) => tmp_product_n_102,
      P(4) => tmp_product_n_103,
      P(3) => tmp_product_n_104,
      P(2) => tmp_product_n_105,
      P(1) => tmp_product_n_106,
      P(0) => tmp_product_n_107,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_108,
      PCOUT(46) => tmp_product_n_109,
      PCOUT(45) => tmp_product_n_110,
      PCOUT(44) => tmp_product_n_111,
      PCOUT(43) => tmp_product_n_112,
      PCOUT(42) => tmp_product_n_113,
      PCOUT(41) => tmp_product_n_114,
      PCOUT(40) => tmp_product_n_115,
      PCOUT(39) => tmp_product_n_116,
      PCOUT(38) => tmp_product_n_117,
      PCOUT(37) => tmp_product_n_118,
      PCOUT(36) => tmp_product_n_119,
      PCOUT(35) => tmp_product_n_120,
      PCOUT(34) => tmp_product_n_121,
      PCOUT(33) => tmp_product_n_122,
      PCOUT(32) => tmp_product_n_123,
      PCOUT(31) => tmp_product_n_124,
      PCOUT(30) => tmp_product_n_125,
      PCOUT(29) => tmp_product_n_126,
      PCOUT(28) => tmp_product_n_127,
      PCOUT(27) => tmp_product_n_128,
      PCOUT(26) => tmp_product_n_129,
      PCOUT(25) => tmp_product_n_130,
      PCOUT(24) => tmp_product_n_131,
      PCOUT(23) => tmp_product_n_132,
      PCOUT(22) => tmp_product_n_133,
      PCOUT(21) => tmp_product_n_134,
      PCOUT(20) => tmp_product_n_135,
      PCOUT(19) => tmp_product_n_136,
      PCOUT(18) => tmp_product_n_137,
      PCOUT(17) => tmp_product_n_138,
      PCOUT(16) => tmp_product_n_139,
      PCOUT(15) => tmp_product_n_140,
      PCOUT(14) => tmp_product_n_141,
      PCOUT(13) => tmp_product_n_142,
      PCOUT(12) => tmp_product_n_143,
      PCOUT(11) => tmp_product_n_144,
      PCOUT(10) => tmp_product_n_145,
      PCOUT(9) => tmp_product_n_146,
      PCOUT(8) => tmp_product_n_147,
      PCOUT(7) => tmp_product_n_148,
      PCOUT(6) => tmp_product_n_149,
      PCOUT(5) => tmp_product_n_150,
      PCOUT(4) => tmp_product_n_151,
      PCOUT(3) => tmp_product_n_152,
      PCOUT(2) => tmp_product_n_153,
      PCOUT(1) => tmp_product_n_154,
      PCOUT(0) => tmp_product_n_155,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => result_4_fu_702_p3(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => O52(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => done0,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_60\,
      P(46) => \tmp_product__0_n_61\,
      P(45) => \tmp_product__0_n_62\,
      P(44) => \tmp_product__0_n_63\,
      P(43) => \tmp_product__0_n_64\,
      P(42) => \tmp_product__0_n_65\,
      P(41) => \tmp_product__0_n_66\,
      P(40) => \tmp_product__0_n_67\,
      P(39) => \tmp_product__0_n_68\,
      P(38) => \tmp_product__0_n_69\,
      P(37) => \tmp_product__0_n_70\,
      P(36) => \tmp_product__0_n_71\,
      P(35) => \tmp_product__0_n_72\,
      P(34) => \tmp_product__0_n_73\,
      P(33) => \tmp_product__0_n_74\,
      P(32) => \tmp_product__0_n_75\,
      P(31) => \tmp_product__0_n_76\,
      P(30) => \tmp_product__0_n_77\,
      P(29) => \tmp_product__0_n_78\,
      P(28) => \tmp_product__0_n_79\,
      P(27) => \tmp_product__0_n_80\,
      P(26) => \tmp_product__0_n_81\,
      P(25) => \tmp_product__0_n_82\,
      P(24) => \tmp_product__0_n_83\,
      P(23) => \tmp_product__0_n_84\,
      P(22) => \tmp_product__0_n_85\,
      P(21) => \tmp_product__0_n_86\,
      P(20) => \tmp_product__0_n_87\,
      P(19) => \tmp_product__0_n_88\,
      P(18) => \tmp_product__0_n_89\,
      P(17) => \tmp_product__0_n_90\,
      P(16) => \tmp_product__0_n_91\,
      P(15) => \tmp_product__0_n_92\,
      P(14) => \tmp_product__0_n_93\,
      P(13) => \tmp_product__0_n_94\,
      P(12) => \tmp_product__0_n_95\,
      P(11) => \tmp_product__0_n_96\,
      P(10) => \tmp_product__0_n_97\,
      P(9) => \tmp_product__0_n_98\,
      P(8) => \tmp_product__0_n_99\,
      P(7) => \tmp_product__0_n_100\,
      P(6) => \tmp_product__0_n_101\,
      P(5) => \tmp_product__0_n_102\,
      P(4) => \tmp_product__0_n_103\,
      P(3) => \tmp_product__0_n_104\,
      P(2) => \tmp_product__0_n_105\,
      P(1) => \tmp_product__0_n_106\,
      P(0) => \tmp_product__0_n_107\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_108\,
      PCOUT(46) => \tmp_product__0_n_109\,
      PCOUT(45) => \tmp_product__0_n_110\,
      PCOUT(44) => \tmp_product__0_n_111\,
      PCOUT(43) => \tmp_product__0_n_112\,
      PCOUT(42) => \tmp_product__0_n_113\,
      PCOUT(41) => \tmp_product__0_n_114\,
      PCOUT(40) => \tmp_product__0_n_115\,
      PCOUT(39) => \tmp_product__0_n_116\,
      PCOUT(38) => \tmp_product__0_n_117\,
      PCOUT(37) => \tmp_product__0_n_118\,
      PCOUT(36) => \tmp_product__0_n_119\,
      PCOUT(35) => \tmp_product__0_n_120\,
      PCOUT(34) => \tmp_product__0_n_121\,
      PCOUT(33) => \tmp_product__0_n_122\,
      PCOUT(32) => \tmp_product__0_n_123\,
      PCOUT(31) => \tmp_product__0_n_124\,
      PCOUT(30) => \tmp_product__0_n_125\,
      PCOUT(29) => \tmp_product__0_n_126\,
      PCOUT(28) => \tmp_product__0_n_127\,
      PCOUT(27) => \tmp_product__0_n_128\,
      PCOUT(26) => \tmp_product__0_n_129\,
      PCOUT(25) => \tmp_product__0_n_130\,
      PCOUT(24) => \tmp_product__0_n_131\,
      PCOUT(23) => \tmp_product__0_n_132\,
      PCOUT(22) => \tmp_product__0_n_133\,
      PCOUT(21) => \tmp_product__0_n_134\,
      PCOUT(20) => \tmp_product__0_n_135\,
      PCOUT(19) => \tmp_product__0_n_136\,
      PCOUT(18) => \tmp_product__0_n_137\,
      PCOUT(17) => \tmp_product__0_n_138\,
      PCOUT(16) => \tmp_product__0_n_139\,
      PCOUT(15) => \tmp_product__0_n_140\,
      PCOUT(14) => \tmp_product__0_n_141\,
      PCOUT(13) => \tmp_product__0_n_142\,
      PCOUT(12) => \tmp_product__0_n_143\,
      PCOUT(11) => \tmp_product__0_n_144\,
      PCOUT(10) => \tmp_product__0_n_145\,
      PCOUT(9) => \tmp_product__0_n_146\,
      PCOUT(8) => \tmp_product__0_n_147\,
      PCOUT(7) => \tmp_product__0_n_148\,
      PCOUT(6) => \tmp_product__0_n_149\,
      PCOUT(5) => \tmp_product__0_n_150\,
      PCOUT(4) => \tmp_product__0_n_151\,
      PCOUT(3) => \tmp_product__0_n_152\,
      PCOUT(2) => \tmp_product__0_n_153\,
      PCOUT(1) => \tmp_product__0_n_154\,
      PCOUT(0) => \tmp_product__0_n_155\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both is
  port (
    INPUT_r_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID_int_regslice : out STD_LOGIC;
    or_ln118_fu_569_p2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_fu_541_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    r_V_3_fu_536_p2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ack_in : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \or_ln118_reg_1226_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rev_reg_1133 : in STD_LOGIC;
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both : entity is "guitar_effects_regslice_both";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_2 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_2 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep__0_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_2 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_2 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_2\ : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^input_r_tdata_int_regslice\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^input_r_tvalid_int_regslice\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal \dout_reg_i_10__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_10_n_2 : STD_LOGIC;
  signal \dout_reg_i_11__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_11_n_2 : STD_LOGIC;
  signal \dout_reg_i_12__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_12_n_2 : STD_LOGIC;
  signal \dout_reg_i_13__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_13_n_2 : STD_LOGIC;
  signal \dout_reg_i_14__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_14_n_2 : STD_LOGIC;
  signal \dout_reg_i_15__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_15_n_2 : STD_LOGIC;
  signal \dout_reg_i_16__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_16_n_2 : STD_LOGIC;
  signal \dout_reg_i_17__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_17_n_2 : STD_LOGIC;
  signal \dout_reg_i_18__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_18_n_2 : STD_LOGIC;
  signal \dout_reg_i_19__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_19_n_2 : STD_LOGIC;
  signal \dout_reg_i_1__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_1__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_1_n_3 : STD_LOGIC;
  signal dout_reg_i_1_n_4 : STD_LOGIC;
  signal dout_reg_i_1_n_5 : STD_LOGIC;
  signal \dout_reg_i_20__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_20_n_2 : STD_LOGIC;
  signal \dout_reg_i_21__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_21_n_2 : STD_LOGIC;
  signal \dout_reg_i_22__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_22_n_2 : STD_LOGIC;
  signal \dout_reg_i_23__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_23_n_2 : STD_LOGIC;
  signal \dout_reg_i_24__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_24_n_2 : STD_LOGIC;
  signal \dout_reg_i_25__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_25_n_2 : STD_LOGIC;
  signal \dout_reg_i_26__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_26_n_2 : STD_LOGIC;
  signal \dout_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_2__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_2_n_2 : STD_LOGIC;
  signal dout_reg_i_2_n_3 : STD_LOGIC;
  signal dout_reg_i_2_n_4 : STD_LOGIC;
  signal dout_reg_i_2_n_5 : STD_LOGIC;
  signal \dout_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_4\ : STD_LOGIC;
  signal \dout_reg_i_3__0_n_5\ : STD_LOGIC;
  signal dout_reg_i_3_n_2 : STD_LOGIC;
  signal dout_reg_i_3_n_3 : STD_LOGIC;
  signal dout_reg_i_3_n_4 : STD_LOGIC;
  signal dout_reg_i_3_n_5 : STD_LOGIC;
  signal \dout_reg_i_4__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_4_n_2 : STD_LOGIC;
  signal \dout_reg_i_5__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_5_n_2 : STD_LOGIC;
  signal \dout_reg_i_6__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_6_n_2 : STD_LOGIC;
  signal \dout_reg_i_7__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_7_n_2 : STD_LOGIC;
  signal \dout_reg_i_8__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_8_n_2 : STD_LOGIC;
  signal \dout_reg_i_9__0_n_2\ : STD_LOGIC;
  signal dout_reg_i_9_n_2 : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_29_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_30_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_31_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_32_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_33_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_34_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_35_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_36_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln116_reg_1211_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln118_fu_552_p2 : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_10_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_11_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_13_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_14_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_15_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_16_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_17_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_18_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_19_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_20_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_22_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_23_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_24_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_25_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_26_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_27_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_28_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_29_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_30_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_31_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_32_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_33_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_34_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_35_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_36_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_37_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_4_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_5_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_6_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_7_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_8_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226[0]_i_9_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \or_ln118_reg_1226_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_product_i_10__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_10__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_11__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_12__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_13__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_14__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_15__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_16__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_1__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_1__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_20__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_23_n_2 : STD_LOGIC;
  signal \tmp_product_i_24__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_24_n_2 : STD_LOGIC;
  signal \tmp_product_i_25__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_25__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_26__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_27__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_28__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_29__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_2__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_2__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_2__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_2__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_30__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_30__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_31__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_32__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_33__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_34__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_35__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_35__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_36__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_36__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_37__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_37__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_38__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_38__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_39__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_39__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_3__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_3__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_3__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_3__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_40__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_40__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_41__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_41__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_42__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_42_n_2 : STD_LOGIC;
  signal \tmp_product_i_43__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_43_n_2 : STD_LOGIC;
  signal \tmp_product_i_44__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_44_n_2 : STD_LOGIC;
  signal \tmp_product_i_45__1_n_2\ : STD_LOGIC;
  signal tmp_product_i_45_n_2 : STD_LOGIC;
  signal \tmp_product_i_4__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_4__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_4__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_4__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_4__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_6__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_6__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_7__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_8__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_9__1_n_2\ : STD_LOGIC;
  signal NLW_dout_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dout_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln116_reg_1211_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_1211_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_1211_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln116_reg_1211_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_1226_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_1226_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_1226_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_ln118_reg_1226_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair114";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of dout_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of dout_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of dout_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of \dout_reg_i_3__0\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_1211_reg[0]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln116_reg_1211_reg[0]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_1211_reg[0]_i_11\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln116_reg_1211_reg[0]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_1211_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln116_reg_1211_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \icmp_ln116_reg_1211_reg[0]_i_20\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \icmp_ln116_reg_1211_reg[0]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_1226_reg[0]_i_12\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \or_ln118_reg_1226_reg[0]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_1226_reg[0]_i_2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \or_ln118_reg_1226_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_1226_reg[0]_i_21\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \or_ln118_reg_1226_reg[0]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \or_ln118_reg_1226_reg[0]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \or_ln118_reg_1226_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[11]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[15]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[16]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[17]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[18]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[21]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[22]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[24]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[25]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[26]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[27]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[29]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[30]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[31]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[4]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[8]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_data_V_1_reg_1177[9]_i_1\ : label is "soft_lutpair116";
  attribute ADDER_THRESHOLD of \tmp_product_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_3__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_4__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_4__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_5__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_5__2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  INPUT_r_TDATA_int_regslice(31 downto 0) <= \^input_r_tdata_int_regslice\(31 downto 0);
  INPUT_r_TVALID_int_regslice <= \^input_r_tvalid_int_regslice\;
  ack_in <= \^ack_in\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_2\,
      D => INPUT_r_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_rd_reg_0(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => B_V_data_1_sel_rd_i_1_n_2
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_2,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_2,
      Q => B_V_data_1_sel_rd_reg_rep_n_2,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep__0_i_1_n_2\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_rd_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_rd_reg_0(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \B_V_data_1_sel_rd_rep__0_i_1_n_2\
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_rd_reg_0(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => B_V_data_1_sel_rd_rep_i_1_n_2
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_2
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_2,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_rd_reg_0(0),
      I2 => INPUT_r_TVALID,
      I3 => \^ack_in\,
      I4 => \^input_r_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_2\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_rd_reg_0(0),
      I2 => \^ack_in\,
      I3 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_2\,
      Q => \^input_r_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_2\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_0(0),
      I1 => \^input_r_tvalid_int_regslice\,
      O => D(0)
    );
dout_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => dout_reg_i_2_n_2,
      CO(3) => NLW_dout_reg_i_1_CO_UNCONNECTED(3),
      CO(2) => dout_reg_i_1_n_3,
      CO(1) => dout_reg_i_1_n_4,
      CO(0) => dout_reg_i_1_n_5,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_i_4_n_2,
      DI(1) => dout_reg_i_5_n_2,
      DI(0) => dout_reg_i_6_n_2,
      O(3 downto 0) => r_V_fu_541_p2(31 downto 28),
      S(3) => dout_reg_i_7_n_2,
      S(2) => dout_reg_i_8_n_2,
      S(1) => dout_reg_i_9_n_2,
      S(0) => dout_reg_i_10_n_2
    );
dout_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(28),
      O => dout_reg_i_10_n_2
    );
\dout_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_payload_B(28),
      I3 => Q(28),
      O => \dout_reg_i_10__0_n_2\
    );
dout_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_11_n_2
    );
\dout_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_11__0_n_2\
    );
dout_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_12_n_2
    );
\dout_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_12__0_n_2\
    );
dout_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_13_n_2
    );
\dout_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_13__0_n_2\
    );
dout_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_14_n_2
    );
\dout_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_14__0_n_2\
    );
dout_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(27),
      O => dout_reg_i_15_n_2
    );
\dout_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_payload_B(27),
      I3 => Q(27),
      O => \dout_reg_i_15__0_n_2\
    );
dout_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(26),
      O => dout_reg_i_16_n_2
    );
\dout_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_payload_B(26),
      I3 => Q(26),
      O => \dout_reg_i_16__0_n_2\
    );
dout_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(25),
      O => dout_reg_i_17_n_2
    );
\dout_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_payload_B(25),
      I3 => Q(25),
      O => \dout_reg_i_17__0_n_2\
    );
dout_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(24),
      O => dout_reg_i_18_n_2
    );
\dout_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_payload_B(24),
      I3 => Q(24),
      O => \dout_reg_i_18__0_n_2\
    );
dout_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_19_n_2
    );
\dout_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_19__0_n_2\
    );
\dout_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_2__0_n_2\,
      CO(3) => \NLW_dout_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dout_reg_i_1__0_n_3\,
      CO(1) => \dout_reg_i_1__0_n_4\,
      CO(0) => \dout_reg_i_1__0_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dout_reg_i_4__0_n_2\,
      DI(1) => \dout_reg_i_5__0_n_2\,
      DI(0) => \dout_reg_i_6__0_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(31 downto 28),
      S(3) => \dout_reg_i_7__0_n_2\,
      S(2) => \dout_reg_i_8__0_n_2\,
      S(1) => \dout_reg_i_9__0_n_2\,
      S(0) => \dout_reg_i_10__0_n_2\
    );
dout_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => dout_reg_i_3_n_2,
      CO(3) => dout_reg_i_2_n_2,
      CO(2) => dout_reg_i_2_n_3,
      CO(1) => dout_reg_i_2_n_4,
      CO(0) => dout_reg_i_2_n_5,
      CYINIT => '0',
      DI(3) => dout_reg_i_11_n_2,
      DI(2) => dout_reg_i_12_n_2,
      DI(1) => dout_reg_i_13_n_2,
      DI(0) => dout_reg_i_14_n_2,
      O(3 downto 0) => r_V_fu_541_p2(27 downto 24),
      S(3) => dout_reg_i_15_n_2,
      S(2) => dout_reg_i_16_n_2,
      S(1) => dout_reg_i_17_n_2,
      S(0) => dout_reg_i_18_n_2
    );
dout_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_20_n_2
    );
\dout_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_20__0_n_2\
    );
dout_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_21_n_2
    );
\dout_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_21__0_n_2\
    );
dout_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_22_n_2
    );
\dout_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_22__0_n_2\
    );
dout_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(23),
      O => dout_reg_i_23_n_2
    );
\dout_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_payload_B(23),
      I3 => Q(23),
      O => \dout_reg_i_23__0_n_2\
    );
dout_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(22),
      O => dout_reg_i_24_n_2
    );
\dout_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_payload_B(22),
      I3 => Q(22),
      O => \dout_reg_i_24__0_n_2\
    );
dout_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(21),
      O => dout_reg_i_25_n_2
    );
\dout_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_payload_B(21),
      I3 => Q(21),
      O => \dout_reg_i_25__0_n_2\
    );
dout_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(20),
      O => dout_reg_i_26_n_2
    );
\dout_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_payload_B(20),
      I3 => Q(20),
      O => \dout_reg_i_26__0_n_2\
    );
\dout_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_reg_i_3__0_n_2\,
      CO(3) => \dout_reg_i_2__0_n_2\,
      CO(2) => \dout_reg_i_2__0_n_3\,
      CO(1) => \dout_reg_i_2__0_n_4\,
      CO(0) => \dout_reg_i_2__0_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg_i_11__0_n_2\,
      DI(2) => \dout_reg_i_12__0_n_2\,
      DI(1) => \dout_reg_i_13__0_n_2\,
      DI(0) => \dout_reg_i_14__0_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(27 downto 24),
      S(3) => \dout_reg_i_15__0_n_2\,
      S(2) => \dout_reg_i_16__0_n_2\,
      S(1) => \dout_reg_i_17__0_n_2\,
      S(0) => \dout_reg_i_18__0_n_2\
    );
dout_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_1__1_n_2\,
      CO(3) => dout_reg_i_3_n_2,
      CO(2) => dout_reg_i_3_n_3,
      CO(1) => dout_reg_i_3_n_4,
      CO(0) => dout_reg_i_3_n_5,
      CYINIT => '0',
      DI(3) => dout_reg_i_19_n_2,
      DI(2) => dout_reg_i_20_n_2,
      DI(1) => dout_reg_i_21_n_2,
      DI(0) => dout_reg_i_22_n_2,
      O(3 downto 0) => r_V_fu_541_p2(23 downto 20),
      S(3) => dout_reg_i_23_n_2,
      S(2) => dout_reg_i_24_n_2,
      S(1) => dout_reg_i_25_n_2,
      S(0) => dout_reg_i_26_n_2
    );
\dout_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_1__2_n_2\,
      CO(3) => \dout_reg_i_3__0_n_2\,
      CO(2) => \dout_reg_i_3__0_n_3\,
      CO(1) => \dout_reg_i_3__0_n_4\,
      CO(0) => \dout_reg_i_3__0_n_5\,
      CYINIT => '0',
      DI(3) => \dout_reg_i_19__0_n_2\,
      DI(2) => \dout_reg_i_20__0_n_2\,
      DI(1) => \dout_reg_i_21__0_n_2\,
      DI(0) => \dout_reg_i_22__0_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(23 downto 20),
      S(3) => \dout_reg_i_23__0_n_2\,
      S(2) => \dout_reg_i_24__0_n_2\,
      S(1) => \dout_reg_i_25__0_n_2\,
      S(0) => \dout_reg_i_26__0_n_2\
    );
dout_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_4_n_2
    );
\dout_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_4__0_n_2\
    );
dout_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_5_n_2
    );
\dout_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_5__0_n_2\
    );
dout_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => dout_reg_i_6_n_2
    );
\dout_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \dout_reg_i_6__0_n_2\
    );
dout_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(31),
      O => dout_reg_i_7_n_2
    );
\dout_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => Q(31),
      I1 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I2 => B_V_data_1_payload_A(31),
      I3 => B_V_data_1_payload_B(31),
      O => \dout_reg_i_7__0_n_2\
    );
dout_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(30),
      O => dout_reg_i_8_n_2
    );
\dout_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_payload_B(30),
      I3 => Q(30),
      O => \dout_reg_i_8__0_n_2\
    );
dout_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(29),
      O => dout_reg_i_9_n_2
    );
\dout_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_payload_B(29),
      I3 => Q(29),
      O => \dout_reg_i_9__0_n_2\
    );
\icmp_ln116_reg_1211[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      I3 => Q(24),
      I4 => \^input_r_tdata_int_regslice\(25),
      I5 => Q(25),
      O => \icmp_ln116_reg_1211[0]_i_10_n_2\
    );
\icmp_ln116_reg_1211[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(23),
      I1 => Q(23),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(22),
      I4 => B_V_data_1_payload_B(22),
      I5 => Q(22),
      O => \icmp_ln116_reg_1211[0]_i_12_n_2\
    );
\icmp_ln116_reg_1211[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(21),
      I1 => Q(21),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(20),
      I4 => B_V_data_1_payload_B(20),
      I5 => Q(20),
      O => \icmp_ln116_reg_1211[0]_i_13_n_2\
    );
\icmp_ln116_reg_1211[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(19),
      I1 => Q(19),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(18),
      I4 => B_V_data_1_payload_B(18),
      I5 => Q(18),
      O => \icmp_ln116_reg_1211[0]_i_14_n_2\
    );
\icmp_ln116_reg_1211[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(17),
      I1 => Q(17),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(16),
      I4 => B_V_data_1_payload_B(16),
      I5 => Q(16),
      O => \icmp_ln116_reg_1211[0]_i_15_n_2\
    );
\icmp_ln116_reg_1211[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      I3 => Q(22),
      I4 => \^input_r_tdata_int_regslice\(23),
      I5 => Q(23),
      O => \icmp_ln116_reg_1211[0]_i_16_n_2\
    );
\icmp_ln116_reg_1211[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      I3 => Q(20),
      I4 => \^input_r_tdata_int_regslice\(21),
      I5 => Q(21),
      O => \icmp_ln116_reg_1211[0]_i_17_n_2\
    );
\icmp_ln116_reg_1211[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      I3 => Q(18),
      I4 => \^input_r_tdata_int_regslice\(19),
      I5 => Q(19),
      O => \icmp_ln116_reg_1211[0]_i_18_n_2\
    );
\icmp_ln116_reg_1211[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      I3 => Q(16),
      I4 => \^input_r_tdata_int_regslice\(17),
      I5 => Q(17),
      O => \icmp_ln116_reg_1211[0]_i_19_n_2\
    );
\icmp_ln116_reg_1211[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(15),
      I1 => Q(15),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(14),
      I4 => B_V_data_1_payload_B(14),
      I5 => Q(14),
      O => \icmp_ln116_reg_1211[0]_i_21_n_2\
    );
\icmp_ln116_reg_1211[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(13),
      I1 => Q(13),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(12),
      I4 => B_V_data_1_payload_B(12),
      I5 => Q(12),
      O => \icmp_ln116_reg_1211[0]_i_22_n_2\
    );
\icmp_ln116_reg_1211[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(11),
      I1 => Q(11),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(10),
      I4 => B_V_data_1_payload_B(10),
      I5 => Q(10),
      O => \icmp_ln116_reg_1211[0]_i_23_n_2\
    );
\icmp_ln116_reg_1211[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(9),
      I1 => Q(9),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(8),
      I4 => B_V_data_1_payload_B(8),
      I5 => Q(8),
      O => \icmp_ln116_reg_1211[0]_i_24_n_2\
    );
\icmp_ln116_reg_1211[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      I3 => Q(14),
      I4 => \^input_r_tdata_int_regslice\(15),
      I5 => Q(15),
      O => \icmp_ln116_reg_1211[0]_i_25_n_2\
    );
\icmp_ln116_reg_1211[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      I3 => Q(12),
      I4 => \^input_r_tdata_int_regslice\(13),
      I5 => Q(13),
      O => \icmp_ln116_reg_1211[0]_i_26_n_2\
    );
\icmp_ln116_reg_1211[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      I3 => Q(10),
      I4 => \^input_r_tdata_int_regslice\(11),
      I5 => Q(11),
      O => \icmp_ln116_reg_1211[0]_i_27_n_2\
    );
\icmp_ln116_reg_1211[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      I3 => Q(8),
      I4 => \^input_r_tdata_int_regslice\(9),
      I5 => Q(9),
      O => \icmp_ln116_reg_1211[0]_i_28_n_2\
    );
\icmp_ln116_reg_1211[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(7),
      I1 => Q(7),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(6),
      I4 => B_V_data_1_payload_B(6),
      I5 => Q(6),
      O => \icmp_ln116_reg_1211[0]_i_29_n_2\
    );
\icmp_ln116_reg_1211[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028A028AABEF028A"
    )
        port map (
      I0 => Q(31),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(31),
      I3 => B_V_data_1_payload_B(31),
      I4 => \^input_r_tdata_int_regslice\(30),
      I5 => Q(30),
      O => \icmp_ln116_reg_1211[0]_i_3_n_2\
    );
\icmp_ln116_reg_1211[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(5),
      I1 => Q(5),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(4),
      I4 => B_V_data_1_payload_B(4),
      I5 => Q(4),
      O => \icmp_ln116_reg_1211[0]_i_30_n_2\
    );
\icmp_ln116_reg_1211[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(3),
      I1 => Q(3),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(2),
      I4 => B_V_data_1_payload_B(2),
      I5 => Q(2),
      O => \icmp_ln116_reg_1211[0]_i_31_n_2\
    );
\icmp_ln116_reg_1211[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(1),
      I1 => Q(1),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(0),
      I4 => B_V_data_1_payload_B(0),
      I5 => Q(0),
      O => \icmp_ln116_reg_1211[0]_i_32_n_2\
    );
\icmp_ln116_reg_1211[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      I3 => Q(6),
      I4 => \^input_r_tdata_int_regslice\(7),
      I5 => Q(7),
      O => \icmp_ln116_reg_1211[0]_i_33_n_2\
    );
\icmp_ln116_reg_1211[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      I3 => Q(4),
      I4 => \^input_r_tdata_int_regslice\(5),
      I5 => Q(5),
      O => \icmp_ln116_reg_1211[0]_i_34_n_2\
    );
\icmp_ln116_reg_1211[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      I3 => Q(2),
      I4 => \^input_r_tdata_int_regslice\(3),
      I5 => Q(3),
      O => \icmp_ln116_reg_1211[0]_i_35_n_2\
    );
\icmp_ln116_reg_1211[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      I3 => Q(0),
      I4 => \^input_r_tdata_int_regslice\(1),
      I5 => Q(1),
      O => \icmp_ln116_reg_1211[0]_i_36_n_2\
    );
\icmp_ln116_reg_1211[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(29),
      I1 => Q(29),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(28),
      I4 => B_V_data_1_payload_B(28),
      I5 => Q(28),
      O => \icmp_ln116_reg_1211[0]_i_4_n_2\
    );
\icmp_ln116_reg_1211[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(27),
      I1 => Q(27),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(26),
      I4 => B_V_data_1_payload_B(26),
      I5 => Q(26),
      O => \icmp_ln116_reg_1211[0]_i_5_n_2\
    );
\icmp_ln116_reg_1211[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB22B22"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(25),
      I1 => Q(25),
      I2 => B_V_data_1_sel,
      I3 => B_V_data_1_payload_A(24),
      I4 => B_V_data_1_payload_B(24),
      I5 => Q(24),
      O => \icmp_ln116_reg_1211[0]_i_6_n_2\
    );
\icmp_ln116_reg_1211[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090990009090099"
    )
        port map (
      I0 => \^input_r_tdata_int_regslice\(30),
      I1 => Q(30),
      I2 => B_V_data_1_payload_B(31),
      I3 => B_V_data_1_payload_A(31),
      I4 => B_V_data_1_sel,
      I5 => Q(31),
      O => \icmp_ln116_reg_1211[0]_i_7_n_2\
    );
\icmp_ln116_reg_1211[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      I3 => Q(28),
      I4 => \^input_r_tdata_int_regslice\(29),
      I5 => Q(29),
      O => \icmp_ln116_reg_1211[0]_i_8_n_2\
    );
\icmp_ln116_reg_1211[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      I3 => Q(26),
      I4 => \^input_r_tdata_int_regslice\(27),
      I5 => Q(27),
      O => \icmp_ln116_reg_1211[0]_i_9_n_2\
    );
\icmp_ln116_reg_1211_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_1211_reg[0]_i_2_n_2\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln116_reg_1211_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln116_reg_1211_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln116_reg_1211_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_1211[0]_i_3_n_2\,
      DI(2) => \icmp_ln116_reg_1211[0]_i_4_n_2\,
      DI(1) => \icmp_ln116_reg_1211[0]_i_5_n_2\,
      DI(0) => \icmp_ln116_reg_1211[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_1211_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_1211[0]_i_7_n_2\,
      S(2) => \icmp_ln116_reg_1211[0]_i_8_n_2\,
      S(1) => \icmp_ln116_reg_1211[0]_i_9_n_2\,
      S(0) => \icmp_ln116_reg_1211[0]_i_10_n_2\
    );
\icmp_ln116_reg_1211_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_1211_reg[0]_i_20_n_2\,
      CO(3) => \icmp_ln116_reg_1211_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln116_reg_1211_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln116_reg_1211_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln116_reg_1211_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_1211[0]_i_21_n_2\,
      DI(2) => \icmp_ln116_reg_1211[0]_i_22_n_2\,
      DI(1) => \icmp_ln116_reg_1211[0]_i_23_n_2\,
      DI(0) => \icmp_ln116_reg_1211[0]_i_24_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_1211_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_1211[0]_i_25_n_2\,
      S(2) => \icmp_ln116_reg_1211[0]_i_26_n_2\,
      S(1) => \icmp_ln116_reg_1211[0]_i_27_n_2\,
      S(0) => \icmp_ln116_reg_1211[0]_i_28_n_2\
    );
\icmp_ln116_reg_1211_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln116_reg_1211_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln116_reg_1211_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln116_reg_1211_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln116_reg_1211_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln116_reg_1211_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_1211[0]_i_12_n_2\,
      DI(2) => \icmp_ln116_reg_1211[0]_i_13_n_2\,
      DI(1) => \icmp_ln116_reg_1211[0]_i_14_n_2\,
      DI(0) => \icmp_ln116_reg_1211[0]_i_15_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_1211_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_1211[0]_i_16_n_2\,
      S(2) => \icmp_ln116_reg_1211[0]_i_17_n_2\,
      S(1) => \icmp_ln116_reg_1211[0]_i_18_n_2\,
      S(0) => \icmp_ln116_reg_1211[0]_i_19_n_2\
    );
\icmp_ln116_reg_1211_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln116_reg_1211_reg[0]_i_20_n_2\,
      CO(2) => \icmp_ln116_reg_1211_reg[0]_i_20_n_3\,
      CO(1) => \icmp_ln116_reg_1211_reg[0]_i_20_n_4\,
      CO(0) => \icmp_ln116_reg_1211_reg[0]_i_20_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln116_reg_1211[0]_i_29_n_2\,
      DI(2) => \icmp_ln116_reg_1211[0]_i_30_n_2\,
      DI(1) => \icmp_ln116_reg_1211[0]_i_31_n_2\,
      DI(0) => \icmp_ln116_reg_1211[0]_i_32_n_2\,
      O(3 downto 0) => \NLW_icmp_ln116_reg_1211_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln116_reg_1211[0]_i_33_n_2\,
      S(2) => \icmp_ln116_reg_1211[0]_i_34_n_2\,
      S(1) => \icmp_ln116_reg_1211[0]_i_35_n_2\,
      S(0) => \icmp_ln116_reg_1211[0]_i_36_n_2\
    );
\or_ln118_reg_1226[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^co\(0),
      I1 => icmp_ln118_fu_552_p2,
      I2 => rev_reg_1133,
      O => or_ln118_fu_569_p2
    );
\or_ln118_reg_1226[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(27),
      I1 => \^input_r_tdata_int_regslice\(27),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(26),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(26),
      I5 => B_V_data_1_payload_B(26),
      O => \or_ln118_reg_1226[0]_i_10_n_2\
    );
\or_ln118_reg_1226[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(25),
      I1 => \^input_r_tdata_int_regslice\(25),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(24),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(24),
      I5 => B_V_data_1_payload_B(24),
      O => \or_ln118_reg_1226[0]_i_11_n_2\
    );
\or_ln118_reg_1226[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(23),
      I1 => \^input_r_tdata_int_regslice\(23),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(22),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(22),
      I5 => B_V_data_1_payload_B(22),
      O => \or_ln118_reg_1226[0]_i_13_n_2\
    );
\or_ln118_reg_1226[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(21),
      I1 => \^input_r_tdata_int_regslice\(21),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(20),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(20),
      I5 => B_V_data_1_payload_B(20),
      O => \or_ln118_reg_1226[0]_i_14_n_2\
    );
\or_ln118_reg_1226[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(19),
      I1 => \^input_r_tdata_int_regslice\(19),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(18),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(18),
      I5 => B_V_data_1_payload_B(18),
      O => \or_ln118_reg_1226[0]_i_15_n_2\
    );
\or_ln118_reg_1226[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(17),
      I1 => \^input_r_tdata_int_regslice\(17),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(16),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(16),
      I5 => B_V_data_1_payload_B(16),
      O => \or_ln118_reg_1226[0]_i_16_n_2\
    );
\or_ln118_reg_1226[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(23),
      I1 => \^input_r_tdata_int_regslice\(23),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(22),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(22),
      I5 => B_V_data_1_payload_B(22),
      O => \or_ln118_reg_1226[0]_i_17_n_2\
    );
\or_ln118_reg_1226[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(21),
      I1 => \^input_r_tdata_int_regslice\(21),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(20),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(20),
      I5 => B_V_data_1_payload_B(20),
      O => \or_ln118_reg_1226[0]_i_18_n_2\
    );
\or_ln118_reg_1226[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(19),
      I1 => \^input_r_tdata_int_regslice\(19),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(18),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(18),
      I5 => B_V_data_1_payload_B(18),
      O => \or_ln118_reg_1226[0]_i_19_n_2\
    );
\or_ln118_reg_1226[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(17),
      I1 => \^input_r_tdata_int_regslice\(17),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(16),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(16),
      I5 => B_V_data_1_payload_B(16),
      O => \or_ln118_reg_1226[0]_i_20_n_2\
    );
\or_ln118_reg_1226[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(15),
      I1 => \^input_r_tdata_int_regslice\(15),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(14),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(14),
      I5 => B_V_data_1_payload_B(14),
      O => \or_ln118_reg_1226[0]_i_22_n_2\
    );
\or_ln118_reg_1226[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(13),
      I1 => \^input_r_tdata_int_regslice\(13),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(12),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(12),
      I5 => B_V_data_1_payload_B(12),
      O => \or_ln118_reg_1226[0]_i_23_n_2\
    );
\or_ln118_reg_1226[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(11),
      I1 => \^input_r_tdata_int_regslice\(11),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(10),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(10),
      I5 => B_V_data_1_payload_B(10),
      O => \or_ln118_reg_1226[0]_i_24_n_2\
    );
\or_ln118_reg_1226[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(9),
      I1 => \^input_r_tdata_int_regslice\(9),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(8),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(8),
      I5 => B_V_data_1_payload_B(8),
      O => \or_ln118_reg_1226[0]_i_25_n_2\
    );
\or_ln118_reg_1226[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(15),
      I1 => \^input_r_tdata_int_regslice\(15),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(14),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(14),
      I5 => B_V_data_1_payload_B(14),
      O => \or_ln118_reg_1226[0]_i_26_n_2\
    );
\or_ln118_reg_1226[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(13),
      I1 => \^input_r_tdata_int_regslice\(13),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(12),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(12),
      I5 => B_V_data_1_payload_B(12),
      O => \or_ln118_reg_1226[0]_i_27_n_2\
    );
\or_ln118_reg_1226[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(11),
      I1 => \^input_r_tdata_int_regslice\(11),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(10),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(10),
      I5 => B_V_data_1_payload_B(10),
      O => \or_ln118_reg_1226[0]_i_28_n_2\
    );
\or_ln118_reg_1226[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(9),
      I1 => \^input_r_tdata_int_regslice\(9),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(8),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(8),
      I5 => B_V_data_1_payload_B(8),
      O => \or_ln118_reg_1226[0]_i_29_n_2\
    );
\or_ln118_reg_1226[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(7),
      I1 => \^input_r_tdata_int_regslice\(7),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(6),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(6),
      I5 => B_V_data_1_payload_B(6),
      O => \or_ln118_reg_1226[0]_i_30_n_2\
    );
\or_ln118_reg_1226[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(5),
      I1 => \^input_r_tdata_int_regslice\(5),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(4),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(4),
      I5 => B_V_data_1_payload_B(4),
      O => \or_ln118_reg_1226[0]_i_31_n_2\
    );
\or_ln118_reg_1226[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(3),
      I1 => \^input_r_tdata_int_regslice\(3),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(2),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(2),
      I5 => B_V_data_1_payload_B(2),
      O => \or_ln118_reg_1226[0]_i_32_n_2\
    );
\or_ln118_reg_1226[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(1),
      I1 => \^input_r_tdata_int_regslice\(1),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(0),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(0),
      I5 => B_V_data_1_payload_B(0),
      O => \or_ln118_reg_1226[0]_i_33_n_2\
    );
\or_ln118_reg_1226[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(7),
      I1 => \^input_r_tdata_int_regslice\(7),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(6),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(6),
      I5 => B_V_data_1_payload_B(6),
      O => \or_ln118_reg_1226[0]_i_34_n_2\
    );
\or_ln118_reg_1226[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(5),
      I1 => \^input_r_tdata_int_regslice\(5),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(4),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(4),
      I5 => B_V_data_1_payload_B(4),
      O => \or_ln118_reg_1226[0]_i_35_n_2\
    );
\or_ln118_reg_1226[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(3),
      I1 => \^input_r_tdata_int_regslice\(3),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(2),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(2),
      I5 => B_V_data_1_payload_B(2),
      O => \or_ln118_reg_1226[0]_i_36_n_2\
    );
\or_ln118_reg_1226[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(1),
      I1 => \^input_r_tdata_int_regslice\(1),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(0),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(0),
      I5 => B_V_data_1_payload_B(0),
      O => \or_ln118_reg_1226[0]_i_37_n_2\
    );
\or_ln118_reg_1226[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E400E4E4FF00E4"
    )
        port map (
      I0 => B_V_data_1_sel,
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_payload_B(31),
      I3 => \or_ln118_reg_1226_reg[0]_i_2_0\(31),
      I4 => \or_ln118_reg_1226_reg[0]_i_2_0\(30),
      I5 => \^input_r_tdata_int_regslice\(30),
      O => \or_ln118_reg_1226[0]_i_4_n_2\
    );
\or_ln118_reg_1226[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(29),
      I1 => \^input_r_tdata_int_regslice\(29),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(28),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(28),
      I5 => B_V_data_1_payload_B(28),
      O => \or_ln118_reg_1226[0]_i_5_n_2\
    );
\or_ln118_reg_1226[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(27),
      I1 => \^input_r_tdata_int_regslice\(27),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(26),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(26),
      I5 => B_V_data_1_payload_B(26),
      O => \or_ln118_reg_1226[0]_i_6_n_2\
    );
\or_ln118_reg_1226[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B222B2B2"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(25),
      I1 => \^input_r_tdata_int_regslice\(25),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(24),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(24),
      I5 => B_V_data_1_payload_B(24),
      O => \or_ln118_reg_1226[0]_i_7_n_2\
    );
\or_ln118_reg_1226[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A96500000000A965"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(31),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(31),
      I3 => B_V_data_1_payload_B(31),
      I4 => \or_ln118_reg_1226_reg[0]_i_2_0\(30),
      I5 => \^input_r_tdata_int_regslice\(30),
      O => \or_ln118_reg_1226[0]_i_8_n_2\
    );
\or_ln118_reg_1226[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909900909"
    )
        port map (
      I0 => \or_ln118_reg_1226_reg[0]_i_2_0\(29),
      I1 => \^input_r_tdata_int_regslice\(29),
      I2 => \or_ln118_reg_1226_reg[0]_i_2_0\(28),
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A(28),
      I5 => B_V_data_1_payload_B(28),
      O => \or_ln118_reg_1226[0]_i_9_n_2\
    );
\or_ln118_reg_1226_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_1226_reg[0]_i_21_n_2\,
      CO(3) => \or_ln118_reg_1226_reg[0]_i_12_n_2\,
      CO(2) => \or_ln118_reg_1226_reg[0]_i_12_n_3\,
      CO(1) => \or_ln118_reg_1226_reg[0]_i_12_n_4\,
      CO(0) => \or_ln118_reg_1226_reg[0]_i_12_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_1226[0]_i_22_n_2\,
      DI(2) => \or_ln118_reg_1226[0]_i_23_n_2\,
      DI(1) => \or_ln118_reg_1226[0]_i_24_n_2\,
      DI(0) => \or_ln118_reg_1226[0]_i_25_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_1226_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_1226[0]_i_26_n_2\,
      S(2) => \or_ln118_reg_1226[0]_i_27_n_2\,
      S(1) => \or_ln118_reg_1226[0]_i_28_n_2\,
      S(0) => \or_ln118_reg_1226[0]_i_29_n_2\
    );
\or_ln118_reg_1226_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_1226_reg[0]_i_3_n_2\,
      CO(3) => icmp_ln118_fu_552_p2,
      CO(2) => \or_ln118_reg_1226_reg[0]_i_2_n_3\,
      CO(1) => \or_ln118_reg_1226_reg[0]_i_2_n_4\,
      CO(0) => \or_ln118_reg_1226_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_1226[0]_i_4_n_2\,
      DI(2) => \or_ln118_reg_1226[0]_i_5_n_2\,
      DI(1) => \or_ln118_reg_1226[0]_i_6_n_2\,
      DI(0) => \or_ln118_reg_1226[0]_i_7_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_1226_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_1226[0]_i_8_n_2\,
      S(2) => \or_ln118_reg_1226[0]_i_9_n_2\,
      S(1) => \or_ln118_reg_1226[0]_i_10_n_2\,
      S(0) => \or_ln118_reg_1226[0]_i_11_n_2\
    );
\or_ln118_reg_1226_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_ln118_reg_1226_reg[0]_i_21_n_2\,
      CO(2) => \or_ln118_reg_1226_reg[0]_i_21_n_3\,
      CO(1) => \or_ln118_reg_1226_reg[0]_i_21_n_4\,
      CO(0) => \or_ln118_reg_1226_reg[0]_i_21_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_1226[0]_i_30_n_2\,
      DI(2) => \or_ln118_reg_1226[0]_i_31_n_2\,
      DI(1) => \or_ln118_reg_1226[0]_i_32_n_2\,
      DI(0) => \or_ln118_reg_1226[0]_i_33_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_1226_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_1226[0]_i_34_n_2\,
      S(2) => \or_ln118_reg_1226[0]_i_35_n_2\,
      S(1) => \or_ln118_reg_1226[0]_i_36_n_2\,
      S(0) => \or_ln118_reg_1226[0]_i_37_n_2\
    );
\or_ln118_reg_1226_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_ln118_reg_1226_reg[0]_i_12_n_2\,
      CO(3) => \or_ln118_reg_1226_reg[0]_i_3_n_2\,
      CO(2) => \or_ln118_reg_1226_reg[0]_i_3_n_3\,
      CO(1) => \or_ln118_reg_1226_reg[0]_i_3_n_4\,
      CO(0) => \or_ln118_reg_1226_reg[0]_i_3_n_5\,
      CYINIT => '0',
      DI(3) => \or_ln118_reg_1226[0]_i_13_n_2\,
      DI(2) => \or_ln118_reg_1226[0]_i_14_n_2\,
      DI(1) => \or_ln118_reg_1226[0]_i_15_n_2\,
      DI(0) => \or_ln118_reg_1226[0]_i_16_n_2\,
      O(3 downto 0) => \NLW_or_ln118_reg_1226_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_ln118_reg_1226[0]_i_17_n_2\,
      S(2) => \or_ln118_reg_1226[0]_i_18_n_2\,
      S(1) => \or_ln118_reg_1226[0]_i_19_n_2\,
      S(0) => \or_ln118_reg_1226[0]_i_20_n_2\
    );
\tmp_data_V_1_reg_1177[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(0)
    );
\tmp_data_V_1_reg_1177[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(10)
    );
\tmp_data_V_1_reg_1177[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(11)
    );
\tmp_data_V_1_reg_1177[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(12)
    );
\tmp_data_V_1_reg_1177[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(13)
    );
\tmp_data_V_1_reg_1177[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(14)
    );
\tmp_data_V_1_reg_1177[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(15)
    );
\tmp_data_V_1_reg_1177[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(16)
    );
\tmp_data_V_1_reg_1177[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(17)
    );
\tmp_data_V_1_reg_1177[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(18)
    );
\tmp_data_V_1_reg_1177[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(19)
    );
\tmp_data_V_1_reg_1177[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(1)
    );
\tmp_data_V_1_reg_1177[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(20)
    );
\tmp_data_V_1_reg_1177[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(21)
    );
\tmp_data_V_1_reg_1177[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(22)
    );
\tmp_data_V_1_reg_1177[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(23)
    );
\tmp_data_V_1_reg_1177[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(24)
    );
\tmp_data_V_1_reg_1177[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(25)
    );
\tmp_data_V_1_reg_1177[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(26)
    );
\tmp_data_V_1_reg_1177[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(27)
    );
\tmp_data_V_1_reg_1177[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(28)
    );
\tmp_data_V_1_reg_1177[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(29)
    );
\tmp_data_V_1_reg_1177[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(2)
    );
\tmp_data_V_1_reg_1177[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(30)
    );
\tmp_data_V_1_reg_1177[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(31)
    );
\tmp_data_V_1_reg_1177[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(3)
    );
\tmp_data_V_1_reg_1177[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(4)
    );
\tmp_data_V_1_reg_1177[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(5)
    );
\tmp_data_V_1_reg_1177[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(6)
    );
\tmp_data_V_1_reg_1177[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(7)
    );
\tmp_data_V_1_reg_1177[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(8)
    );
\tmp_data_V_1_reg_1177[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \^input_r_tdata_int_regslice\(9)
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(19),
      O => \tmp_product_i_10__0_n_2\
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_payload_B(19),
      I3 => Q(19),
      O => \tmp_product_i_10__2_n_2\
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(18),
      O => \tmp_product_i_11__0_n_2\
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_payload_B(18),
      I3 => Q(18),
      O => \tmp_product_i_11__2_n_2\
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(17),
      O => \tmp_product_i_12__0_n_2\
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_payload_B(17),
      I3 => Q(17),
      O => \tmp_product_i_12__2_n_2\
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(16),
      O => \tmp_product_i_13__0_n_2\
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_payload_B(16),
      I3 => Q(16),
      O => \tmp_product_i_13__2_n_2\
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_14__0_n_2\
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_14__1_n_2\
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_15__0_n_2\
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_15__1_n_2\
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_16__1_n_2\
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_16__2_n_2\
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_17__1_n_2\
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_17__2_n_2\
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(15),
      O => \tmp_product_i_18__1_n_2\
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_payload_B(15),
      I3 => Q(15),
      O => \tmp_product_i_18__2_n_2\
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(14),
      O => \tmp_product_i_19__1_n_2\
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_payload_B(14),
      I3 => Q(14),
      O => \tmp_product_i_19__2_n_2\
    );
\tmp_product_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__1_n_2\,
      CO(3) => \tmp_product_i_1__1_n_2\,
      CO(2) => \tmp_product_i_1__1_n_3\,
      CO(1) => \tmp_product_i_1__1_n_4\,
      CO(0) => \tmp_product_i_1__1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_6__0_n_2\,
      DI(2) => \tmp_product_i_7__0_n_2\,
      DI(1) => \tmp_product_i_8__0_n_2\,
      DI(0) => \tmp_product_i_9__0_n_2\,
      O(3 downto 0) => r_V_fu_541_p2(19 downto 16),
      S(3) => \tmp_product_i_10__0_n_2\,
      S(2) => \tmp_product_i_11__0_n_2\,
      S(1) => \tmp_product_i_12__0_n_2\,
      S(0) => \tmp_product_i_13__0_n_2\
    );
\tmp_product_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_2__2_n_2\,
      CO(3) => \tmp_product_i_1__2_n_2\,
      CO(2) => \tmp_product_i_1__2_n_3\,
      CO(1) => \tmp_product_i_1__2_n_4\,
      CO(0) => \tmp_product_i_1__2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_6__1_n_2\,
      DI(2) => \tmp_product_i_7__1_n_2\,
      DI(1) => \tmp_product_i_8__1_n_2\,
      DI(0) => \tmp_product_i_9__1_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(19 downto 16),
      S(3) => \tmp_product_i_10__2_n_2\,
      S(2) => \tmp_product_i_11__2_n_2\,
      S(1) => \tmp_product_i_12__2_n_2\,
      S(0) => \tmp_product_i_13__2_n_2\
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(13),
      O => \tmp_product_i_20__1_n_2\
    );
\tmp_product_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_payload_B(13),
      I3 => Q(13),
      O => \tmp_product_i_20__2_n_2\
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(12),
      O => \tmp_product_i_21__0_n_2\
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_payload_B(12),
      I3 => Q(12),
      O => \tmp_product_i_21__2_n_2\
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_22__0_n_2\
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_22__1_n_2\
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => tmp_product_i_23_n_2
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_23__0_n_2\
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => tmp_product_i_24_n_2
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_24__0_n_2\
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_25__0_n_2\
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_25__1_n_2\
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(11),
      O => \tmp_product_i_26__0_n_2\
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_payload_B(11),
      I3 => Q(11),
      O => \tmp_product_i_26__1_n_2\
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(10),
      O => \tmp_product_i_27__0_n_2\
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_payload_B(10),
      I3 => Q(10),
      O => \tmp_product_i_27__1_n_2\
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(9),
      O => \tmp_product_i_28__0_n_2\
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_payload_B(9),
      I3 => Q(9),
      O => \tmp_product_i_28__1_n_2\
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(8),
      O => \tmp_product_i_29__0_n_2\
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_payload_B(8),
      I3 => Q(8),
      O => \tmp_product_i_29__1_n_2\
    );
\tmp_product_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__1_n_2\,
      CO(3) => \tmp_product_i_2__1_n_2\,
      CO(2) => \tmp_product_i_2__1_n_3\,
      CO(1) => \tmp_product_i_2__1_n_4\,
      CO(0) => \tmp_product_i_2__1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_14__0_n_2\,
      DI(2) => \tmp_product_i_15__0_n_2\,
      DI(1) => \tmp_product_i_16__1_n_2\,
      DI(0) => \tmp_product_i_17__1_n_2\,
      O(3 downto 0) => r_V_fu_541_p2(15 downto 12),
      S(3) => \tmp_product_i_18__1_n_2\,
      S(2) => \tmp_product_i_19__1_n_2\,
      S(1) => \tmp_product_i_20__1_n_2\,
      S(0) => \tmp_product_i_21__0_n_2\
    );
\tmp_product_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_3__2_n_2\,
      CO(3) => \tmp_product_i_2__2_n_2\,
      CO(2) => \tmp_product_i_2__2_n_3\,
      CO(1) => \tmp_product_i_2__2_n_4\,
      CO(0) => \tmp_product_i_2__2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_14__1_n_2\,
      DI(2) => \tmp_product_i_15__1_n_2\,
      DI(1) => \tmp_product_i_16__2_n_2\,
      DI(0) => \tmp_product_i_17__2_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(15 downto 12),
      S(3) => \tmp_product_i_18__2_n_2\,
      S(2) => \tmp_product_i_19__2_n_2\,
      S(1) => \tmp_product_i_20__2_n_2\,
      S(0) => \tmp_product_i_21__2_n_2\
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_30__0_n_2\
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_30__1_n_2\
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_31__0_n_2\
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_31__1_n_2\
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_32__0_n_2\
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_32__1_n_2\
    );
\tmp_product_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_33__0_n_2\
    );
\tmp_product_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_33__1_n_2\
    );
\tmp_product_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(7),
      O => \tmp_product_i_34__0_n_2\
    );
\tmp_product_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_payload_B(7),
      I3 => Q(7),
      O => \tmp_product_i_34__1_n_2\
    );
\tmp_product_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(6),
      O => \tmp_product_i_35__0_n_2\
    );
\tmp_product_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_payload_B(6),
      I3 => Q(6),
      O => \tmp_product_i_35__1_n_2\
    );
\tmp_product_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(5),
      O => \tmp_product_i_36__0_n_2\
    );
\tmp_product_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_payload_B(5),
      I3 => Q(5),
      O => \tmp_product_i_36__1_n_2\
    );
\tmp_product_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(4),
      O => \tmp_product_i_37__0_n_2\
    );
\tmp_product_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_payload_B(4),
      I3 => Q(4),
      O => \tmp_product_i_37__1_n_2\
    );
\tmp_product_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_38__0_n_2\
    );
\tmp_product_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_38__1_n_2\
    );
\tmp_product_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_39__0_n_2\
    );
\tmp_product_i_39__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_39__1_n_2\
    );
\tmp_product_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_4__1_n_2\,
      CO(3) => \tmp_product_i_3__1_n_2\,
      CO(2) => \tmp_product_i_3__1_n_3\,
      CO(1) => \tmp_product_i_3__1_n_4\,
      CO(0) => \tmp_product_i_3__1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_22__0_n_2\,
      DI(2) => tmp_product_i_23_n_2,
      DI(1) => tmp_product_i_24_n_2,
      DI(0) => \tmp_product_i_25__0_n_2\,
      O(3 downto 0) => r_V_fu_541_p2(11 downto 8),
      S(3) => \tmp_product_i_26__0_n_2\,
      S(2) => \tmp_product_i_27__0_n_2\,
      S(1) => \tmp_product_i_28__0_n_2\,
      S(0) => \tmp_product_i_29__0_n_2\
    );
\tmp_product_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_4__2_n_2\,
      CO(3) => \tmp_product_i_3__2_n_2\,
      CO(2) => \tmp_product_i_3__2_n_3\,
      CO(1) => \tmp_product_i_3__2_n_4\,
      CO(0) => \tmp_product_i_3__2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_22__1_n_2\,
      DI(2) => \tmp_product_i_23__0_n_2\,
      DI(1) => \tmp_product_i_24__0_n_2\,
      DI(0) => \tmp_product_i_25__1_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(11 downto 8),
      S(3) => \tmp_product_i_26__1_n_2\,
      S(2) => \tmp_product_i_27__1_n_2\,
      S(1) => \tmp_product_i_28__1_n_2\,
      S(0) => \tmp_product_i_29__1_n_2\
    );
\tmp_product_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_40__0_n_2\
    );
\tmp_product_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_40__1_n_2\
    );
\tmp_product_i_41__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_41__0_n_2\
    );
\tmp_product_i_41__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_41__1_n_2\
    );
tmp_product_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(3),
      O => tmp_product_i_42_n_2
    );
\tmp_product_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_payload_B(3),
      I3 => Q(3),
      O => \tmp_product_i_42__0_n_2\
    );
tmp_product_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(2),
      O => tmp_product_i_43_n_2
    );
\tmp_product_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_payload_B(2),
      I3 => Q(2),
      O => \tmp_product_i_43__0_n_2\
    );
tmp_product_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(1),
      O => tmp_product_i_44_n_2
    );
\tmp_product_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_payload_B(1),
      I3 => Q(1),
      O => \tmp_product_i_44__0_n_2\
    );
tmp_product_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"53AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      I3 => Q(0),
      O => tmp_product_i_45_n_2
    );
\tmp_product_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_payload_B(0),
      I3 => Q(0),
      O => \tmp_product_i_45__1_n_2\
    );
\tmp_product_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_5__1_n_2\,
      CO(3) => \tmp_product_i_4__1_n_2\,
      CO(2) => \tmp_product_i_4__1_n_3\,
      CO(1) => \tmp_product_i_4__1_n_4\,
      CO(0) => \tmp_product_i_4__1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_30__0_n_2\,
      DI(2) => \tmp_product_i_31__0_n_2\,
      DI(1) => \tmp_product_i_32__0_n_2\,
      DI(0) => \tmp_product_i_33__0_n_2\,
      O(3 downto 0) => r_V_fu_541_p2(7 downto 4),
      S(3) => \tmp_product_i_34__0_n_2\,
      S(2) => \tmp_product_i_35__0_n_2\,
      S(1) => \tmp_product_i_36__0_n_2\,
      S(0) => \tmp_product_i_37__0_n_2\
    );
\tmp_product_i_4__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_5__2_n_2\,
      CO(3) => \tmp_product_i_4__2_n_2\,
      CO(2) => \tmp_product_i_4__2_n_3\,
      CO(1) => \tmp_product_i_4__2_n_4\,
      CO(0) => \tmp_product_i_4__2_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_30__1_n_2\,
      DI(2) => \tmp_product_i_31__1_n_2\,
      DI(1) => \tmp_product_i_32__1_n_2\,
      DI(0) => \tmp_product_i_33__1_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(7 downto 4),
      S(3) => \tmp_product_i_34__1_n_2\,
      S(2) => \tmp_product_i_35__1_n_2\,
      S(1) => \tmp_product_i_36__1_n_2\,
      S(0) => \tmp_product_i_37__1_n_2\
    );
\tmp_product_i_5__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_5__1_n_2\,
      CO(2) => \tmp_product_i_5__1_n_3\,
      CO(1) => \tmp_product_i_5__1_n_4\,
      CO(0) => \tmp_product_i_5__1_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product_i_38__0_n_2\,
      DI(2) => \tmp_product_i_39__0_n_2\,
      DI(1) => \tmp_product_i_40__0_n_2\,
      DI(0) => \tmp_product_i_41__0_n_2\,
      O(3 downto 0) => r_V_fu_541_p2(3 downto 0),
      S(3) => tmp_product_i_42_n_2,
      S(2) => tmp_product_i_43_n_2,
      S(1) => tmp_product_i_44_n_2,
      S(0) => tmp_product_i_45_n_2
    );
\tmp_product_i_5__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_5__2_n_2\,
      CO(2) => \tmp_product_i_5__2_n_3\,
      CO(1) => \tmp_product_i_5__2_n_4\,
      CO(0) => \tmp_product_i_5__2_n_5\,
      CYINIT => '1',
      DI(3) => \tmp_product_i_38__1_n_2\,
      DI(2) => \tmp_product_i_39__1_n_2\,
      DI(1) => \tmp_product_i_40__1_n_2\,
      DI(0) => \tmp_product_i_41__1_n_2\,
      O(3 downto 0) => r_V_3_fu_536_p2(3 downto 0),
      S(3) => \tmp_product_i_42__0_n_2\,
      S(2) => \tmp_product_i_43__0_n_2\,
      S(1) => \tmp_product_i_44__0_n_2\,
      S(0) => \tmp_product_i_45__1_n_2\
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_6__0_n_2\
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_6__1_n_2\
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_7__0_n_2\
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_7__1_n_2\
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_8__0_n_2\
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_8__1_n_2\
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel_rd_reg_rep_n_2,
      O => \tmp_product_i_9__0_n_2\
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_2\,
      O => \tmp_product_i_9__1_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both_4 is
  port (
    \empty_38_reg_365_reg[2]\ : out STD_LOGIC;
    tmp_int_reg_375 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_in : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_buffer_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[95]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : out STD_LOGIC;
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty_38_reg_365 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_38_reg_365_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tmp_2_reg_1147 : in STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    tmp_last_V_reg_1197 : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both_4 : entity is "guitar_effects_regslice_both";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both_4;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both_4 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__6_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__5_n_2\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal ap_phi_mux_tmp_int_phi_fu_379_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^tmp_int_reg_375\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[0]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[10]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[11]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[12]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[13]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[14]_INST_0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[15]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[16]_INST_0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[17]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[18]_INST_0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[19]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[1]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[20]_INST_0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[21]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[22]_INST_0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[23]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[24]_INST_0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[25]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[26]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[27]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[28]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[29]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[2]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[30]_INST_0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[3]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[4]_INST_0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[5]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[6]_INST_0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[7]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[8]_INST_0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDATA[9]_INST_0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[95]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[96]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \empty_fu_160[31]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_axilite_out[31]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \tmp_int_reg_375[31]_i_1\ : label is "soft_lutpair141";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  ack_in <= \^ack_in\;
  tmp_int_reg_375 <= \^tmp_int_reg_375\;
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(0),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(0),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(10),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(10),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(11),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(11),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(12),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(12),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(13),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(13),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(14),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(14),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(15),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(15),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(16),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(16),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(17),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(17),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(18),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(18),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(19),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(19),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(19)
    );
\B_V_data_1_payload_A[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(1),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(1),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(20),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(20),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(21),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(21),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(22),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(22),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(23),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(23),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(23)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(24),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(24),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(25),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(25),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(26),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(26),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(27),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(27),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(28),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(28),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(29),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(29),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(29)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(2),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(2),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(30),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(30),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(30)
    );
\B_V_data_1_payload_A[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1__0_n_2\
    );
\B_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(31),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(31),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(31)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(3),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(3),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(4),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(4),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(5),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(5),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(6),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(6),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(7),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(7),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(8),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(8),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(9),
      I1 => tmp_2_reg_1147,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_1\(9),
      O => ap_phi_mux_tmp_int_phi_fu_379_p4(9)
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_2\,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_tmp_int_phi_fu_379_p4(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ack_in\,
      I1 => \ap_CS_fsm_reg[0]\(4),
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => \^ack_in\,
      I3 => \ap_CS_fsm_reg[0]\(4),
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__6_n_2\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[0]\(4),
      I3 => \^ack_in\,
      O => \B_V_data_1_state[1]_i_1__5_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_2\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__5_n_2\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(0)
    );
\OUTPUT_r_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(10)
    );
\OUTPUT_r_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(11)
    );
\OUTPUT_r_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(12)
    );
\OUTPUT_r_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(13)
    );
\OUTPUT_r_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(14)
    );
\OUTPUT_r_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(15)
    );
\OUTPUT_r_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(16)
    );
\OUTPUT_r_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(17)
    );
\OUTPUT_r_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(18)
    );
\OUTPUT_r_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(19)
    );
\OUTPUT_r_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(1)
    );
\OUTPUT_r_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(20)
    );
\OUTPUT_r_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(21)
    );
\OUTPUT_r_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(22)
    );
\OUTPUT_r_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(23)
    );
\OUTPUT_r_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(24)
    );
\OUTPUT_r_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(25)
    );
\OUTPUT_r_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(26)
    );
\OUTPUT_r_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(27)
    );
\OUTPUT_r_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(28)
    );
\OUTPUT_r_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(29)
    );
\OUTPUT_r_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(2)
    );
\OUTPUT_r_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(30)
    );
\OUTPUT_r_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(31)
    );
\OUTPUT_r_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(3)
    );
\OUTPUT_r_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(4)
    );
\OUTPUT_r_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(5)
    );
\OUTPUT_r_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(6)
    );
\OUTPUT_r_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(7)
    );
\OUTPUT_r_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(8)
    );
\OUTPUT_r_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => OUTPUT_r_TDATA(9)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(6),
      I1 => \^ack_in\,
      I2 => OUTPUT_r_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505C5F5C"
    )
        port map (
      I0 => tmp_2_reg_1147,
      I1 => \ap_CS_fsm_reg[0]\(3),
      I2 => \ap_CS_fsm_reg[0]\(1),
      I3 => \ap_CS_fsm_reg[0]\(4),
      I4 => \^ack_in\,
      O => D(1)
    );
\ap_CS_fsm[96]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => tmp_last_V_reg_1197,
      I1 => \ap_CS_fsm_reg[0]\(4),
      I2 => \^ack_in\,
      I3 => \ap_CS_fsm_reg[0]\(5),
      O => D(2)
    );
\ap_CS_fsm[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2FF0000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => OUTPUT_r_TREADY,
      I2 => \^ack_in\,
      I3 => \ap_CS_fsm_reg[0]\(4),
      I4 => tmp_last_V_reg_1197,
      I5 => \ap_CS_fsm_reg[0]\(6),
      O => D(3)
    );
\empty_38_reg_365[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCFCCAAAAAAAA"
    )
        port map (
      I0 => empty_38_reg_365(0),
      I1 => Q(0),
      I2 => \empty_38_reg_365_reg[2]_0\,
      I3 => \ap_CS_fsm_reg[0]\(1),
      I4 => tmp_2_reg_1147,
      I5 => \^tmp_int_reg_375\,
      O => \empty_38_reg_365_reg[2]\
    );
\empty_fu_160[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(4),
      I1 => \^ack_in\,
      I2 => tmp_last_V_reg_1197,
      O => \ap_CS_fsm_reg[95]\(0)
    );
\int_axilite_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(4),
      I1 => \^ack_in\,
      I2 => tmp_last_V_reg_1197,
      O => E(0)
    );
ram_reg_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \^ack_in\,
      I1 => \ap_CS_fsm_reg[0]\(4),
      I2 => \ap_CS_fsm_reg[0]\(2),
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => \B_V_data_1_state_reg[1]_1\
    );
ram_reg_0_17_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \^ack_in\,
      I1 => \ap_CS_fsm_reg[0]\(4),
      I2 => \ap_CS_fsm_reg[0]\(2),
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => delay_buffer_ce0
    );
ram_reg_0_8_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \^ack_in\,
      I1 => \ap_CS_fsm_reg[0]\(4),
      I2 => \ap_CS_fsm_reg[0]\(2),
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      O => \B_V_data_1_state_reg[1]_0\
    );
\tmp_int_reg_375[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(4),
      I1 => \^ack_in\,
      I2 => \ap_CS_fsm_reg[0]\(1),
      I3 => tmp_2_reg_1147,
      O => \^tmp_int_reg_375\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1182[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1182[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1182[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_1182[3]_i_1\ : label is "soft_lutpair137";
begin
\B_V_data_1_payload_A[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_2\,
      D => INPUT_r_TKEEP(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_2\,
      D => INPUT_r_TKEEP(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_2\,
      D => INPUT_r_TKEEP(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_2\,
      D => INPUT_r_TKEEP(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TKEEP(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_2\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_reg_1182[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_keep_V_reg_1182[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_keep_V_reg_1182[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_keep_V_reg_1182[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_3\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_3\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_3\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1187[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1187[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1187[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_1187[3]_i_1\ : label is "soft_lutpair139";
begin
\B_V_data_1_payload_A[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_2\,
      D => INPUT_r_TSTRB(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_2\,
      D => INPUT_r_TSTRB(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_2\,
      D => INPUT_r_TSTRB(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_2\,
      D => INPUT_r_TSTRB(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TSTRB(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_2\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_reg_1187[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_strb_V_reg_1187[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_strb_V_reg_1187[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_strb_V_reg_1187[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_7\ is
  port (
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_7\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_7\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_7\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__7_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__6_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[0]_INST_0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[1]_INST_0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \OUTPUT_r_TKEEP[2]_INST_0\ : label is "soft_lutpair168";
begin
\B_V_data_1_payload_A[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__7_n_2\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__6_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__6_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TKEEP(0)
    );
\OUTPUT_r_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TKEEP(1)
    );
\OUTPUT_r_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TKEEP(2)
    );
\OUTPUT_r_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TKEEP(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_9\ is
  port (
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_9\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_9\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_9\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__8_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__7_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[0]_INST_0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[1]_INST_0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \OUTPUT_r_TSTRB[2]_INST_0\ : label is "soft_lutpair171";
begin
\B_V_data_1_payload_A[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__3_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_2\,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__8_n_2\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__7_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__7_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TSTRB(0)
    );
\OUTPUT_r_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TSTRB(1)
    );
\OUTPUT_r_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TSTRB(2)
    );
\OUTPUT_r_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TSTRB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1192[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_1192[1]_i_1\ : label is "soft_lutpair140";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => INPUT_r_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_2\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => INPUT_r_TUSER(1),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_2\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_2\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => INPUT_r_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_2\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => INPUT_r_TUSER(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_2\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_2\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_2\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_reg_1192[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_user_V_reg_1192[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1_10\ is
  port (
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1_10\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1_10\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1_10\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__9_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__8_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \OUTPUT_r_TUSER[0]_INST_0\ : label is "soft_lutpair172";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_A[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1__1_n_2\
    );
\B_V_data_1_payload_B[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_2\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__9_n_2\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__8_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__8_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TUSER(0)
    );
\OUTPUT_r_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2\ is
  port (
    INPUT_r_TLAST_int_regslice : out STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => INPUT_r_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => INPUT_r_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_2\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__2_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__2_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_last_V_reg_1197[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => INPUT_r_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2_8\ is
  port (
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_last_V_reg_1197 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2_8\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2_8\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2_8\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__10_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__9_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \OUTPUT_r_TLAST[0]_INST_0\ : label is "soft_lutpair169";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_reg_1197,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => tmp_last_V_reg_1197,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_2\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_2\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__10_n_2\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__9_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__9_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => OUTPUT_r_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \B_V_data_1_payload_A[4]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1201[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1201[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1201[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_1201[3]_i_1\ : label is "soft_lutpair135";
begin
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[4]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_2\,
      D => INPUT_r_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_2\,
      D => INPUT_r_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_2\,
      D => INPUT_r_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_2\,
      D => INPUT_r_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__0_n_2\,
      D => INPUT_r_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_2\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__3_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__3_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_reg_1201[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_id_V_reg_1201[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_id_V_reg_1201[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_id_V_reg_1201[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_id_V_reg_1201[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3_6\ is
  port (
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3_6\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3_6\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3_6\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \B_V_data_1_payload_A[4]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__11_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__10_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[0]_INST_0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[1]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[2]_INST_0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[3]_INST_0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \OUTPUT_r_TID[4]_INST_0\ : label is "soft_lutpair166";
begin
\B_V_data_1_payload_A[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[4]_i_1__1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[4]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[4]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__11_n_2\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__10_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__10_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TID(0)
    );
\OUTPUT_r_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TID(1)
    );
\OUTPUT_r_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TID(2)
    );
\OUTPUT_r_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TID(3)
    );
\OUTPUT_r_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => OUTPUT_r_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \B_V_data_1_payload_A[5]_i_1__0_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__5_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_1206[5]_i_1\ : label is "soft_lutpair133";
begin
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[5]_i_1__0_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__0_n_2\,
      D => INPUT_r_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => INPUT_r_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__5_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => INPUT_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => INPUT_r_TVALID_int_regslice,
      I3 => INPUT_r_TVALID,
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__5_n_2\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => INPUT_r_TVALID_int_regslice,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[0]\,
      I3 => \B_V_data_1_state_reg_n_2_[1]\,
      I4 => INPUT_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__4_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__4_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\tmp_dest_V_reg_1206[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_dest_V_reg_1206[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_dest_V_reg_1206[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_dest_V_reg_1206[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
\tmp_dest_V_reg_1206[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => D(4)
    );
\tmp_dest_V_reg_1206[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4_5\ is
  port (
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTPUT_r_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ack_in : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4_5\ : entity is "guitar_effects_regslice_both";
end \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4_5\;

architecture STRUCTURE of \guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4_5\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \B_V_data_1_payload_A[5]_i_1__1_n_2\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_2\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__12_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__11_n_2\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_2_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[0]_INST_0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[1]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[2]_INST_0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[3]_INST_0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \OUTPUT_r_TDEST[4]_INST_0\ : label is "soft_lutpair163";
begin
\B_V_data_1_payload_A[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_2_[0]\,
      I1 => \B_V_data_1_state_reg_n_2_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[5]_i_1__1_n_2\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[5]_i_1__1_n_2\,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[5]_0\(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_2\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_2\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => ack_in,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_2\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_2\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222AAAAA0000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => OUTPUT_r_TREADY,
      I2 => ack_in,
      I3 => Q(0),
      I4 => \B_V_data_1_state_reg_n_2_[1]\,
      I5 => \B_V_data_1_state_reg_n_2_[0]\,
      O => \B_V_data_1_state[0]_i_1__12_n_2\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => OUTPUT_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_2_[0]\,
      I2 => \B_V_data_1_state_reg_n_2_[1]\,
      I3 => Q(0),
      I4 => ack_in,
      O => \B_V_data_1_state[1]_i_1__11_n_2\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__11_n_2\,
      Q => \B_V_data_1_state_reg_n_2_[1]\,
      R => ap_rst_n_inv
    );
\OUTPUT_r_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => OUTPUT_r_TDEST(0)
    );
\OUTPUT_r_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => OUTPUT_r_TDEST(1)
    );
\OUTPUT_r_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => OUTPUT_r_TDEST(2)
    );
\OUTPUT_r_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => OUTPUT_r_TDEST(3)
    );
\OUTPUT_r_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => OUTPUT_r_TDEST(4)
    );
\OUTPUT_r_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => OUTPUT_r_TDEST(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq is
  port (
    done0 : out STD_LOGIC;
    sign_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O52 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \divisor0_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[17]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \divisor0_reg[30]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[29]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[28]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[27]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[26]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[25]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[24]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[23]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[22]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[21]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[20]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[19]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[18]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[17]_inv_0\ : in STD_LOGIC;
    \divisor0_reg[16]_0\ : in STD_LOGIC;
    \divisor0_reg[15]_0\ : in STD_LOGIC;
    \divisor0_reg[14]_0\ : in STD_LOGIC;
    \divisor0_reg[13]_0\ : in STD_LOGIC;
    \divisor0_reg[12]_0\ : in STD_LOGIC;
    \divisor0_reg[11]_0\ : in STD_LOGIC;
    \divisor0_reg[10]_0\ : in STD_LOGIC;
    \divisor0_reg[9]_0\ : in STD_LOGIC;
    \divisor0_reg[8]_0\ : in STD_LOGIC;
    \divisor0_reg[7]_0\ : in STD_LOGIC;
    \divisor0_reg[6]_0\ : in STD_LOGIC;
    \divisor0_reg[5]_0\ : in STD_LOGIC;
    \divisor0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divisor0_reg[4]_0\ : in STD_LOGIC;
    \divisor0_reg[3]_0\ : in STD_LOGIC;
    \divisor0_reg[2]_0\ : in STD_LOGIC;
    \divisor0_reg[1]_0\ : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_u0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq : entity is "guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq is
  signal \cal_tmp_carry__0_i_5__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__1_n_2\ : STD_LOGIC;
  signal cal_tmp_carry_i_6_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_7_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_8_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dividend_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal \divisor0[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[12]_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[16]_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[20]_inv_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[24]_inv_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[28]_inv_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[31]_inv_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_6_n_2\ : STD_LOGIC;
  signal \divisor0[4]_i_7_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_3_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_4_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_5_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_6__0_n_2\ : STD_LOGIC;
  signal \divisor0[8]_i_6_n_2\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[20]_inv_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[24]_inv_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[28]_inv_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[31]_inv_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[31]_inv_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[31]_inv_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[31]_inv_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \divisor0_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[9]\ : STD_LOGIC;
  signal divisor_u : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal divisor_u0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out0 : STD_LOGIC;
  signal \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\ : STD_LOGIC;
  signal \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\ : STD_LOGIC;
  signal r_stage_reg_gate_n_2 : STD_LOGIC;
  signal \r_stage_reg_n_2_[0]\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \remd_tmp[0]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal sign_i_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_product_i_10_n_2 : STD_LOGIC;
  signal tmp_product_i_11_n_2 : STD_LOGIC;
  signal tmp_product_i_12_n_2 : STD_LOGIC;
  signal tmp_product_i_13_n_2 : STD_LOGIC;
  signal tmp_product_i_14_n_2 : STD_LOGIC;
  signal tmp_product_i_15_n_2 : STD_LOGIC;
  signal tmp_product_i_16_n_2 : STD_LOGIC;
  signal tmp_product_i_17_n_2 : STD_LOGIC;
  signal tmp_product_i_18_n_2 : STD_LOGIC;
  signal tmp_product_i_19_n_2 : STD_LOGIC;
  signal tmp_product_i_1_n_4 : STD_LOGIC;
  signal tmp_product_i_1_n_5 : STD_LOGIC;
  signal tmp_product_i_20_n_2 : STD_LOGIC;
  signal tmp_product_i_21_n_2 : STD_LOGIC;
  signal tmp_product_i_22_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_2 : STD_LOGIC;
  signal tmp_product_i_2_n_3 : STD_LOGIC;
  signal tmp_product_i_2_n_4 : STD_LOGIC;
  signal tmp_product_i_2_n_5 : STD_LOGIC;
  signal tmp_product_i_3_n_2 : STD_LOGIC;
  signal tmp_product_i_3_n_3 : STD_LOGIC;
  signal tmp_product_i_3_n_4 : STD_LOGIC;
  signal tmp_product_i_3_n_5 : STD_LOGIC;
  signal tmp_product_i_4_n_2 : STD_LOGIC;
  signal tmp_product_i_4_n_3 : STD_LOGIC;
  signal tmp_product_i_4_n_4 : STD_LOGIC;
  signal tmp_product_i_4_n_5 : STD_LOGIC;
  signal tmp_product_i_5_n_2 : STD_LOGIC;
  signal tmp_product_i_5_n_3 : STD_LOGIC;
  signal tmp_product_i_5_n_4 : STD_LOGIC;
  signal tmp_product_i_5_n_5 : STD_LOGIC;
  signal tmp_product_i_6_n_2 : STD_LOGIC;
  signal tmp_product_i_7_n_2 : STD_LOGIC;
  signal tmp_product_i_8_n_2 : STD_LOGIC;
  signal tmp_product_i_9_n_2 : STD_LOGIC;
  signal \NLW_cal_tmp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_divisor0_reg[31]_inv_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_divisor0_reg[31]_inv_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_divisor0_reg[31]_inv_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_divisor0_reg[31]_inv_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_product_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[10]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dividend0[11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dividend0[12]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \dividend0[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dividend0[14]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dividend0[15]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dividend0[16]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dividend0[7]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \dividend0[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \dividend0[9]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \divisor0[10]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \divisor0[10]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \divisor0[11]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \divisor0[11]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \divisor0[12]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \divisor0[12]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \divisor0[13]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \divisor0[13]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \divisor0[14]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \divisor0[14]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \divisor0[15]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \divisor0[15]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \divisor0[16]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \divisor0[16]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \divisor0[17]_inv_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \divisor0[17]_inv_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \divisor0[18]_inv_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \divisor0[18]_inv_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \divisor0[19]_inv_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \divisor0[19]_inv_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \divisor0[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \divisor0[1]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \divisor0[20]_inv_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \divisor0[20]_inv_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \divisor0[21]_inv_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \divisor0[21]_inv_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \divisor0[22]_inv_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \divisor0[22]_inv_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \divisor0[23]_inv_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \divisor0[23]_inv_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \divisor0[24]_inv_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \divisor0[24]_inv_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \divisor0[25]_inv_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \divisor0[25]_inv_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \divisor0[26]_inv_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \divisor0[26]_inv_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \divisor0[27]_inv_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \divisor0[27]_inv_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \divisor0[28]_inv_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \divisor0[28]_inv_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \divisor0[29]_inv_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \divisor0[29]_inv_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \divisor0[2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \divisor0[2]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \divisor0[30]_inv_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \divisor0[30]_inv_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \divisor0[31]_inv_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \divisor0[31]_inv_i_1__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \divisor0[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \divisor0[3]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \divisor0[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \divisor0[4]_i_1__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \divisor0[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \divisor0[5]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \divisor0[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \divisor0[6]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \divisor0[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \divisor0[7]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \divisor0[8]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \divisor0[8]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \divisor0[9]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \divisor0[9]_i_1__0\ : label is "soft_lutpair215";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \divisor0_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[16]_i_2__0\ : label is 35;
  attribute inverted : string;
  attribute inverted of \divisor0_reg[17]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[18]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[19]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[20]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \divisor0_reg[20]_inv_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[20]_inv_i_2__0\ : label is 35;
  attribute inverted of \divisor0_reg[21]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[22]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[23]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[24]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \divisor0_reg[24]_inv_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[24]_inv_i_2__0\ : label is 35;
  attribute inverted of \divisor0_reg[25]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[26]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[27]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[28]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \divisor0_reg[28]_inv_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[28]_inv_i_2__0\ : label is 35;
  attribute inverted of \divisor0_reg[29]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[30]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[31]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \divisor0_reg[31]_inv_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[31]_inv_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \divisor0_reg[8]_i_2__0\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\ : label is "inst/\sdiv_17s_32ns_32_21_seq_1_U9/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\ : label is "inst/\sdiv_17s_32ns_32_21_seq_1_U9/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 ";
  attribute SOFT_HLUTNM of \remd_tmp[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sign0[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sign0[1]_i_1__0\ : label is "soft_lutpair236";
begin
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_2,
      CO(2) => cal_tmp_carry_n_3,
      CO(1) => cal_tmp_carry_n_4,
      CO(0) => cal_tmp_carry_n_5,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_6,
      O(2) => cal_tmp_carry_n_7,
      O(1) => cal_tmp_carry_n_8,
      O(0) => cal_tmp_carry_n_9,
      S(3) => \cal_tmp_carry_i_5__1_n_2\,
      S(2) => cal_tmp_carry_i_6_n_2,
      S(1) => cal_tmp_carry_i_7_n_2,
      S(0) => cal_tmp_carry_i_8_n_2
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_2,
      CO(3) => \cal_tmp_carry__0_n_2\,
      CO(2) => \cal_tmp_carry__0_n_3\,
      CO(1) => \cal_tmp_carry__0_n_4\,
      CO(0) => \cal_tmp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_6\,
      O(2) => \cal_tmp_carry__0_n_7\,
      O(1) => \cal_tmp_carry__0_n_8\,
      O(0) => \cal_tmp_carry__0_n_9\,
      S(3) => \cal_tmp_carry__0_i_5__1_n_2\,
      S(2) => \cal_tmp_carry__0_i_6_n_2\,
      S(1) => \cal_tmp_carry__0_i_7_n_2\,
      S(0) => \cal_tmp_carry__0_i_8_n_2\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(6),
      I2 => \divisor0_reg_n_2_[7]\,
      O => \cal_tmp_carry__0_i_5__1_n_2\
    );
\cal_tmp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(5),
      I2 => \divisor0_reg_n_2_[6]\,
      O => \cal_tmp_carry__0_i_6_n_2\
    );
\cal_tmp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(4),
      I2 => \divisor0_reg_n_2_[5]\,
      O => \cal_tmp_carry__0_i_7_n_2\
    );
\cal_tmp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(3),
      I2 => \divisor0_reg_n_2_[4]\,
      O => \cal_tmp_carry__0_i_8_n_2\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_2\,
      CO(3) => \cal_tmp_carry__1_n_2\,
      CO(2) => \cal_tmp_carry__1_n_3\,
      CO(1) => \cal_tmp_carry__1_n_4\,
      CO(0) => \cal_tmp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(10 downto 7),
      O(3) => \cal_tmp_carry__1_n_6\,
      O(2) => \cal_tmp_carry__1_n_7\,
      O(1) => \cal_tmp_carry__1_n_8\,
      O(0) => \cal_tmp_carry__1_n_9\,
      S(3) => \cal_tmp_carry__1_i_5__1_n_2\,
      S(2) => \cal_tmp_carry__1_i_6__1_n_2\,
      S(1) => \cal_tmp_carry__1_i_7_n_2\,
      S(0) => \cal_tmp_carry__1_i_8_n_2\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(10),
      I2 => \divisor0_reg_n_2_[11]\,
      O => \cal_tmp_carry__1_i_5__1_n_2\
    );
\cal_tmp_carry__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(9),
      I2 => \divisor0_reg_n_2_[10]\,
      O => \cal_tmp_carry__1_i_6__1_n_2\
    );
\cal_tmp_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(8),
      I2 => \divisor0_reg_n_2_[9]\,
      O => \cal_tmp_carry__1_i_7_n_2\
    );
\cal_tmp_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(7),
      I2 => \divisor0_reg_n_2_[8]\,
      O => \cal_tmp_carry__1_i_8_n_2\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_2\,
      CO(3) => \cal_tmp_carry__2_n_2\,
      CO(2) => \cal_tmp_carry__2_n_3\,
      CO(1) => \cal_tmp_carry__2_n_4\,
      CO(0) => \cal_tmp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(14 downto 11),
      O(3) => \cal_tmp_carry__2_n_6\,
      O(2) => \cal_tmp_carry__2_n_7\,
      O(1) => \cal_tmp_carry__2_n_8\,
      O(0) => \cal_tmp_carry__2_n_9\,
      S(3) => \cal_tmp_carry__2_i_5_n_2\,
      S(2) => \cal_tmp_carry__2_i_6__1_n_2\,
      S(1) => \cal_tmp_carry__2_i_7_n_2\,
      S(0) => \cal_tmp_carry__2_i_8_n_2\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(13)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(11)
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(14),
      I2 => \divisor0_reg_n_2_[15]\,
      O => \cal_tmp_carry__2_i_5_n_2\
    );
\cal_tmp_carry__2_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(13),
      I2 => \divisor0_reg_n_2_[14]\,
      O => \cal_tmp_carry__2_i_6__1_n_2\
    );
\cal_tmp_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(12),
      I2 => \divisor0_reg_n_2_[13]\,
      O => \cal_tmp_carry__2_i_7_n_2\
    );
\cal_tmp_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(11),
      I2 => \divisor0_reg_n_2_[12]\,
      O => \cal_tmp_carry__2_i_8_n_2\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_2\,
      CO(3) => \cal_tmp_carry__3_n_2\,
      CO(2) => \cal_tmp_carry__3_n_3\,
      CO(1) => \cal_tmp_carry__3_n_4\,
      CO(0) => \cal_tmp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => remd_tmp_mux(15),
      O(3 downto 0) => \NLW_cal_tmp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \p_0_in__0\(19 downto 17),
      S(0) => \cal_tmp_carry__3_i_2__1_n_2\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(15)
    );
\cal_tmp_carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(15),
      I2 => \divisor0_reg_n_2_[16]\,
      O => \cal_tmp_carry__3_i_2__1_n_2\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_2\,
      CO(3) => \cal_tmp_carry__4_n_2\,
      CO(2) => \cal_tmp_carry__4_n_3\,
      CO(1) => \cal_tmp_carry__4_n_4\,
      CO(0) => \cal_tmp_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(23 downto 20)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_2\,
      CO(3) => \cal_tmp_carry__5_n_2\,
      CO(2) => \cal_tmp_carry__5_n_3\,
      CO(1) => \cal_tmp_carry__5_n_4\,
      CO(0) => \cal_tmp_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(27 downto 24)
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_2\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_3\,
      CO(1) => \cal_tmp_carry__6_n_4\,
      CO(0) => \cal_tmp_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(31 downto 28)
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in_0,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(2)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(0)
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_2_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(2),
      I2 => \divisor0_reg_n_2_[3]\,
      O => \cal_tmp_carry_i_5__1_n_2\
    );
cal_tmp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(1),
      I2 => \divisor0_reg_n_2_[2]\,
      O => cal_tmp_carry_i_6_n_2
    );
cal_tmp_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(0),
      I2 => \divisor0_reg_n_2_[1]\,
      O => cal_tmp_carry_i_7_n_2
    );
cal_tmp_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => dividend_tmp(16),
      I2 => \dividend0_reg_n_2_[16]\,
      I3 => \divisor0_reg_n_2_[0]\,
      O => cal_tmp_carry_i_8_n_2
    );
\dividend0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(5),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[10]_0\,
      O => dividend_u(10)
    );
\dividend0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(6),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[11]_0\,
      O => dividend_u(11)
    );
\dividend0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(7),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[12]_0\,
      O => dividend_u(12)
    );
\dividend0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(8),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[13]_0\,
      O => dividend_u(13)
    );
\dividend0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(9),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[14]_0\,
      O => dividend_u(14)
    );
\dividend0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => dividend_u0(10),
      O => dividend_u(15)
    );
\dividend0[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in_0,
      I1 => dividend_u0(11),
      O => dividend_u(16)
    );
\dividend0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(0),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(1),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[6]_0\,
      O => dividend_u(6)
    );
\dividend0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(2),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[7]_0\,
      O => dividend_u(7)
    );
\dividend0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(3),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[8]_0\,
      O => dividend_u(8)
    );
\dividend0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(4),
      I1 => p_1_in_0,
      I2 => \dividend0_reg[9]_0\,
      O => dividend_u(9)
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[10]_i_1_n_2\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[11]_i_1_n_2\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[12]_i_1_n_2\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[13]_i_1_n_2\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[14]_i_1_n_2\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[15]_i_1_n_2\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[16]_i_1_n_2\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[1]_i_1_n_2\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[2]_i_1_n_2\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[3]_i_1_n_2\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[4]_i_1_n_2\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[5]_i_1_n_2\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[6]_i_1_n_2\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[7]_i_1_n_2\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[8]_i_1_n_2\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[9]_i_1_n_2\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_2\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_2\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_2\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_2\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_2\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_2\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_2\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_2\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_2\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_2\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_2\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_2\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_2\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_2\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_2\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_2\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(10),
      I1 => p_0_in,
      I2 => \divisor0_reg[10]_0\,
      O => divisor_u(10)
    );
\divisor0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(10),
      I1 => p_0_in,
      I2 => \divisor0_reg[10]_0\,
      O => \divisor0_reg[31]\(9)
    );
\divisor0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(11),
      I1 => p_0_in,
      I2 => \divisor0_reg[11]_0\,
      O => divisor_u(11)
    );
\divisor0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(11),
      I1 => p_0_in,
      I2 => \divisor0_reg[11]_0\,
      O => \divisor0_reg[31]\(10)
    );
\divisor0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(12),
      I1 => p_0_in,
      I2 => \divisor0_reg[12]_0\,
      O => divisor_u(12)
    );
\divisor0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(12),
      I1 => p_0_in,
      I2 => \divisor0_reg[12]_0\,
      O => \divisor0_reg[31]\(11)
    );
\divisor0[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[12]_0\,
      O => \divisor0[12]_i_3_n_2\
    );
\divisor0[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[12]_0\,
      O => \divisor0[12]_i_3__0_n_2\
    );
\divisor0[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[11]_0\,
      O => \divisor0[12]_i_4_n_2\
    );
\divisor0[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[11]_0\,
      O => \divisor0[12]_i_4__0_n_2\
    );
\divisor0[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[10]_0\,
      O => \divisor0[12]_i_5_n_2\
    );
\divisor0[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[10]_0\,
      O => \divisor0[12]_i_5__0_n_2\
    );
\divisor0[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[9]_0\,
      O => \divisor0[12]_i_6_n_2\
    );
\divisor0[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[9]_0\,
      O => \divisor0[12]_i_6__0_n_2\
    );
\divisor0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(13),
      I1 => p_0_in,
      I2 => \divisor0_reg[13]_0\,
      O => divisor_u(13)
    );
\divisor0[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(13),
      I1 => p_0_in,
      I2 => \divisor0_reg[13]_0\,
      O => \divisor0_reg[31]\(12)
    );
\divisor0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(14),
      I1 => p_0_in,
      I2 => \divisor0_reg[14]_0\,
      O => divisor_u(14)
    );
\divisor0[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(14),
      I1 => p_0_in,
      I2 => \divisor0_reg[14]_0\,
      O => \divisor0_reg[31]\(13)
    );
\divisor0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(15),
      I1 => p_0_in,
      I2 => \divisor0_reg[15]_0\,
      O => divisor_u(15)
    );
\divisor0[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(15),
      I1 => p_0_in,
      I2 => \divisor0_reg[15]_0\,
      O => \divisor0_reg[31]\(14)
    );
\divisor0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(16),
      I1 => p_0_in,
      I2 => \divisor0_reg[16]_0\,
      O => divisor_u(16)
    );
\divisor0[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(16),
      I1 => p_0_in,
      I2 => \divisor0_reg[16]_0\,
      O => \divisor0_reg[31]\(15)
    );
\divisor0[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[16]_0\,
      O => \divisor0[16]_i_3_n_2\
    );
\divisor0[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[16]_0\,
      O => \divisor0[16]_i_3__0_n_2\
    );
\divisor0[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[15]_0\,
      O => \divisor0[16]_i_4_n_2\
    );
\divisor0[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[15]_0\,
      O => \divisor0[16]_i_4__0_n_2\
    );
\divisor0[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[14]_0\,
      O => \divisor0[16]_i_5_n_2\
    );
\divisor0[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[14]_0\,
      O => \divisor0[16]_i_5__0_n_2\
    );
\divisor0[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[13]_0\,
      O => \divisor0[16]_i_6_n_2\
    );
\divisor0[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[13]_0\,
      O => \divisor0[16]_i_6__0_n_2\
    );
\divisor0[17]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(17),
      I1 => p_0_in,
      I2 => \divisor0_reg[17]_inv_0\,
      O => divisor_u(17)
    );
\divisor0[17]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(17),
      I1 => p_0_in,
      I2 => \divisor0_reg[17]_inv_0\,
      O => \divisor0_reg[31]\(16)
    );
\divisor0[18]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(18),
      I1 => p_0_in,
      I2 => \divisor0_reg[18]_inv_0\,
      O => divisor_u(18)
    );
\divisor0[18]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(18),
      I1 => p_0_in,
      I2 => \divisor0_reg[18]_inv_0\,
      O => \divisor0_reg[31]\(17)
    );
\divisor0[19]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(19),
      I1 => p_0_in,
      I2 => \divisor0_reg[19]_inv_0\,
      O => divisor_u(19)
    );
\divisor0[19]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(19),
      I1 => p_0_in,
      I2 => \divisor0_reg[19]_inv_0\,
      O => \divisor0_reg[31]\(18)
    );
\divisor0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(1),
      I1 => p_0_in,
      I2 => \divisor0_reg[1]_0\,
      O => divisor_u(1)
    );
\divisor0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(1),
      I1 => p_0_in,
      I2 => \divisor0_reg[1]_0\,
      O => \divisor0_reg[31]\(0)
    );
\divisor0[20]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(20),
      I1 => p_0_in,
      I2 => \divisor0_reg[20]_inv_0\,
      O => divisor_u(20)
    );
\divisor0[20]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(20),
      I1 => p_0_in,
      I2 => \divisor0_reg[20]_inv_0\,
      O => \divisor0_reg[31]\(19)
    );
\divisor0[20]_inv_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[20]_inv_0\,
      O => \divisor0[20]_inv_i_3_n_2\
    );
\divisor0[20]_inv_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[20]_inv_0\,
      O => \divisor0[20]_inv_i_3__0_n_2\
    );
\divisor0[20]_inv_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[19]_inv_0\,
      O => \divisor0[20]_inv_i_4_n_2\
    );
\divisor0[20]_inv_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[19]_inv_0\,
      O => \divisor0[20]_inv_i_4__0_n_2\
    );
\divisor0[20]_inv_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[18]_inv_0\,
      O => \divisor0[20]_inv_i_5_n_2\
    );
\divisor0[20]_inv_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[18]_inv_0\,
      O => \divisor0[20]_inv_i_5__0_n_2\
    );
\divisor0[20]_inv_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[17]_inv_0\,
      O => \divisor0[20]_inv_i_6_n_2\
    );
\divisor0[20]_inv_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[17]_inv_0\,
      O => \divisor0[20]_inv_i_6__0_n_2\
    );
\divisor0[21]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(21),
      I1 => p_0_in,
      I2 => \divisor0_reg[21]_inv_0\,
      O => divisor_u(21)
    );
\divisor0[21]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(21),
      I1 => p_0_in,
      I2 => \divisor0_reg[21]_inv_0\,
      O => \divisor0_reg[31]\(20)
    );
\divisor0[22]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(22),
      I1 => p_0_in,
      I2 => \divisor0_reg[22]_inv_0\,
      O => divisor_u(22)
    );
\divisor0[22]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(22),
      I1 => p_0_in,
      I2 => \divisor0_reg[22]_inv_0\,
      O => \divisor0_reg[31]\(21)
    );
\divisor0[23]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(23),
      I1 => p_0_in,
      I2 => \divisor0_reg[23]_inv_0\,
      O => divisor_u(23)
    );
\divisor0[23]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(23),
      I1 => p_0_in,
      I2 => \divisor0_reg[23]_inv_0\,
      O => \divisor0_reg[31]\(22)
    );
\divisor0[24]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(24),
      I1 => p_0_in,
      I2 => \divisor0_reg[24]_inv_0\,
      O => divisor_u(24)
    );
\divisor0[24]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(24),
      I1 => p_0_in,
      I2 => \divisor0_reg[24]_inv_0\,
      O => \divisor0_reg[31]\(23)
    );
\divisor0[24]_inv_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[24]_inv_0\,
      O => \divisor0[24]_inv_i_3_n_2\
    );
\divisor0[24]_inv_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[24]_inv_0\,
      O => \divisor0[24]_inv_i_3__0_n_2\
    );
\divisor0[24]_inv_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[23]_inv_0\,
      O => \divisor0[24]_inv_i_4_n_2\
    );
\divisor0[24]_inv_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[23]_inv_0\,
      O => \divisor0[24]_inv_i_4__0_n_2\
    );
\divisor0[24]_inv_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[22]_inv_0\,
      O => \divisor0[24]_inv_i_5_n_2\
    );
\divisor0[24]_inv_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[22]_inv_0\,
      O => \divisor0[24]_inv_i_5__0_n_2\
    );
\divisor0[24]_inv_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[21]_inv_0\,
      O => \divisor0[24]_inv_i_6_n_2\
    );
\divisor0[24]_inv_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[21]_inv_0\,
      O => \divisor0[24]_inv_i_6__0_n_2\
    );
\divisor0[25]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(25),
      I1 => p_0_in,
      I2 => \divisor0_reg[25]_inv_0\,
      O => divisor_u(25)
    );
\divisor0[25]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(25),
      I1 => p_0_in,
      I2 => \divisor0_reg[25]_inv_0\,
      O => \divisor0_reg[31]\(24)
    );
\divisor0[26]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(26),
      I1 => p_0_in,
      I2 => \divisor0_reg[26]_inv_0\,
      O => divisor_u(26)
    );
\divisor0[26]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(26),
      I1 => p_0_in,
      I2 => \divisor0_reg[26]_inv_0\,
      O => \divisor0_reg[31]\(25)
    );
\divisor0[27]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(27),
      I1 => p_0_in,
      I2 => \divisor0_reg[27]_inv_0\,
      O => divisor_u(27)
    );
\divisor0[27]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(27),
      I1 => p_0_in,
      I2 => \divisor0_reg[27]_inv_0\,
      O => \divisor0_reg[31]\(26)
    );
\divisor0[28]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(28),
      I1 => p_0_in,
      I2 => \divisor0_reg[28]_inv_0\,
      O => divisor_u(28)
    );
\divisor0[28]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(28),
      I1 => p_0_in,
      I2 => \divisor0_reg[28]_inv_0\,
      O => \divisor0_reg[31]\(27)
    );
\divisor0[28]_inv_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[28]_inv_0\,
      O => \divisor0[28]_inv_i_3_n_2\
    );
\divisor0[28]_inv_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[28]_inv_0\,
      O => \divisor0[28]_inv_i_3__0_n_2\
    );
\divisor0[28]_inv_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[27]_inv_0\,
      O => \divisor0[28]_inv_i_4_n_2\
    );
\divisor0[28]_inv_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[27]_inv_0\,
      O => \divisor0[28]_inv_i_4__0_n_2\
    );
\divisor0[28]_inv_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[26]_inv_0\,
      O => \divisor0[28]_inv_i_5_n_2\
    );
\divisor0[28]_inv_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[26]_inv_0\,
      O => \divisor0[28]_inv_i_5__0_n_2\
    );
\divisor0[28]_inv_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[25]_inv_0\,
      O => \divisor0[28]_inv_i_6_n_2\
    );
\divisor0[28]_inv_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[25]_inv_0\,
      O => \divisor0[28]_inv_i_6__0_n_2\
    );
\divisor0[29]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(29),
      I1 => p_0_in,
      I2 => \divisor0_reg[29]_inv_0\,
      O => divisor_u(29)
    );
\divisor0[29]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(29),
      I1 => p_0_in,
      I2 => \divisor0_reg[29]_inv_0\,
      O => \divisor0_reg[31]\(28)
    );
\divisor0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(2),
      I1 => p_0_in,
      I2 => \divisor0_reg[2]_0\,
      O => divisor_u(2)
    );
\divisor0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(2),
      I1 => p_0_in,
      I2 => \divisor0_reg[2]_0\,
      O => \divisor0_reg[31]\(1)
    );
\divisor0[30]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => divisor_u0(30),
      I1 => p_0_in,
      I2 => \divisor0_reg[30]_inv_0\,
      O => divisor_u(30)
    );
\divisor0[30]_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(30),
      I1 => p_0_in,
      I2 => \divisor0_reg[30]_inv_0\,
      O => \divisor0_reg[31]\(29)
    );
\divisor0[31]_inv_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in,
      I1 => divisor_u0(31),
      O => divisor_u(31)
    );
\divisor0[31]_inv_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in,
      I1 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(31),
      O => \divisor0_reg[31]\(30)
    );
\divisor0[31]_inv_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \divisor0[31]_inv_i_3_n_2\
    );
\divisor0[31]_inv_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in,
      O => \divisor0[31]_inv_i_3__0_n_2\
    );
\divisor0[31]_inv_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[30]_inv_0\,
      O => \divisor0[31]_inv_i_4_n_2\
    );
\divisor0[31]_inv_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[30]_inv_0\,
      O => \divisor0[31]_inv_i_4__0_n_2\
    );
\divisor0[31]_inv_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[29]_inv_0\,
      O => \divisor0[31]_inv_i_5_n_2\
    );
\divisor0[31]_inv_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[29]_inv_0\,
      O => \divisor0[31]_inv_i_5__0_n_2\
    );
\divisor0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(3),
      I1 => p_0_in,
      I2 => \divisor0_reg[3]_0\,
      O => divisor_u(3)
    );
\divisor0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(3),
      I1 => p_0_in,
      I2 => \divisor0_reg[3]_0\,
      O => \divisor0_reg[31]\(2)
    );
\divisor0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(4),
      I1 => p_0_in,
      I2 => \divisor0_reg[4]_0\,
      O => divisor_u(4)
    );
\divisor0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(4),
      I1 => p_0_in,
      I2 => \divisor0_reg[4]_0\,
      O => \divisor0_reg[31]\(3)
    );
\divisor0[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[0]_0\(0),
      O => \divisor0[4]_i_3_n_2\
    );
\divisor0[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[4]_0\,
      O => \divisor0[4]_i_3__0_n_2\
    );
\divisor0[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[3]_0\,
      O => \divisor0[4]_i_4_n_2\
    );
\divisor0[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[4]_0\,
      O => \divisor0[4]_i_4__0_n_2\
    );
\divisor0[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[2]_0\,
      O => \divisor0[4]_i_5_n_2\
    );
\divisor0[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[3]_0\,
      O => \divisor0[4]_i_5__0_n_2\
    );
\divisor0[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[1]_0\,
      O => \divisor0[4]_i_6_n_2\
    );
\divisor0[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[2]_0\,
      O => \divisor0[4]_i_6__0_n_2\
    );
\divisor0[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[1]_0\,
      O => \divisor0[4]_i_7_n_2\
    );
\divisor0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(5),
      I1 => p_0_in,
      I2 => \divisor0_reg[5]_0\,
      O => divisor_u(5)
    );
\divisor0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(5),
      I1 => p_0_in,
      I2 => \divisor0_reg[5]_0\,
      O => \divisor0_reg[31]\(4)
    );
\divisor0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(6),
      I1 => p_0_in,
      I2 => \divisor0_reg[6]_0\,
      O => divisor_u(6)
    );
\divisor0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(6),
      I1 => p_0_in,
      I2 => \divisor0_reg[6]_0\,
      O => \divisor0_reg[31]\(5)
    );
\divisor0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(7),
      I1 => p_0_in,
      I2 => \divisor0_reg[7]_0\,
      O => divisor_u(7)
    );
\divisor0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(7),
      I1 => p_0_in,
      I2 => \divisor0_reg[7]_0\,
      O => \divisor0_reg[31]\(6)
    );
\divisor0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(8),
      I1 => p_0_in,
      I2 => \divisor0_reg[8]_0\,
      O => divisor_u(8)
    );
\divisor0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(8),
      I1 => p_0_in,
      I2 => \divisor0_reg[8]_0\,
      O => \divisor0_reg[31]\(7)
    );
\divisor0[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[8]_0\,
      O => \divisor0[8]_i_3_n_2\
    );
\divisor0[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[8]_0\,
      O => \divisor0[8]_i_3__0_n_2\
    );
\divisor0[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[7]_0\,
      O => \divisor0[8]_i_4_n_2\
    );
\divisor0[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[7]_0\,
      O => \divisor0[8]_i_4__0_n_2\
    );
\divisor0[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[6]_0\,
      O => \divisor0[8]_i_5_n_2\
    );
\divisor0[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[6]_0\,
      O => \divisor0[8]_i_5__0_n_2\
    );
\divisor0[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[5]_0\,
      O => \divisor0[8]_i_6_n_2\
    );
\divisor0[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \divisor0_reg[5]_0\,
      O => \divisor0[8]_i_6__0_n_2\
    );
\divisor0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => divisor_u0(9),
      I1 => p_0_in,
      I2 => \divisor0_reg[9]_0\,
      O => divisor_u(9)
    );
\divisor0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(9),
      I1 => p_0_in,
      I2 => \divisor0_reg[9]_0\,
      O => \divisor0_reg[31]\(8)
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[0]_0\(0),
      Q => \divisor0_reg_n_2_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(10),
      Q => \divisor0_reg_n_2_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(11),
      Q => \divisor0_reg_n_2_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(12),
      Q => \divisor0_reg_n_2_[12]\,
      R => '0'
    );
\divisor0_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[8]_i_2_n_2\,
      CO(3) => \divisor0_reg[12]_i_2_n_2\,
      CO(2) => \divisor0_reg[12]_i_2_n_3\,
      CO(1) => \divisor0_reg[12]_i_2_n_4\,
      CO(0) => \divisor0_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(12 downto 9),
      S(3) => \divisor0[12]_i_3__0_n_2\,
      S(2) => \divisor0[12]_i_4__0_n_2\,
      S(1) => \divisor0[12]_i_5__0_n_2\,
      S(0) => \divisor0[12]_i_6__0_n_2\
    );
\divisor0_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[8]_i_2__0_n_2\,
      CO(3) => \divisor0_reg[12]_i_2__0_n_2\,
      CO(2) => \divisor0_reg[12]_i_2__0_n_3\,
      CO(1) => \divisor0_reg[12]_i_2__0_n_4\,
      CO(0) => \divisor0_reg[12]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(12 downto 9),
      S(3) => \divisor0[12]_i_3_n_2\,
      S(2) => \divisor0[12]_i_4_n_2\,
      S(1) => \divisor0[12]_i_5_n_2\,
      S(0) => \divisor0[12]_i_6_n_2\
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(13),
      Q => \divisor0_reg_n_2_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(14),
      Q => \divisor0_reg_n_2_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(15),
      Q => \divisor0_reg_n_2_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(16),
      Q => \divisor0_reg_n_2_[16]\,
      R => '0'
    );
\divisor0_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[12]_i_2_n_2\,
      CO(3) => \divisor0_reg[16]_i_2_n_2\,
      CO(2) => \divisor0_reg[16]_i_2_n_3\,
      CO(1) => \divisor0_reg[16]_i_2_n_4\,
      CO(0) => \divisor0_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(16 downto 13),
      S(3) => \divisor0[16]_i_3__0_n_2\,
      S(2) => \divisor0[16]_i_4__0_n_2\,
      S(1) => \divisor0[16]_i_5__0_n_2\,
      S(0) => \divisor0[16]_i_6__0_n_2\
    );
\divisor0_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[12]_i_2__0_n_2\,
      CO(3) => \divisor0_reg[16]_i_2__0_n_2\,
      CO(2) => \divisor0_reg[16]_i_2__0_n_3\,
      CO(1) => \divisor0_reg[16]_i_2__0_n_4\,
      CO(0) => \divisor0_reg[16]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(16 downto 13),
      S(3) => \divisor0[16]_i_3_n_2\,
      S(2) => \divisor0[16]_i_4_n_2\,
      S(1) => \divisor0[16]_i_5_n_2\,
      S(0) => \divisor0[16]_i_6_n_2\
    );
\divisor0_reg[17]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(17),
      Q => \p_0_in__0\(17),
      R => '0'
    );
\divisor0_reg[18]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(18),
      Q => \p_0_in__0\(18),
      R => '0'
    );
\divisor0_reg[19]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(19),
      Q => \p_0_in__0\(19),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(1),
      Q => \divisor0_reg_n_2_[1]\,
      R => '0'
    );
\divisor0_reg[20]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(20),
      Q => \p_0_in__0\(20),
      R => '0'
    );
\divisor0_reg[20]_inv_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[16]_i_2_n_2\,
      CO(3) => \divisor0_reg[20]_inv_i_2_n_2\,
      CO(2) => \divisor0_reg[20]_inv_i_2_n_3\,
      CO(1) => \divisor0_reg[20]_inv_i_2_n_4\,
      CO(0) => \divisor0_reg[20]_inv_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(20 downto 17),
      S(3) => \divisor0[20]_inv_i_3__0_n_2\,
      S(2) => \divisor0[20]_inv_i_4__0_n_2\,
      S(1) => \divisor0[20]_inv_i_5__0_n_2\,
      S(0) => \divisor0[20]_inv_i_6__0_n_2\
    );
\divisor0_reg[20]_inv_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[16]_i_2__0_n_2\,
      CO(3) => \divisor0_reg[20]_inv_i_2__0_n_2\,
      CO(2) => \divisor0_reg[20]_inv_i_2__0_n_3\,
      CO(1) => \divisor0_reg[20]_inv_i_2__0_n_4\,
      CO(0) => \divisor0_reg[20]_inv_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(20 downto 17),
      S(3) => \divisor0[20]_inv_i_3_n_2\,
      S(2) => \divisor0[20]_inv_i_4_n_2\,
      S(1) => \divisor0[20]_inv_i_5_n_2\,
      S(0) => \divisor0[20]_inv_i_6_n_2\
    );
\divisor0_reg[21]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(21),
      Q => \p_0_in__0\(21),
      R => '0'
    );
\divisor0_reg[22]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(22),
      Q => \p_0_in__0\(22),
      R => '0'
    );
\divisor0_reg[23]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(23),
      Q => \p_0_in__0\(23),
      R => '0'
    );
\divisor0_reg[24]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(24),
      Q => \p_0_in__0\(24),
      R => '0'
    );
\divisor0_reg[24]_inv_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[20]_inv_i_2_n_2\,
      CO(3) => \divisor0_reg[24]_inv_i_2_n_2\,
      CO(2) => \divisor0_reg[24]_inv_i_2_n_3\,
      CO(1) => \divisor0_reg[24]_inv_i_2_n_4\,
      CO(0) => \divisor0_reg[24]_inv_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(24 downto 21),
      S(3) => \divisor0[24]_inv_i_3__0_n_2\,
      S(2) => \divisor0[24]_inv_i_4__0_n_2\,
      S(1) => \divisor0[24]_inv_i_5__0_n_2\,
      S(0) => \divisor0[24]_inv_i_6__0_n_2\
    );
\divisor0_reg[24]_inv_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[20]_inv_i_2__0_n_2\,
      CO(3) => \divisor0_reg[24]_inv_i_2__0_n_2\,
      CO(2) => \divisor0_reg[24]_inv_i_2__0_n_3\,
      CO(1) => \divisor0_reg[24]_inv_i_2__0_n_4\,
      CO(0) => \divisor0_reg[24]_inv_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(24 downto 21),
      S(3) => \divisor0[24]_inv_i_3_n_2\,
      S(2) => \divisor0[24]_inv_i_4_n_2\,
      S(1) => \divisor0[24]_inv_i_5_n_2\,
      S(0) => \divisor0[24]_inv_i_6_n_2\
    );
\divisor0_reg[25]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(25),
      Q => \p_0_in__0\(25),
      R => '0'
    );
\divisor0_reg[26]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(26),
      Q => \p_0_in__0\(26),
      R => '0'
    );
\divisor0_reg[27]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(27),
      Q => \p_0_in__0\(27),
      R => '0'
    );
\divisor0_reg[28]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(28),
      Q => \p_0_in__0\(28),
      R => '0'
    );
\divisor0_reg[28]_inv_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[24]_inv_i_2_n_2\,
      CO(3) => \divisor0_reg[28]_inv_i_2_n_2\,
      CO(2) => \divisor0_reg[28]_inv_i_2_n_3\,
      CO(1) => \divisor0_reg[28]_inv_i_2_n_4\,
      CO(0) => \divisor0_reg[28]_inv_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(28 downto 25),
      S(3) => \divisor0[28]_inv_i_3__0_n_2\,
      S(2) => \divisor0[28]_inv_i_4__0_n_2\,
      S(1) => \divisor0[28]_inv_i_5__0_n_2\,
      S(0) => \divisor0[28]_inv_i_6__0_n_2\
    );
\divisor0_reg[28]_inv_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[24]_inv_i_2__0_n_2\,
      CO(3) => \divisor0_reg[28]_inv_i_2__0_n_2\,
      CO(2) => \divisor0_reg[28]_inv_i_2__0_n_3\,
      CO(1) => \divisor0_reg[28]_inv_i_2__0_n_4\,
      CO(0) => \divisor0_reg[28]_inv_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(28 downto 25),
      S(3) => \divisor0[28]_inv_i_3_n_2\,
      S(2) => \divisor0[28]_inv_i_4_n_2\,
      S(1) => \divisor0[28]_inv_i_5_n_2\,
      S(0) => \divisor0[28]_inv_i_6_n_2\
    );
\divisor0_reg[29]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(29),
      Q => \p_0_in__0\(29),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(2),
      Q => \divisor0_reg_n_2_[2]\,
      R => '0'
    );
\divisor0_reg[30]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(30),
      Q => \p_0_in__0\(30),
      R => '0'
    );
\divisor0_reg[31]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(31),
      Q => \p_0_in__0\(31),
      R => '0'
    );
\divisor0_reg[31]_inv_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[28]_inv_i_2_n_2\,
      CO(3 downto 2) => \NLW_divisor0_reg[31]_inv_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \divisor0_reg[31]_inv_i_2_n_4\,
      CO(0) => \divisor0_reg[31]_inv_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_divisor0_reg[31]_inv_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => divisor_u0(31 downto 29),
      S(3) => '0',
      S(2) => \divisor0[31]_inv_i_3__0_n_2\,
      S(1) => \divisor0[31]_inv_i_4__0_n_2\,
      S(0) => \divisor0[31]_inv_i_5__0_n_2\
    );
\divisor0_reg[31]_inv_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[28]_inv_i_2__0_n_2\,
      CO(3 downto 2) => \NLW_divisor0_reg[31]_inv_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \divisor0_reg[31]_inv_i_2__0_n_4\,
      CO(0) => \divisor0_reg[31]_inv_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_divisor0_reg[31]_inv_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(31 downto 29),
      S(3) => '0',
      S(2) => \divisor0[31]_inv_i_3_n_2\,
      S(1) => \divisor0[31]_inv_i_4_n_2\,
      S(0) => \divisor0[31]_inv_i_5_n_2\
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(3),
      Q => \divisor0_reg_n_2_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(4),
      Q => \divisor0_reg_n_2_[4]\,
      R => '0'
    );
\divisor0_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \divisor0_reg[4]_i_2_n_2\,
      CO(2) => \divisor0_reg[4]_i_2_n_3\,
      CO(1) => \divisor0_reg[4]_i_2_n_4\,
      CO(0) => \divisor0_reg[4]_i_2_n_5\,
      CYINIT => \divisor0[4]_i_3_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(4 downto 1),
      S(3) => \divisor0[4]_i_4__0_n_2\,
      S(2) => \divisor0[4]_i_5__0_n_2\,
      S(1) => \divisor0[4]_i_6__0_n_2\,
      S(0) => \divisor0[4]_i_7_n_2\
    );
\divisor0_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \divisor0_reg[4]_i_2__0_n_2\,
      CO(2) => \divisor0_reg[4]_i_2__0_n_3\,
      CO(1) => \divisor0_reg[4]_i_2__0_n_4\,
      CO(0) => \divisor0_reg[4]_i_2__0_n_5\,
      CYINIT => \divisor0[4]_i_3_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(4 downto 1),
      S(3) => \divisor0[4]_i_3__0_n_2\,
      S(2) => \divisor0[4]_i_4_n_2\,
      S(1) => \divisor0[4]_i_5_n_2\,
      S(0) => \divisor0[4]_i_6_n_2\
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(5),
      Q => \divisor0_reg_n_2_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(6),
      Q => \divisor0_reg_n_2_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(7),
      Q => \divisor0_reg_n_2_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(8),
      Q => \divisor0_reg_n_2_[8]\,
      R => '0'
    );
\divisor0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[4]_i_2_n_2\,
      CO(3) => \divisor0_reg[8]_i_2_n_2\,
      CO(2) => \divisor0_reg[8]_i_2_n_3\,
      CO(1) => \divisor0_reg[8]_i_2_n_4\,
      CO(0) => \divisor0_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => divisor_u0(8 downto 5),
      S(3) => \divisor0[8]_i_3__0_n_2\,
      S(2) => \divisor0[8]_i_4__0_n_2\,
      S(1) => \divisor0[8]_i_5__0_n_2\,
      S(0) => \divisor0[8]_i_6__0_n_2\
    );
\divisor0_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \divisor0_reg[4]_i_2__0_n_2\,
      CO(3) => \divisor0_reg[8]_i_2__0_n_2\,
      CO(2) => \divisor0_reg[8]_i_2__0_n_3\,
      CO(1) => \divisor0_reg[8]_i_2__0_n_4\,
      CO(0) => \divisor0_reg[8]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sdiv_17s_32ns_32_21_seq_1_U10/divisor_u0\(8 downto 5),
      S(3) => \divisor0[8]_i_3_n_2\,
      S(2) => \divisor0[8]_i_4_n_2\,
      S(1) => \divisor0[8]_i_5_n_2\,
      S(0) => \divisor0[8]_i_6_n_2\
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => divisor_u(9),
      Q => \divisor0_reg_n_2_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_2_[0]\,
      Q => \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\
    );
\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\,
      Q => \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\,
      R => '0'
    );
\r_stage_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_2,
      Q => done0,
      R => ap_rst_n_inv
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\,
      I1 => \r_stage_reg[17]_0\,
      O => r_stage_reg_gate_n_2
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_2_[0]\,
      I3 => p_0_in_0,
      I4 => cal_tmp_carry_n_9,
      O => \remd_tmp[0]_i_1_n_2\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[10]_i_1_n_2\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[11]_i_1_n_2\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[12]_i_1_n_2\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[13]_i_1_n_2\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[14]_i_1_n_2\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[15]_i_1_n_2\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[1]_i_1_n_2\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[2]_i_1_n_2\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[3]_i_1_n_2\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[4]_i_1_n_2\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[5]_i_1_n_2\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[6]_i_1_n_2\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[7]_i_1_n_2\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[8]_i_1_n_2\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in_0,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[9]_i_1_n_2\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_2\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_2\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_2\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_2\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_2\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_2\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_2\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_2\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_2\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_2\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_2\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_2\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_2\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_2\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_2\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_2\,
      Q => remd_tmp(9),
      R => '0'
    );
\sign0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in_0,
      O => sign_i_1(1)
    );
\sign0[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => sign_i(0)
    );
\sign0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => sign_i_1(1),
      Q => p_2_out0,
      R => '0'
    );
tmp_product_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_2_n_2,
      CO(3 downto 2) => NLW_tmp_product_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_product_i_1_n_4,
      CO(0) => tmp_product_i_1_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => NLW_tmp_product_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => O52(18 downto 16),
      S(3 downto 2) => B"01",
      S(1) => p_2_out0,
      S(0) => tmp_product_i_6_n_2
    );
tmp_product_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(12),
      O => tmp_product_i_10_n_2
    );
tmp_product_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(11),
      O => tmp_product_i_11_n_2
    );
tmp_product_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(10),
      O => tmp_product_i_12_n_2
    );
tmp_product_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(9),
      O => tmp_product_i_13_n_2
    );
tmp_product_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(8),
      O => tmp_product_i_14_n_2
    );
tmp_product_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(7),
      O => tmp_product_i_15_n_2
    );
tmp_product_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(6),
      O => tmp_product_i_16_n_2
    );
tmp_product_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(5),
      O => tmp_product_i_17_n_2
    );
tmp_product_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(4),
      O => tmp_product_i_18_n_2
    );
tmp_product_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(3),
      O => tmp_product_i_19_n_2
    );
tmp_product_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_3_n_2,
      CO(3) => tmp_product_i_2_n_2,
      CO(2) => tmp_product_i_2_n_3,
      CO(1) => tmp_product_i_2_n_4,
      CO(0) => tmp_product_i_2_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(15 downto 12),
      S(3) => tmp_product_i_7_n_2,
      S(2) => tmp_product_i_8_n_2,
      S(1) => tmp_product_i_9_n_2,
      S(0) => tmp_product_i_10_n_2
    );
tmp_product_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(2),
      O => tmp_product_i_20_n_2
    );
tmp_product_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(1),
      O => tmp_product_i_21_n_2
    );
tmp_product_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(0),
      O => tmp_product_i_22_n_2
    );
tmp_product_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_4_n_2,
      CO(3) => tmp_product_i_3_n_2,
      CO(2) => tmp_product_i_3_n_3,
      CO(1) => tmp_product_i_3_n_4,
      CO(0) => tmp_product_i_3_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(11 downto 8),
      S(3) => tmp_product_i_11_n_2,
      S(2) => tmp_product_i_12_n_2,
      S(1) => tmp_product_i_13_n_2,
      S(0) => tmp_product_i_14_n_2
    );
tmp_product_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_5_n_2,
      CO(3) => tmp_product_i_4_n_2,
      CO(2) => tmp_product_i_4_n_3,
      CO(1) => tmp_product_i_4_n_4,
      CO(0) => tmp_product_i_4_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(7 downto 4),
      S(3) => tmp_product_i_15_n_2,
      S(2) => tmp_product_i_16_n_2,
      S(1) => tmp_product_i_17_n_2,
      S(0) => tmp_product_i_18_n_2
    );
tmp_product_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_product_i_5_n_2,
      CO(2) => tmp_product_i_5_n_3,
      CO(1) => tmp_product_i_5_n_4,
      CO(0) => tmp_product_i_5_n_5,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_2_out0,
      O(3 downto 0) => O52(3 downto 0),
      S(3) => tmp_product_i_19_n_2,
      S(2) => tmp_product_i_20_n_2,
      S(1) => tmp_product_i_21_n_2,
      S(0) => tmp_product_i_22_n_2
    );
tmp_product_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(16),
      O => tmp_product_i_6_n_2
    );
tmp_product_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(15),
      O => tmp_product_i_7_n_2
    );
tmp_product_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(14),
      O => tmp_product_i_8_n_2
    );
tmp_product_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(13),
      O => tmp_product_i_9_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12 is
  port (
    done0 : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    sign_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[17]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \divisor0_reg[31]_inv_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dividend_u0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dividend0_reg[15]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12 : entity is "guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12 is
  signal \cal_tmp_carry__0_i_5__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_6__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_7__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_8__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_7__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_8__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_7__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_8__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry_i_5__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry_i_6__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry_i_7__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry_i_8__0_n_2\ : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \dividend_tmp[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1__0_n_2\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal \divisor0_reg_n_2_[0]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal p_1_in0 : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out0 : STD_LOGIC;
  signal \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\ : STD_LOGIC;
  signal \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\ : STD_LOGIC;
  signal r_stage_reg_gate_n_2 : STD_LOGIC;
  signal \r_stage_reg_n_2_[0]\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \remd_tmp[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1__0_n_2\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_product_i_16__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_16__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_17__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_18__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_19__0_n_5\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_2\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_3\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_4\ : STD_LOGIC;
  signal \tmp_product_i_20__0_n_5\ : STD_LOGIC;
  signal tmp_product_i_25_n_2 : STD_LOGIC;
  signal tmp_product_i_26_n_2 : STD_LOGIC;
  signal tmp_product_i_27_n_2 : STD_LOGIC;
  signal tmp_product_i_28_n_2 : STD_LOGIC;
  signal tmp_product_i_29_n_2 : STD_LOGIC;
  signal tmp_product_i_30_n_2 : STD_LOGIC;
  signal tmp_product_i_31_n_2 : STD_LOGIC;
  signal tmp_product_i_32_n_2 : STD_LOGIC;
  signal tmp_product_i_33_n_2 : STD_LOGIC;
  signal tmp_product_i_34_n_2 : STD_LOGIC;
  signal tmp_product_i_35_n_2 : STD_LOGIC;
  signal tmp_product_i_36_n_2 : STD_LOGIC;
  signal tmp_product_i_37_n_2 : STD_LOGIC;
  signal tmp_product_i_38_n_2 : STD_LOGIC;
  signal tmp_product_i_39_n_2 : STD_LOGIC;
  signal tmp_product_i_40_n_2 : STD_LOGIC;
  signal tmp_product_i_41_n_2 : STD_LOGIC;
  signal \NLW_cal_tmp_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_product_i_16__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_product_i_16__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[10]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dividend0[11]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dividend0[12]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dividend0[13]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dividend0[14]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dividend0[15]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dividend0[16]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dividend0[7]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dividend0[8]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dividend0[9]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1__0\ : label is "soft_lutpair185";
  attribute inverted : string;
  attribute inverted of \divisor0_reg[17]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[18]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[19]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[20]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[21]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[22]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[23]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[24]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[25]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[26]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[27]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[28]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[29]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[30]_inv\ : label is "yes";
  attribute inverted of \divisor0_reg[31]_inv\ : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\ : label is "inst/\sdiv_17s_32ns_32_21_seq_1_U10/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\ : label is "inst/\sdiv_17s_32ns_32_21_seq_1_U10/guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u/r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13 ";
  attribute SOFT_HLUTNM of \remd_tmp[1]_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \remd_tmp[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \remd_tmp[3]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \remd_tmp[4]_i_1__0\ : label is "soft_lutpair176";
begin
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_2,
      CO(2) => cal_tmp_carry_n_3,
      CO(1) => cal_tmp_carry_n_4,
      CO(0) => cal_tmp_carry_n_5,
      CYINIT => '1',
      DI(3 downto 1) => remd_tmp_mux(2 downto 0),
      DI(0) => p_1_in0,
      O(3) => cal_tmp_carry_n_6,
      O(2) => cal_tmp_carry_n_7,
      O(1) => cal_tmp_carry_n_8,
      O(0) => cal_tmp_carry_n_9,
      S(3) => \cal_tmp_carry_i_5__2_n_2\,
      S(2) => \cal_tmp_carry_i_6__0_n_2\,
      S(1) => \cal_tmp_carry_i_7__0_n_2\,
      S(0) => \cal_tmp_carry_i_8__0_n_2\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_2,
      CO(3) => \cal_tmp_carry__0_n_2\,
      CO(2) => \cal_tmp_carry__0_n_3\,
      CO(1) => \cal_tmp_carry__0_n_4\,
      CO(0) => \cal_tmp_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(6 downto 3),
      O(3) => \cal_tmp_carry__0_n_6\,
      O(2) => \cal_tmp_carry__0_n_7\,
      O(1) => \cal_tmp_carry__0_n_8\,
      O(0) => \cal_tmp_carry__0_n_9\,
      S(3) => \cal_tmp_carry__0_i_5__2_n_2\,
      S(2) => \cal_tmp_carry__0_i_6__0_n_2\,
      S(1) => \cal_tmp_carry__0_i_7__0_n_2\,
      S(0) => \cal_tmp_carry__0_i_8__0_n_2\
    );
\cal_tmp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(6)
    );
\cal_tmp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(4)
    );
\cal_tmp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(3)
    );
\cal_tmp_carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(6),
      I2 => \divisor0_reg_n_2_[7]\,
      O => \cal_tmp_carry__0_i_5__2_n_2\
    );
\cal_tmp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(5),
      I2 => \divisor0_reg_n_2_[6]\,
      O => \cal_tmp_carry__0_i_6__0_n_2\
    );
\cal_tmp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(4),
      I2 => \divisor0_reg_n_2_[5]\,
      O => \cal_tmp_carry__0_i_7__0_n_2\
    );
\cal_tmp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(3),
      I2 => \divisor0_reg_n_2_[4]\,
      O => \cal_tmp_carry__0_i_8__0_n_2\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_2\,
      CO(3) => \cal_tmp_carry__1_n_2\,
      CO(2) => \cal_tmp_carry__1_n_3\,
      CO(1) => \cal_tmp_carry__1_n_4\,
      CO(0) => \cal_tmp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(10 downto 7),
      O(3) => \cal_tmp_carry__1_n_6\,
      O(2) => \cal_tmp_carry__1_n_7\,
      O(1) => \cal_tmp_carry__1_n_8\,
      O(0) => \cal_tmp_carry__1_n_9\,
      S(3) => \cal_tmp_carry__1_i_5__2_n_2\,
      S(2) => \cal_tmp_carry__1_i_6__2_n_2\,
      S(1) => \cal_tmp_carry__1_i_7__0_n_2\,
      S(0) => \cal_tmp_carry__1_i_8__0_n_2\
    );
\cal_tmp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(8)
    );
\cal_tmp_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(7)
    );
\cal_tmp_carry__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(10),
      I2 => \divisor0_reg_n_2_[11]\,
      O => \cal_tmp_carry__1_i_5__2_n_2\
    );
\cal_tmp_carry__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(9),
      I2 => \divisor0_reg_n_2_[10]\,
      O => \cal_tmp_carry__1_i_6__2_n_2\
    );
\cal_tmp_carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(8),
      I2 => \divisor0_reg_n_2_[9]\,
      O => \cal_tmp_carry__1_i_7__0_n_2\
    );
\cal_tmp_carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(7),
      I2 => \divisor0_reg_n_2_[8]\,
      O => \cal_tmp_carry__1_i_8__0_n_2\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_2\,
      CO(3) => \cal_tmp_carry__2_n_2\,
      CO(2) => \cal_tmp_carry__2_n_3\,
      CO(1) => \cal_tmp_carry__2_n_4\,
      CO(0) => \cal_tmp_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => remd_tmp_mux(14 downto 11),
      O(3) => \cal_tmp_carry__2_n_6\,
      O(2) => \cal_tmp_carry__2_n_7\,
      O(1) => \cal_tmp_carry__2_n_8\,
      O(0) => \cal_tmp_carry__2_n_9\,
      S(3) => \cal_tmp_carry__2_i_5__0_n_2\,
      S(2) => \cal_tmp_carry__2_i_6__2_n_2\,
      S(1) => \cal_tmp_carry__2_i_7__0_n_2\,
      S(0) => \cal_tmp_carry__2_i_8__0_n_2\
    );
\cal_tmp_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(13)
    );
\cal_tmp_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(11)
    );
\cal_tmp_carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(14),
      I2 => \divisor0_reg_n_2_[15]\,
      O => \cal_tmp_carry__2_i_5__0_n_2\
    );
\cal_tmp_carry__2_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(13),
      I2 => \divisor0_reg_n_2_[14]\,
      O => \cal_tmp_carry__2_i_6__2_n_2\
    );
\cal_tmp_carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(12),
      I2 => \divisor0_reg_n_2_[13]\,
      O => \cal_tmp_carry__2_i_7__0_n_2\
    );
\cal_tmp_carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(11),
      I2 => \divisor0_reg_n_2_[12]\,
      O => \cal_tmp_carry__2_i_8__0_n_2\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_2\,
      CO(3) => \cal_tmp_carry__3_n_2\,
      CO(2) => \cal_tmp_carry__3_n_3\,
      CO(1) => \cal_tmp_carry__3_n_4\,
      CO(0) => \cal_tmp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => remd_tmp_mux(15),
      O(3 downto 0) => \NLW_cal_tmp_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \p_0_in__0\(19 downto 17),
      S(0) => \cal_tmp_carry__3_i_2__2_n_2\
    );
\cal_tmp_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(15)
    );
\cal_tmp_carry__3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(15),
      I2 => \divisor0_reg_n_2_[16]\,
      O => \cal_tmp_carry__3_i_2__2_n_2\
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_2\,
      CO(3) => \cal_tmp_carry__4_n_2\,
      CO(2) => \cal_tmp_carry__4_n_3\,
      CO(1) => \cal_tmp_carry__4_n_4\,
      CO(0) => \cal_tmp_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(23 downto 20)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_2\,
      CO(3) => \cal_tmp_carry__5_n_2\,
      CO(2) => \cal_tmp_carry__5_n_3\,
      CO(1) => \cal_tmp_carry__5_n_4\,
      CO(0) => \cal_tmp_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(27 downto 24)
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_2\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_3\,
      CO(1) => \cal_tmp_carry__6_n_4\,
      CO(0) => \cal_tmp_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \p_0_in__0\(31 downto 28)
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
\cal_tmp_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(2)
    );
\cal_tmp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(1)
    );
\cal_tmp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      O => remd_tmp_mux(0)
    );
\cal_tmp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_2_[0]\,
      O => p_1_in0
    );
\cal_tmp_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(2),
      I2 => \divisor0_reg_n_2_[3]\,
      O => \cal_tmp_carry_i_5__2_n_2\
    );
\cal_tmp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(1),
      I2 => \divisor0_reg_n_2_[2]\,
      O => \cal_tmp_carry_i_6__0_n_2\
    );
\cal_tmp_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => remd_tmp(0),
      I2 => \divisor0_reg_n_2_[1]\,
      O => \cal_tmp_carry_i_7__0_n_2\
    );
\cal_tmp_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \r_stage_reg_n_2_[0]\,
      I1 => dividend_tmp(16),
      I2 => \dividend0_reg_n_2_[16]\,
      I3 => \divisor0_reg_n_2_[0]\,
      O => \cal_tmp_carry_i_8__0_n_2\
    );
\dividend0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(5),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[10]_0\,
      O => dividend_u(10)
    );
\dividend0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(6),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[11]_0\,
      O => dividend_u(11)
    );
\dividend0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(7),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[12]_0\,
      O => dividend_u(12)
    );
\dividend0[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(8),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[13]_0\,
      O => dividend_u(13)
    );
\dividend0[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(9),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[14]_0\,
      O => dividend_u(14)
    );
\dividend0[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dividend0_reg[15]_0\,
      I1 => dividend_u0(10),
      O => dividend_u(15)
    );
\dividend0[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dividend0_reg[15]_0\,
      I1 => dividend_u0(11),
      O => dividend_u(16)
    );
\dividend0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(0),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(1),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[6]_0\,
      O => dividend_u(6)
    );
\dividend0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(2),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[7]_0\,
      O => dividend_u(7)
    );
\dividend0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(3),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[8]_0\,
      O => dividend_u(8)
    );
\dividend0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(4),
      I1 => \dividend0_reg[15]_0\,
      I2 => \dividend0_reg[9]_0\,
      O => dividend_u(9)
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[10]_i_1__0_n_2\
    );
\dividend_tmp[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[11]_i_1__0_n_2\
    );
\dividend_tmp[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[12]_i_1__0_n_2\
    );
\dividend_tmp[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[13]_i_1__0_n_2\
    );
\dividend_tmp[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[14]_i_1__0_n_2\
    );
\dividend_tmp[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[15]_i_1__0_n_2\
    );
\dividend_tmp[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[16]_i_1__0_n_2\
    );
\dividend_tmp[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[1]_i_1__0_n_2\
    );
\dividend_tmp[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[2]_i_1__0_n_2\
    );
\dividend_tmp[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[3]_i_1__0_n_2\
    );
\dividend_tmp[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[4]_i_1__0_n_2\
    );
\dividend_tmp[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[5]_i_1__0_n_2\
    );
\dividend_tmp[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[6]_i_1__0_n_2\
    );
\dividend_tmp[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[7]_i_1__0_n_2\
    );
\dividend_tmp[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[8]_i_1__0_n_2\
    );
\dividend_tmp[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg_n_2_[0]\,
      O => \dividend_tmp[9]_i_1__0_n_2\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1__0_n_2\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1__0_n_2\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1__0_n_2\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1__0_n_2\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1__0_n_2\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1__0_n_2\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1__0_n_2\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1__0_n_2\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1__0_n_2\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1__0_n_2\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1__0_n_2\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1__0_n_2\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1__0_n_2\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1__0_n_2\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1__0_n_2\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1__0_n_2\,
      Q => dividend_tmp(9),
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(0),
      Q => \divisor0_reg_n_2_[0]\,
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(10),
      Q => \divisor0_reg_n_2_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(11),
      Q => \divisor0_reg_n_2_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(12),
      Q => \divisor0_reg_n_2_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(13),
      Q => \divisor0_reg_n_2_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(14),
      Q => \divisor0_reg_n_2_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(15),
      Q => \divisor0_reg_n_2_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(16),
      Q => \divisor0_reg_n_2_[16]\,
      R => '0'
    );
\divisor0_reg[17]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(17),
      Q => \p_0_in__0\(17),
      R => '0'
    );
\divisor0_reg[18]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(18),
      Q => \p_0_in__0\(18),
      R => '0'
    );
\divisor0_reg[19]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(19),
      Q => \p_0_in__0\(19),
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(1),
      Q => \divisor0_reg_n_2_[1]\,
      R => '0'
    );
\divisor0_reg[20]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(20),
      Q => \p_0_in__0\(20),
      R => '0'
    );
\divisor0_reg[21]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(21),
      Q => \p_0_in__0\(21),
      R => '0'
    );
\divisor0_reg[22]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(22),
      Q => \p_0_in__0\(22),
      R => '0'
    );
\divisor0_reg[23]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(23),
      Q => \p_0_in__0\(23),
      R => '0'
    );
\divisor0_reg[24]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(24),
      Q => \p_0_in__0\(24),
      R => '0'
    );
\divisor0_reg[25]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(25),
      Q => \p_0_in__0\(25),
      R => '0'
    );
\divisor0_reg[26]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(26),
      Q => \p_0_in__0\(26),
      R => '0'
    );
\divisor0_reg[27]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(27),
      Q => \p_0_in__0\(27),
      R => '0'
    );
\divisor0_reg[28]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(28),
      Q => \p_0_in__0\(28),
      R => '0'
    );
\divisor0_reg[29]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(29),
      Q => \p_0_in__0\(29),
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(2),
      Q => \divisor0_reg_n_2_[2]\,
      R => '0'
    );
\divisor0_reg[30]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(30),
      Q => \p_0_in__0\(30),
      R => '0'
    );
\divisor0_reg[31]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(31),
      Q => \p_0_in__0\(31),
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(3),
      Q => \divisor0_reg_n_2_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(4),
      Q => \divisor0_reg_n_2_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(5),
      Q => \divisor0_reg_n_2_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(6),
      Q => \divisor0_reg_n_2_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(7),
      Q => \divisor0_reg_n_2_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(8),
      Q => \divisor0_reg_n_2_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \divisor0_reg[31]_inv_0\(9),
      Q => \divisor0_reg_n_2_[9]\,
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg_n_2_[0]\,
      Q => \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\
    );
\r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[15]_srl15___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_13_n_2\,
      Q => \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\,
      R => '0'
    );
\r_stage_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_2,
      Q => done0,
      R => ap_rst_n_inv
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[16]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_14_n_2\,
      I1 => \r_stage_reg[17]_0\,
      O => r_stage_reg_gate_n_2
    );
\remd_tmp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg_n_2_[0]\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_9,
      O => \remd_tmp[0]_i_1__0_n_2\
    );
\remd_tmp[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[10]_i_1__0_n_2\
    );
\remd_tmp[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[11]_i_1__0_n_2\
    );
\remd_tmp[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[12]_i_1__0_n_2\
    );
\remd_tmp[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[13]_i_1__0_n_2\
    );
\remd_tmp[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[14]_i_1__0_n_2\
    );
\remd_tmp[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[15]_i_1__0_n_2\
    );
\remd_tmp[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[1]_i_1__0_n_2\
    );
\remd_tmp[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[2]_i_1__0_n_2\
    );
\remd_tmp[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[3]_i_1__0_n_2\
    );
\remd_tmp[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[4]_i_1__0_n_2\
    );
\remd_tmp[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[5]_i_1__0_n_2\
    );
\remd_tmp[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[6]_i_1__0_n_2\
    );
\remd_tmp[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[7]_i_1__0_n_2\
    );
\remd_tmp[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[8]_i_1__0_n_2\
    );
\remd_tmp[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg_n_2_[0]\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[9]_i_1__0_n_2\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1__0_n_2\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1__0_n_2\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1__0_n_2\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1__0_n_2\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1__0_n_2\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1__0_n_2\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1__0_n_2\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1__0_n_2\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1__0_n_2\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1__0_n_2\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1__0_n_2\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1__0_n_2\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1__0_n_2\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1__0_n_2\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1__0_n_2\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1__0_n_2\,
      Q => remd_tmp(9),
      R => '0'
    );
\sign0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => sign_i(0),
      Q => p_2_out0,
      R => '0'
    );
\tmp_product_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_17__0_n_2\,
      CO(3 downto 2) => \NLW_tmp_product_i_16__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_product_i_16__0_n_4\,
      CO(0) => \tmp_product_i_16__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3) => \NLW_tmp_product_i_16__0_O_UNCONNECTED\(3),
      O(2 downto 0) => O52(18 downto 16),
      S(3 downto 2) => B"01",
      S(1) => p_2_out0,
      S(0) => tmp_product_i_25_n_2
    );
\tmp_product_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_18__0_n_2\,
      CO(3) => \tmp_product_i_17__0_n_2\,
      CO(2) => \tmp_product_i_17__0_n_3\,
      CO(1) => \tmp_product_i_17__0_n_4\,
      CO(0) => \tmp_product_i_17__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(15 downto 12),
      S(3) => tmp_product_i_26_n_2,
      S(2) => tmp_product_i_27_n_2,
      S(1) => tmp_product_i_28_n_2,
      S(0) => tmp_product_i_29_n_2
    );
\tmp_product_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_19__0_n_2\,
      CO(3) => \tmp_product_i_18__0_n_2\,
      CO(2) => \tmp_product_i_18__0_n_3\,
      CO(1) => \tmp_product_i_18__0_n_4\,
      CO(0) => \tmp_product_i_18__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(11 downto 8),
      S(3) => tmp_product_i_30_n_2,
      S(2) => tmp_product_i_31_n_2,
      S(1) => tmp_product_i_32_n_2,
      S(0) => tmp_product_i_33_n_2
    );
\tmp_product_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_20__0_n_2\,
      CO(3) => \tmp_product_i_19__0_n_2\,
      CO(2) => \tmp_product_i_19__0_n_3\,
      CO(1) => \tmp_product_i_19__0_n_4\,
      CO(0) => \tmp_product_i_19__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O52(7 downto 4),
      S(3) => tmp_product_i_34_n_2,
      S(2) => tmp_product_i_35_n_2,
      S(1) => tmp_product_i_36_n_2,
      S(0) => tmp_product_i_37_n_2
    );
\tmp_product_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product_i_20__0_n_2\,
      CO(2) => \tmp_product_i_20__0_n_3\,
      CO(1) => \tmp_product_i_20__0_n_4\,
      CO(0) => \tmp_product_i_20__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_2_out0,
      O(3 downto 0) => O52(3 downto 0),
      S(3) => tmp_product_i_38_n_2,
      S(2) => tmp_product_i_39_n_2,
      S(1) => tmp_product_i_40_n_2,
      S(0) => tmp_product_i_41_n_2
    );
tmp_product_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(16),
      O => tmp_product_i_25_n_2
    );
tmp_product_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(15),
      O => tmp_product_i_26_n_2
    );
tmp_product_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(14),
      O => tmp_product_i_27_n_2
    );
tmp_product_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(13),
      O => tmp_product_i_28_n_2
    );
tmp_product_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(12),
      O => tmp_product_i_29_n_2
    );
tmp_product_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(11),
      O => tmp_product_i_30_n_2
    );
tmp_product_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(10),
      O => tmp_product_i_31_n_2
    );
tmp_product_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(9),
      O => tmp_product_i_32_n_2
    );
tmp_product_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(8),
      O => tmp_product_i_33_n_2
    );
tmp_product_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(7),
      O => tmp_product_i_34_n_2
    );
tmp_product_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(6),
      O => tmp_product_i_35_n_2
    );
tmp_product_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(5),
      O => tmp_product_i_36_n_2
    );
tmp_product_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(4),
      O => tmp_product_i_37_n_2
    );
tmp_product_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(3),
      O => tmp_product_i_38_n_2
    );
tmp_product_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(2),
      O => tmp_product_i_39_n_2
    );
tmp_product_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_out0,
      I1 => dividend_tmp(1),
      O => tmp_product_i_40_n_2
    );
tmp_product_i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dividend_tmp(0),
      O => tmp_product_i_41_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq is
  port (
    \r_stage_reg[0]_0\ : out STD_LOGIC;
    r_stage_reg_r_14_0 : out STD_LOGIC;
    \r_stage_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_stage_reg[0]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O56 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \dividend_tmp_reg[0]_0\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_1\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_2\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_3\ : in STD_LOGIC;
    \cal_tmp_carry__5_0\ : in STD_LOGIC;
    \cal_tmp_carry__5_1\ : in STD_LOGIC;
    \cal_tmp_carry__5_2\ : in STD_LOGIC;
    \cal_tmp_carry__5_3\ : in STD_LOGIC;
    \cal_tmp_carry__4_0\ : in STD_LOGIC;
    \cal_tmp_carry__4_1\ : in STD_LOGIC;
    \cal_tmp_carry__4_2\ : in STD_LOGIC;
    \cal_tmp_carry__4_3\ : in STD_LOGIC;
    \cal_tmp_carry__3_0\ : in STD_LOGIC;
    \cal_tmp_carry__3_1\ : in STD_LOGIC;
    \cal_tmp_carry__3_2\ : in STD_LOGIC;
    \cal_tmp_carry__3_3\ : in STD_LOGIC;
    \cal_tmp_carry__2_0\ : in STD_LOGIC;
    \cal_tmp_carry__2_1\ : in STD_LOGIC;
    \cal_tmp_carry__1_0\ : in STD_LOGIC;
    \cal_tmp_carry__1_1\ : in STD_LOGIC;
    \cal_tmp_carry__0_0\ : in STD_LOGIC;
    \cal_tmp_carry__0_1\ : in STD_LOGIC;
    \cal_tmp_carry__0_2\ : in STD_LOGIC;
    cal_tmp_carry_0 : in STD_LOGIC;
    cal_tmp_carry_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_u0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dividend0_reg[1]_0\ : in STD_LOGIC;
    \dividend0_reg[2]_0\ : in STD_LOGIC;
    \dividend0_reg[3]_0\ : in STD_LOGIC;
    \dividend0_reg[4]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC;
    \dividend0_reg[15]_0\ : in STD_LOGIC;
    \dividend0_reg[16]_0\ : in STD_LOGIC;
    \dividend0_reg[17]_0\ : in STD_LOGIC;
    \dividend0_reg[18]_0\ : in STD_LOGIC;
    \dividend0_reg[19]_0\ : in STD_LOGIC;
    \dividend0_reg[20]_0\ : in STD_LOGIC;
    \dividend0_reg[21]_0\ : in STD_LOGIC;
    \dividend0_reg[22]_0\ : in STD_LOGIC;
    \dividend0_reg[23]_0\ : in STD_LOGIC;
    \dividend0_reg[24]_0\ : in STD_LOGIC;
    \dividend0_reg[25]_0\ : in STD_LOGIC;
    \dividend0_reg[26]_0\ : in STD_LOGIC;
    \dividend0_reg[27]_0\ : in STD_LOGIC;
    \dividend0_reg[28]_0\ : in STD_LOGIC;
    \dividend0_reg[29]_0\ : in STD_LOGIC;
    \dividend0_reg[30]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq : entity is "guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq is
  signal \cal_tmp_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_6_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_1__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_9\ : STD_LOGIC;
  signal cal_tmp_carry_i_2_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_3_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_4_n_2 : STD_LOGIC;
  signal cal_tmp_carry_i_5_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^r_stage_reg[0]_0\ : STD_LOGIC;
  signal \r_stage_reg[0]_rep_n_2\ : STD_LOGIC;
  signal \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2\ : STD_LOGIC;
  signal \r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2\ : STD_LOGIC;
  signal r_stage_reg_gate_n_2 : STD_LOGIC;
  signal r_stage_reg_r_0_n_2 : STD_LOGIC;
  signal r_stage_reg_r_10_n_2 : STD_LOGIC;
  signal r_stage_reg_r_11_n_2 : STD_LOGIC;
  signal r_stage_reg_r_12_n_2 : STD_LOGIC;
  signal r_stage_reg_r_13_n_2 : STD_LOGIC;
  signal \^r_stage_reg_r_14_0\ : STD_LOGIC;
  signal r_stage_reg_r_15_n_2 : STD_LOGIC;
  signal r_stage_reg_r_16_n_2 : STD_LOGIC;
  signal r_stage_reg_r_17_n_2 : STD_LOGIC;
  signal r_stage_reg_r_18_n_2 : STD_LOGIC;
  signal r_stage_reg_r_19_n_2 : STD_LOGIC;
  signal r_stage_reg_r_1_n_2 : STD_LOGIC;
  signal r_stage_reg_r_20_n_2 : STD_LOGIC;
  signal r_stage_reg_r_21_n_2 : STD_LOGIC;
  signal r_stage_reg_r_22_n_2 : STD_LOGIC;
  signal r_stage_reg_r_23_n_2 : STD_LOGIC;
  signal r_stage_reg_r_24_n_2 : STD_LOGIC;
  signal r_stage_reg_r_25_n_2 : STD_LOGIC;
  signal r_stage_reg_r_26_n_2 : STD_LOGIC;
  signal r_stage_reg_r_27_n_2 : STD_LOGIC;
  signal r_stage_reg_r_28_n_2 : STD_LOGIC;
  signal r_stage_reg_r_29_n_2 : STD_LOGIC;
  signal r_stage_reg_r_2_n_2 : STD_LOGIC;
  signal r_stage_reg_r_3_n_2 : STD_LOGIC;
  signal r_stage_reg_r_4_n_2 : STD_LOGIC;
  signal r_stage_reg_r_5_n_2 : STD_LOGIC;
  signal r_stage_reg_r_6_n_2 : STD_LOGIC;
  signal r_stage_reg_r_7_n_2 : STD_LOGIC;
  signal r_stage_reg_r_8_n_2 : STD_LOGIC;
  signal r_stage_reg_r_9_n_2 : STD_LOGIC;
  signal r_stage_reg_r_n_2 : STD_LOGIC;
  signal \remd[11]_i_2_n_2\ : STD_LOGIC;
  signal \remd[11]_i_3_n_2\ : STD_LOGIC;
  signal \remd[11]_i_4_n_2\ : STD_LOGIC;
  signal \remd[11]_i_5_n_2\ : STD_LOGIC;
  signal \remd[15]_i_2_n_2\ : STD_LOGIC;
  signal \remd[15]_i_3_n_2\ : STD_LOGIC;
  signal \remd[15]_i_4_n_2\ : STD_LOGIC;
  signal \remd[15]_i_5_n_2\ : STD_LOGIC;
  signal \remd[3]_i_2_n_2\ : STD_LOGIC;
  signal \remd[3]_i_3_n_2\ : STD_LOGIC;
  signal \remd[3]_i_4_n_2\ : STD_LOGIC;
  signal \remd[3]_i_5_n_2\ : STD_LOGIC;
  signal \remd[7]_i_2_n_2\ : STD_LOGIC;
  signal \remd[7]_i_3_n_2\ : STD_LOGIC;
  signal \remd[7]_i_4_n_2\ : STD_LOGIC;
  signal \remd[7]_i_5_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal remd_tmp : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \remd_tmp[0]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal sign0 : STD_LOGIC;
  signal \NLW_cal_tmp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_remd_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[10]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend0[11]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend0[12]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \dividend0[13]_i_1__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \dividend0[14]_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend0[15]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend0[16]_i_1__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \dividend0[17]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \dividend0[18]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dividend0[19]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend0[20]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \dividend0[21]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \dividend0[22]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dividend0[23]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend0[24]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \dividend0[25]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \dividend0[26]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend0[27]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend0[28]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \dividend0[29]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \dividend0[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dividend0[30]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dividend0[31]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \dividend0[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1__1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend0[7]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend0[8]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \dividend0[9]_i_1__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair256";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \r_stage_reg[0]\ : label is "r_stage_reg[0]";
  attribute ORIG_CELL_NAME of \r_stage_reg[0]_rep\ : label is "r_stage_reg[0]";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\srem_32ns_17ns_16_36_seq_1_U12/guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/r_stage_reg ";
  attribute srl_name : string;
  attribute srl_name of \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28\ : label is "inst/\srem_32ns_17ns_16_36_seq_1_U12/guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u/r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \remd_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[7]_i_1\ : label is 35;
begin
  \r_stage_reg[0]_0\ <= \^r_stage_reg[0]_0\;
  r_stage_reg_r_14_0 <= \^r_stage_reg_r_14_0\;
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_2,
      CO(2) => cal_tmp_carry_n_3,
      CO(1) => cal_tmp_carry_n_4,
      CO(0) => cal_tmp_carry_n_5,
      CYINIT => '1',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(1),
      DI(1 downto 0) => B"11",
      O(3) => cal_tmp_carry_n_6,
      O(2) => cal_tmp_carry_n_7,
      O(1) => cal_tmp_carry_n_8,
      O(0) => cal_tmp_carry_n_9,
      S(3) => cal_tmp_carry_i_2_n_2,
      S(2) => cal_tmp_carry_i_3_n_2,
      S(1) => cal_tmp_carry_i_4_n_2,
      S(0) => cal_tmp_carry_i_5_n_2
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_2,
      CO(3) => \cal_tmp_carry__0_n_2\,
      CO(2) => \cal_tmp_carry__0_n_3\,
      CO(1) => \cal_tmp_carry__0_n_4\,
      CO(0) => \cal_tmp_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(5),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__0_n_6\,
      O(2) => \cal_tmp_carry__0_n_7\,
      O(1) => \cal_tmp_carry__0_n_8\,
      O(0) => \cal_tmp_carry__0_n_9\,
      S(3) => \cal_tmp_carry__0_i_2_n_2\,
      S(2) => \cal_tmp_carry__0_i_3_n_2\,
      S(1) => \cal_tmp_carry__0_i_4_n_2\,
      S(0) => \cal_tmp_carry__0_i_5_n_2\
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(6),
      O => \cal_tmp_carry__0_i_2_n_2\
    );
\cal_tmp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__0_0\,
      O => \r_stage_reg[0]_6\(2)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => \cal_tmp_carry__0_i_3_n_2\
    );
\cal_tmp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(4),
      O => \cal_tmp_carry__0_i_4_n_2\
    );
\cal_tmp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__0_1\,
      O => \r_stage_reg[0]_6\(1)
    );
\cal_tmp_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(3),
      O => \cal_tmp_carry__0_i_5_n_2\
    );
\cal_tmp_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__0_2\,
      O => \r_stage_reg[0]_6\(0)
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_2\,
      CO(3) => \cal_tmp_carry__1_n_2\,
      CO(2) => \cal_tmp_carry__1_n_3\,
      CO(1) => \cal_tmp_carry__1_n_4\,
      CO(0) => \cal_tmp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => remd_tmp_mux(10 downto 9),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__1_n_6\,
      O(2) => \cal_tmp_carry__1_n_7\,
      O(1) => \cal_tmp_carry__1_n_8\,
      O(0) => \cal_tmp_carry__1_n_9\,
      S(3) => \cal_tmp_carry__1_i_3_n_2\,
      S(2) => \cal_tmp_carry__1_i_4_n_2\,
      S(1) => \cal_tmp_carry__1_i_5_n_2\,
      S(0) => \cal_tmp_carry__1_i_6_n_2\
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => \cal_tmp_carry__1_i_3_n_2\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => \cal_tmp_carry__1_i_4_n_2\
    );
\cal_tmp_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(8),
      O => \cal_tmp_carry__1_i_5_n_2\
    );
\cal_tmp_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__1_0\,
      O => \r_stage_reg[0]_5\(1)
    );
\cal_tmp_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(7),
      O => \cal_tmp_carry__1_i_6_n_2\
    );
\cal_tmp_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__1_1\,
      O => \r_stage_reg[0]_5\(0)
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_2\,
      CO(3) => \cal_tmp_carry__2_n_2\,
      CO(2) => \cal_tmp_carry__2_n_3\,
      CO(1) => \cal_tmp_carry__2_n_4\,
      CO(0) => \cal_tmp_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => remd_tmp_mux(14),
      DI(2) => '1',
      DI(1) => remd_tmp_mux(12),
      DI(0) => '1',
      O(3) => \cal_tmp_carry__2_n_6\,
      O(2) => \cal_tmp_carry__2_n_7\,
      O(1) => \cal_tmp_carry__2_n_8\,
      O(0) => \cal_tmp_carry__2_n_9\,
      S(3) => \cal_tmp_carry__2_i_3_n_2\,
      S(2) => \cal_tmp_carry__2_i_4_n_2\,
      S(1) => \cal_tmp_carry__2_i_5_n_2\,
      S(0) => \cal_tmp_carry__2_i_6_n_2\
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => \cal_tmp_carry__2_i_3_n_2\
    );
\cal_tmp_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(13),
      O => \cal_tmp_carry__2_i_4_n_2\
    );
\cal_tmp_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__2_0\,
      O => \r_stage_reg[0]_4\(1)
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => \cal_tmp_carry__2_i_5_n_2\
    );
\cal_tmp_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(11),
      O => \cal_tmp_carry__2_i_6_n_2\
    );
\cal_tmp_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__2_1\,
      O => \r_stage_reg[0]_4\(0)
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_2\,
      CO(3) => \cal_tmp_carry__3_n_2\,
      CO(2) => \cal_tmp_carry__3_n_3\,
      CO(1) => \cal_tmp_carry__3_n_4\,
      CO(0) => \cal_tmp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_6\,
      O(2) => \cal_tmp_carry__3_n_7\,
      O(1) => \cal_tmp_carry__3_n_8\,
      O(0) => \cal_tmp_carry__3_n_9\,
      S(3) => \cal_tmp_carry__3_i_1_n_2\,
      S(2) => \cal_tmp_carry__3_i_2_n_2\,
      S(1) => \cal_tmp_carry__3_i_3_n_2\,
      S(0) => \cal_tmp_carry__3_i_4_n_2\
    );
\cal_tmp_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(18),
      O => \cal_tmp_carry__3_i_1_n_2\
    );
\cal_tmp_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__3_0\,
      O => \r_stage_reg[0]_3\(3)
    );
\cal_tmp_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(17),
      O => \cal_tmp_carry__3_i_2_n_2\
    );
\cal_tmp_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__3_1\,
      O => \r_stage_reg[0]_3\(2)
    );
\cal_tmp_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(16),
      O => \cal_tmp_carry__3_i_3_n_2\
    );
\cal_tmp_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__3_2\,
      O => \r_stage_reg[0]_3\(1)
    );
\cal_tmp_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(15),
      O => \cal_tmp_carry__3_i_4_n_2\
    );
\cal_tmp_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__3_3\,
      O => \r_stage_reg[0]_3\(0)
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_2\,
      CO(3) => \cal_tmp_carry__4_n_2\,
      CO(2) => \cal_tmp_carry__4_n_3\,
      CO(1) => \cal_tmp_carry__4_n_4\,
      CO(0) => \cal_tmp_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_6\,
      O(2) => \cal_tmp_carry__4_n_7\,
      O(1) => \cal_tmp_carry__4_n_8\,
      O(0) => \cal_tmp_carry__4_n_9\,
      S(3) => \cal_tmp_carry__4_i_1_n_2\,
      S(2) => \cal_tmp_carry__4_i_2_n_2\,
      S(1) => \cal_tmp_carry__4_i_3_n_2\,
      S(0) => \cal_tmp_carry__4_i_4_n_2\
    );
\cal_tmp_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(22),
      O => \cal_tmp_carry__4_i_1_n_2\
    );
\cal_tmp_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__4_0\,
      O => \r_stage_reg[0]_2\(3)
    );
\cal_tmp_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(21),
      O => \cal_tmp_carry__4_i_2_n_2\
    );
\cal_tmp_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__4_1\,
      O => \r_stage_reg[0]_2\(2)
    );
\cal_tmp_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(20),
      O => \cal_tmp_carry__4_i_3_n_2\
    );
\cal_tmp_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__4_2\,
      O => \r_stage_reg[0]_2\(1)
    );
\cal_tmp_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(19),
      O => \cal_tmp_carry__4_i_4_n_2\
    );
\cal_tmp_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__4_3\,
      O => \r_stage_reg[0]_2\(0)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_2\,
      CO(3) => \cal_tmp_carry__5_n_2\,
      CO(2) => \cal_tmp_carry__5_n_3\,
      CO(1) => \cal_tmp_carry__5_n_4\,
      CO(0) => \cal_tmp_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_6\,
      O(2) => \cal_tmp_carry__5_n_7\,
      O(1) => \cal_tmp_carry__5_n_8\,
      O(0) => \cal_tmp_carry__5_n_9\,
      S(3) => \cal_tmp_carry__5_i_1_n_2\,
      S(2) => \cal_tmp_carry__5_i_2_n_2\,
      S(1) => \cal_tmp_carry__5_i_3_n_2\,
      S(0) => \cal_tmp_carry__5_i_4_n_2\
    );
\cal_tmp_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(26),
      O => \cal_tmp_carry__5_i_1_n_2\
    );
\cal_tmp_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__5_0\,
      O => \r_stage_reg[0]_1\(3)
    );
\cal_tmp_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(25),
      O => \cal_tmp_carry__5_i_2_n_2\
    );
\cal_tmp_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__5_1\,
      O => \r_stage_reg[0]_1\(2)
    );
\cal_tmp_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(24),
      O => \cal_tmp_carry__5_i_3_n_2\
    );
\cal_tmp_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__5_2\,
      O => \r_stage_reg[0]_1\(1)
    );
\cal_tmp_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(23),
      O => \cal_tmp_carry__5_i_4_n_2\
    );
\cal_tmp_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \cal_tmp_carry__5_3\,
      O => \r_stage_reg[0]_1\(0)
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_2\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_3\,
      CO(1) => \cal_tmp_carry__6_n_4\,
      CO(0) => \cal_tmp_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \NLW_cal_tmp_carry__6_O_UNCONNECTED\(3),
      O(2) => \cal_tmp_carry__6_n_7\,
      O(1) => \cal_tmp_carry__6_n_8\,
      O(0) => \cal_tmp_carry__6_n_9\,
      S(3) => \cal_tmp_carry__6_i_1__0_n_2\,
      S(2) => \cal_tmp_carry__6_i_2_n_2\,
      S(1) => \cal_tmp_carry__6_i_3_n_2\,
      S(0) => \cal_tmp_carry__6_i_4_n_2\
    );
\cal_tmp_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \dividend_tmp_reg[0]_0\,
      O => S(3)
    );
\cal_tmp_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(30),
      O => \cal_tmp_carry__6_i_1__0_n_2\
    );
\cal_tmp_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(29),
      O => \cal_tmp_carry__6_i_2_n_2\
    );
\cal_tmp_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \dividend_tmp_reg[0]_1\,
      O => S(2)
    );
\cal_tmp_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(28),
      O => \cal_tmp_carry__6_i_3_n_2\
    );
\cal_tmp_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \dividend_tmp_reg[0]_2\,
      O => S(1)
    );
\cal_tmp_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(27),
      O => \cal_tmp_carry__6_i_4_n_2\
    );
\cal_tmp_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => \dividend_tmp_reg[0]_3\,
      O => S(0)
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(2),
      O => cal_tmp_carry_i_2_n_2
    );
\cal_tmp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => cal_tmp_carry_0,
      O => \r_stage_reg[0]_7\(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg[0]_rep_n_2\,
      O => cal_tmp_carry_i_3_n_2
    );
cal_tmp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => remd_tmp(0),
      O => cal_tmp_carry_i_4_n_2
    );
\cal_tmp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_stage_reg[0]_0\,
      I1 => cal_tmp_carry_1,
      O => \r_stage_reg[0]_7\(0)
    );
cal_tmp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \r_stage_reg[0]_rep_n_2\,
      I1 => dividend_tmp(31),
      I2 => \dividend0_reg_n_2_[31]\,
      O => cal_tmp_carry_i_5_n_2
    );
\dividend0[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(9),
      I1 => p_1_in,
      I2 => \dividend0_reg[10]_0\,
      O => dividend_u(10)
    );
\dividend0[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(10),
      I1 => p_1_in,
      I2 => \dividend0_reg[11]_0\,
      O => dividend_u(11)
    );
\dividend0[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(11),
      I1 => p_1_in,
      I2 => \dividend0_reg[12]_0\,
      O => dividend_u(12)
    );
\dividend0[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(12),
      I1 => p_1_in,
      I2 => \dividend0_reg[13]_0\,
      O => dividend_u(13)
    );
\dividend0[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(13),
      I1 => p_1_in,
      I2 => \dividend0_reg[14]_0\,
      O => dividend_u(14)
    );
\dividend0[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(14),
      I1 => p_1_in,
      I2 => \dividend0_reg[15]_0\,
      O => dividend_u(15)
    );
\dividend0[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(15),
      I1 => p_1_in,
      I2 => \dividend0_reg[16]_0\,
      O => dividend_u(16)
    );
\dividend0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(16),
      I1 => p_1_in,
      I2 => \dividend0_reg[17]_0\,
      O => dividend_u(17)
    );
\dividend0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(17),
      I1 => p_1_in,
      I2 => \dividend0_reg[18]_0\,
      O => dividend_u(18)
    );
\dividend0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(18),
      I1 => p_1_in,
      I2 => \dividend0_reg[19]_0\,
      O => dividend_u(19)
    );
\dividend0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(0),
      I1 => p_1_in,
      I2 => \dividend0_reg[1]_0\,
      O => dividend_u(1)
    );
\dividend0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(19),
      I1 => p_1_in,
      I2 => \dividend0_reg[20]_0\,
      O => dividend_u(20)
    );
\dividend0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(20),
      I1 => p_1_in,
      I2 => \dividend0_reg[21]_0\,
      O => dividend_u(21)
    );
\dividend0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(21),
      I1 => p_1_in,
      I2 => \dividend0_reg[22]_0\,
      O => dividend_u(22)
    );
\dividend0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(22),
      I1 => p_1_in,
      I2 => \dividend0_reg[23]_0\,
      O => dividend_u(23)
    );
\dividend0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(23),
      I1 => p_1_in,
      I2 => \dividend0_reg[24]_0\,
      O => dividend_u(24)
    );
\dividend0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(24),
      I1 => p_1_in,
      I2 => \dividend0_reg[25]_0\,
      O => dividend_u(25)
    );
\dividend0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(25),
      I1 => p_1_in,
      I2 => \dividend0_reg[26]_0\,
      O => dividend_u(26)
    );
\dividend0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(26),
      I1 => p_1_in,
      I2 => \dividend0_reg[27]_0\,
      O => dividend_u(27)
    );
\dividend0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(27),
      I1 => p_1_in,
      I2 => \dividend0_reg[28]_0\,
      O => dividend_u(28)
    );
\dividend0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(28),
      I1 => p_1_in,
      I2 => \dividend0_reg[29]_0\,
      O => dividend_u(29)
    );
\dividend0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(1),
      I1 => p_1_in,
      I2 => \dividend0_reg[2]_0\,
      O => dividend_u(2)
    );
\dividend0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(29),
      I1 => p_1_in,
      I2 => \dividend0_reg[30]_0\,
      O => dividend_u(30)
    );
\dividend0[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => dividend_u0(30),
      O => dividend_u(31)
    );
\dividend0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(2),
      I1 => p_1_in,
      I2 => \dividend0_reg[3]_0\,
      O => dividend_u(3)
    );
\dividend0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(3),
      I1 => p_1_in,
      I2 => \dividend0_reg[4]_0\,
      O => dividend_u(4)
    );
\dividend0[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(4),
      I1 => p_1_in,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(5),
      I1 => p_1_in,
      I2 => \dividend0_reg[6]_0\,
      O => dividend_u(6)
    );
\dividend0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(6),
      I1 => p_1_in,
      I2 => \dividend0_reg[7]_0\,
      O => dividend_u(7)
    );
\dividend0[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(7),
      I1 => p_1_in,
      I2 => \dividend0_reg[8]_0\,
      O => dividend_u(8)
    );
\dividend0[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(8),
      I1 => p_1_in,
      I2 => \dividend0_reg[9]_0\,
      O => dividend_u(9)
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(17),
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(18),
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(19),
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(1),
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(20),
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(21),
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(22),
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(23),
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(24),
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(25),
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(26),
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(27),
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(28),
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(29),
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(2),
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(30),
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(31),
      Q => \dividend0_reg_n_2_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(3),
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(4),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      I1 => dividend_tmp(9),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[10]_i_1_n_2\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      I1 => dividend_tmp(10),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[11]_i_1_n_2\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      I1 => dividend_tmp(11),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[12]_i_1_n_2\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      I1 => dividend_tmp(12),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[13]_i_1_n_2\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      I1 => dividend_tmp(13),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[14]_i_1_n_2\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      I1 => dividend_tmp(14),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[15]_i_1_n_2\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      I1 => dividend_tmp(15),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[16]_i_1_n_2\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[17]_i_1_n_2\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      I1 => dividend_tmp(17),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[18]_i_1_n_2\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      I1 => dividend_tmp(18),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[19]_i_1_n_2\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      I1 => dividend_tmp(0),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[1]_i_1_n_2\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      I1 => dividend_tmp(19),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[20]_i_1_n_2\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      I1 => dividend_tmp(20),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[21]_i_1_n_2\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      I1 => dividend_tmp(21),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[22]_i_1_n_2\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      I1 => dividend_tmp(22),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[23]_i_1_n_2\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      I1 => dividend_tmp(23),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[24]_i_1_n_2\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      I1 => dividend_tmp(24),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[25]_i_1_n_2\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      I1 => dividend_tmp(25),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[26]_i_1_n_2\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      I1 => dividend_tmp(26),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[27]_i_1_n_2\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      I1 => dividend_tmp(27),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[28]_i_1_n_2\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      I1 => dividend_tmp(28),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[29]_i_1_n_2\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      I1 => dividend_tmp(1),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[2]_i_1_n_2\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      I1 => dividend_tmp(29),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[30]_i_1_n_2\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      I1 => dividend_tmp(30),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[31]_i_1_n_2\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      I1 => dividend_tmp(2),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[3]_i_1_n_2\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      I1 => dividend_tmp(3),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[4]_i_1_n_2\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      I1 => dividend_tmp(4),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[5]_i_1_n_2\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      I1 => dividend_tmp(5),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[6]_i_1_n_2\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      I1 => dividend_tmp(6),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[7]_i_1_n_2\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      I1 => dividend_tmp(7),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[8]_i_1_n_2\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      I1 => dividend_tmp(8),
      I2 => \r_stage_reg[0]_rep_n_2\,
      O => \dividend_tmp[9]_i_1_n_2\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_2\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_2\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_2\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_2\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_2\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_2\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_2\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_2\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_2\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_2\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_2\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_2\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_2\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_2\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_2\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_2\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_2\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_2\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_2\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_2\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_2\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_2\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_2\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_2\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_2\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_2\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_2\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_2\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_2\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_2\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_2\,
      Q => dividend_tmp(9),
      R => '0'
    );
\r_stage_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \^r_stage_reg[0]_0\,
      R => ap_rst_n_inv
    );
\r_stage_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => \r_stage_reg[0]_rep_n_2\,
      R => ap_rst_n_inv
    );
\r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"11101",
      CE => '1',
      CLK => ap_clk,
      D => \r_stage_reg[0]_rep_n_2\,
      Q => \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2\,
      Q31 => \NLW_r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_Q31_UNCONNECTED\
    );
\r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_stage_reg[30]_srl30___srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_28_n_2\,
      Q => \r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2\,
      R => '0'
    );
\r_stage_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_gate_n_2,
      Q => \r_stage_reg[32]_0\(0),
      R => ap_rst_n_inv
    );
r_stage_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_stage_reg[31]_srem_32ns_17ns_16_36_seq_1_U12_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_r_stage_reg_r_29_n_2\,
      I1 => r_stage_reg_r_29_n_2,
      O => r_stage_reg_gate_n_2
    );
r_stage_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => r_stage_reg_r_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_n_2,
      Q => r_stage_reg_r_0_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_0_n_2,
      Q => r_stage_reg_r_1_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_10: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_9_n_2,
      Q => r_stage_reg_r_10_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_10_n_2,
      Q => r_stage_reg_r_11_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_12: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_11_n_2,
      Q => r_stage_reg_r_12_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_13: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_12_n_2,
      Q => r_stage_reg_r_13_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_14: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_13_n_2,
      Q => \^r_stage_reg_r_14_0\,
      R => ap_rst_n_inv
    );
r_stage_reg_r_15: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^r_stage_reg_r_14_0\,
      Q => r_stage_reg_r_15_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_16: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_15_n_2,
      Q => r_stage_reg_r_16_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_17: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_16_n_2,
      Q => r_stage_reg_r_17_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_18: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_17_n_2,
      Q => r_stage_reg_r_18_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_19: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_18_n_2,
      Q => r_stage_reg_r_19_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_1_n_2,
      Q => r_stage_reg_r_2_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_20: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_19_n_2,
      Q => r_stage_reg_r_20_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_21: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_20_n_2,
      Q => r_stage_reg_r_21_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_22: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_21_n_2,
      Q => r_stage_reg_r_22_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_23: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_22_n_2,
      Q => r_stage_reg_r_23_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_24: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_23_n_2,
      Q => r_stage_reg_r_24_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_25: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_24_n_2,
      Q => r_stage_reg_r_25_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_26: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_25_n_2,
      Q => r_stage_reg_r_26_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_27: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_26_n_2,
      Q => r_stage_reg_r_27_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_28: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_27_n_2,
      Q => r_stage_reg_r_28_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_29: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_28_n_2,
      Q => r_stage_reg_r_29_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_2_n_2,
      Q => r_stage_reg_r_3_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_4: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_3_n_2,
      Q => r_stage_reg_r_4_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_5: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_4_n_2,
      Q => r_stage_reg_r_5_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_6: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_5_n_2,
      Q => r_stage_reg_r_6_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_7: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_6_n_2,
      Q => r_stage_reg_r_7_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_8: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_7_n_2,
      Q => r_stage_reg_r_8_n_2,
      R => ap_rst_n_inv
    );
r_stage_reg_r_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => r_stage_reg_r_8_n_2,
      Q => r_stage_reg_r_9_n_2,
      R => ap_rst_n_inv
    );
\remd[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(11),
      O => \remd[11]_i_2_n_2\
    );
\remd[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(10),
      O => \remd[11]_i_3_n_2\
    );
\remd[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(9),
      O => \remd[11]_i_4_n_2\
    );
\remd[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(8),
      O => \remd[11]_i_5_n_2\
    );
\remd[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(15),
      O => \remd[15]_i_2_n_2\
    );
\remd[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(14),
      O => \remd[15]_i_3_n_2\
    );
\remd[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(13),
      O => \remd[15]_i_4_n_2\
    );
\remd[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(12),
      O => \remd[15]_i_5_n_2\
    );
\remd[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(3),
      O => \remd[3]_i_2_n_2\
    );
\remd[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(2),
      O => \remd[3]_i_3_n_2\
    );
\remd[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(1),
      O => \remd[3]_i_4_n_2\
    );
\remd[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => remd_tmp(0),
      O => \remd[3]_i_5_n_2\
    );
\remd[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(7),
      O => \remd[7]_i_2_n_2\
    );
\remd[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(6),
      O => \remd[7]_i_3_n_2\
    );
\remd[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(5),
      O => \remd[7]_i_4_n_2\
    );
\remd[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => remd_tmp(4),
      O => \remd[7]_i_5_n_2\
    );
\remd_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[7]_i_1_n_2\,
      CO(3) => \remd_reg[11]_i_1_n_2\,
      CO(2) => \remd_reg[11]_i_1_n_3\,
      CO(1) => \remd_reg[11]_i_1_n_4\,
      CO(0) => \remd_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O56(11 downto 8),
      S(3) => \remd[11]_i_2_n_2\,
      S(2) => \remd[11]_i_3_n_2\,
      S(1) => \remd[11]_i_4_n_2\,
      S(0) => \remd[11]_i_5_n_2\
    );
\remd_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[11]_i_1_n_2\,
      CO(3) => \NLW_remd_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \remd_reg[15]_i_1_n_3\,
      CO(1) => \remd_reg[15]_i_1_n_4\,
      CO(0) => \remd_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O56(15 downto 12),
      S(3) => \remd[15]_i_2_n_2\,
      S(2) => \remd[15]_i_3_n_2\,
      S(1) => \remd[15]_i_4_n_2\,
      S(0) => \remd[15]_i_5_n_2\
    );
\remd_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \remd_reg[3]_i_1_n_2\,
      CO(2) => \remd_reg[3]_i_1_n_3\,
      CO(1) => \remd_reg[3]_i_1_n_4\,
      CO(0) => \remd_reg[3]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sign0,
      O(3 downto 0) => O56(3 downto 0),
      S(3) => \remd[3]_i_2_n_2\,
      S(2) => \remd[3]_i_3_n_2\,
      S(1) => \remd[3]_i_4_n_2\,
      S(0) => \remd[3]_i_5_n_2\
    );
\remd_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[3]_i_1_n_2\,
      CO(3) => \remd_reg[7]_i_1_n_2\,
      CO(2) => \remd_reg[7]_i_1_n_3\,
      CO(1) => \remd_reg[7]_i_1_n_4\,
      CO(0) => \remd_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => O56(7 downto 4),
      S(3) => \remd[7]_i_2_n_2\,
      S(2) => \remd[7]_i_3_n_2\,
      S(1) => \remd[7]_i_4_n_2\,
      S(0) => \remd[7]_i_5_n_2\
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_2_[31]\,
      I1 => dividend_tmp(31),
      I2 => \r_stage_reg[0]_rep_n_2\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_9,
      O => \remd_tmp[0]_i_1_n_2\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(9),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[10]_i_1_n_2\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(10),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[11]_i_1_n_2\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(11),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[12]_i_1_n_2\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(12),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[13]_i_1_n_2\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(13),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[14]_i_1_n_2\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(14),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[15]_i_1_n_2\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(15),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[16]_i_1_n_2\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(16),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[17]_i_1_n_2\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(17),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[18]_i_1_n_2\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(18),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[19]_i_1_n_2\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(0),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[1]_i_1_n_2\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(19),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[20]_i_1_n_2\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(20),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[21]_i_1_n_2\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(21),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[22]_i_1_n_2\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(22),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[23]_i_1_n_2\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(23),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_9\,
      O => \remd_tmp[24]_i_1_n_2\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(24),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[25]_i_1_n_2\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(25),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[26]_i_1_n_2\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(26),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[27]_i_1_n_2\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(27),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_9\,
      O => \remd_tmp[28]_i_1_n_2\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(28),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[29]_i_1_n_2\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(1),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[2]_i_1_n_2\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(29),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[30]_i_1_n_2\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(2),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[3]_i_1_n_2\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(3),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[4]_i_1_n_2\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(4),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[5]_i_1_n_2\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(5),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[6]_i_1_n_2\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(6),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[7]_i_1_n_2\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(7),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[8]_i_1_n_2\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => remd_tmp(8),
      I1 => \r_stage_reg[0]_rep_n_2\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[9]_i_1_n_2\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_2\,
      Q => remd_tmp(0),
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_2\,
      Q => remd_tmp(10),
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_2\,
      Q => remd_tmp(11),
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_2\,
      Q => remd_tmp(12),
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_2\,
      Q => remd_tmp(13),
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_2\,
      Q => remd_tmp(14),
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_2\,
      Q => remd_tmp(15),
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_2\,
      Q => remd_tmp(16),
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_2\,
      Q => remd_tmp(17),
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_2\,
      Q => remd_tmp(18),
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_2\,
      Q => remd_tmp(19),
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_2\,
      Q => remd_tmp(1),
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_2\,
      Q => remd_tmp(20),
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_2\,
      Q => remd_tmp(21),
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_2\,
      Q => remd_tmp(22),
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_2\,
      Q => remd_tmp(23),
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_2\,
      Q => remd_tmp(24),
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_2\,
      Q => remd_tmp(25),
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_2\,
      Q => remd_tmp(26),
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_2\,
      Q => remd_tmp(27),
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_2\,
      Q => remd_tmp(28),
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_2\,
      Q => remd_tmp(29),
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_2\,
      Q => remd_tmp(2),
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_2\,
      Q => remd_tmp(30),
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_2\,
      Q => remd_tmp(3),
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_2\,
      Q => remd_tmp(4),
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_2\,
      Q => remd_tmp(5),
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_2\,
      Q => remd_tmp(6),
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_2\,
      Q => remd_tmp(7),
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_2\,
      Q => remd_tmp(8),
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_2\,
      Q => remd_tmp(9),
      R => '0'
    );
\sign0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_in,
      Q => sign0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \remd_tmp_reg[2]_0\ : out STD_LOGIC;
    \remd_tmp_reg[3]_0\ : out STD_LOGIC;
    \remd_tmp_reg[4]_0\ : out STD_LOGIC;
    \remd_tmp_reg[6]_0\ : out STD_LOGIC;
    \remd_tmp_reg[7]_0\ : out STD_LOGIC;
    \remd_tmp_reg[8]_0\ : out STD_LOGIC;
    \remd_tmp_reg[11]_0\ : out STD_LOGIC;
    \remd_tmp_reg[13]_0\ : out STD_LOGIC;
    \remd_tmp_reg[15]_0\ : out STD_LOGIC;
    \remd_tmp_reg[16]_0\ : out STD_LOGIC;
    \remd_tmp_reg[17]_0\ : out STD_LOGIC;
    \remd_tmp_reg[18]_0\ : out STD_LOGIC;
    \remd_tmp_reg[19]_0\ : out STD_LOGIC;
    \remd_tmp_reg[20]_0\ : out STD_LOGIC;
    \remd_tmp_reg[21]_0\ : out STD_LOGIC;
    \remd_tmp_reg[22]_0\ : out STD_LOGIC;
    \remd_tmp_reg[23]_0\ : out STD_LOGIC;
    \remd_tmp_reg[24]_0\ : out STD_LOGIC;
    \remd_tmp_reg[25]_0\ : out STD_LOGIC;
    \remd_tmp_reg[26]_0\ : out STD_LOGIC;
    \remd_tmp_reg[27]_0\ : out STD_LOGIC;
    \remd_tmp_reg[28]_0\ : out STD_LOGIC;
    \remd_tmp_reg[29]_0\ : out STD_LOGIC;
    \remd_tmp_reg[30]_0\ : out STD_LOGIC;
    \remd_tmp_reg[0]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \remd_tmp_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \remd_tmp_reg[11]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[15]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dividend_tmp_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[31]_0\ : in STD_LOGIC;
    \dividend0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dividend_u0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \dividend0_reg[1]_0\ : in STD_LOGIC;
    \dividend0_reg[2]_0\ : in STD_LOGIC;
    \dividend0_reg[3]_0\ : in STD_LOGIC;
    \dividend0_reg[4]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \dividend0_reg[6]_0\ : in STD_LOGIC;
    \dividend0_reg[7]_0\ : in STD_LOGIC;
    \dividend0_reg[8]_0\ : in STD_LOGIC;
    \dividend0_reg[9]_0\ : in STD_LOGIC;
    \dividend0_reg[10]_0\ : in STD_LOGIC;
    \dividend0_reg[11]_0\ : in STD_LOGIC;
    \dividend0_reg[12]_0\ : in STD_LOGIC;
    \dividend0_reg[13]_0\ : in STD_LOGIC;
    \dividend0_reg[14]_0\ : in STD_LOGIC;
    \dividend0_reg[15]_0\ : in STD_LOGIC;
    \dividend0_reg[16]_0\ : in STD_LOGIC;
    \dividend0_reg[17]_0\ : in STD_LOGIC;
    \dividend0_reg[18]_0\ : in STD_LOGIC;
    \dividend0_reg[19]_0\ : in STD_LOGIC;
    \dividend0_reg[20]_0\ : in STD_LOGIC;
    \dividend0_reg[21]_0\ : in STD_LOGIC;
    \dividend0_reg[22]_0\ : in STD_LOGIC;
    \dividend0_reg[23]_0\ : in STD_LOGIC;
    \dividend0_reg[24]_0\ : in STD_LOGIC;
    \dividend0_reg[25]_0\ : in STD_LOGIC;
    \dividend0_reg[26]_0\ : in STD_LOGIC;
    \dividend0_reg[27]_0\ : in STD_LOGIC;
    \dividend0_reg[28]_0\ : in STD_LOGIC;
    \dividend0_reg[29]_0\ : in STD_LOGIC;
    \dividend0_reg[30]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq : entity is "guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq is
  signal \cal_tmp_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__0_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__1_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_i_5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__2_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__3_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__4_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_2\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__5_n_9\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_3\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_4\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_5\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_6\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_7\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_8\ : STD_LOGIC;
  signal \cal_tmp_carry__6_n_9\ : STD_LOGIC;
  signal cal_tmp_carry_i_3_n_2 : STD_LOGIC;
  signal \cal_tmp_carry_i_5__0_n_2\ : STD_LOGIC;
  signal cal_tmp_carry_n_2 : STD_LOGIC;
  signal cal_tmp_carry_n_3 : STD_LOGIC;
  signal cal_tmp_carry_n_4 : STD_LOGIC;
  signal cal_tmp_carry_n_5 : STD_LOGIC;
  signal cal_tmp_carry_n_6 : STD_LOGIC;
  signal cal_tmp_carry_n_7 : STD_LOGIC;
  signal cal_tmp_carry_n_8 : STD_LOGIC;
  signal cal_tmp_carry_n_9 : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[31]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_tmp : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dividend_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[31]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \dividend_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal dividend_u : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \remd[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \remd[11]_i_3__0_n_2\ : STD_LOGIC;
  signal \remd[11]_i_4__0_n_2\ : STD_LOGIC;
  signal \remd[11]_i_5__0_n_2\ : STD_LOGIC;
  signal \remd[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \remd[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \remd[15]_i_4__0_n_2\ : STD_LOGIC;
  signal \remd[15]_i_5__0_n_2\ : STD_LOGIC;
  signal \remd[19]_i_2_n_2\ : STD_LOGIC;
  signal \remd[19]_i_3_n_2\ : STD_LOGIC;
  signal \remd[19]_i_4_n_2\ : STD_LOGIC;
  signal \remd[19]_i_5_n_2\ : STD_LOGIC;
  signal \remd[23]_i_2_n_2\ : STD_LOGIC;
  signal \remd[23]_i_3_n_2\ : STD_LOGIC;
  signal \remd[23]_i_4_n_2\ : STD_LOGIC;
  signal \remd[23]_i_5_n_2\ : STD_LOGIC;
  signal \remd[27]_i_2_n_2\ : STD_LOGIC;
  signal \remd[27]_i_3_n_2\ : STD_LOGIC;
  signal \remd[27]_i_4_n_2\ : STD_LOGIC;
  signal \remd[27]_i_5_n_2\ : STD_LOGIC;
  signal \remd[31]_i_2_n_2\ : STD_LOGIC;
  signal \remd[31]_i_3_n_2\ : STD_LOGIC;
  signal \remd[31]_i_4_n_2\ : STD_LOGIC;
  signal \remd[31]_i_5_n_2\ : STD_LOGIC;
  signal \remd[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \remd[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \remd[3]_i_4__0_n_2\ : STD_LOGIC;
  signal \remd[3]_i_5__0_n_2\ : STD_LOGIC;
  signal \remd[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \remd[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \remd[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \remd[7]_i_5__0_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \remd_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \remd_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \remd_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \remd_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \remd_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \remd_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \remd_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \remd_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \remd_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \remd_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \remd_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \remd_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \remd_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \remd_tmp[0]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[10]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[11]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[12]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[13]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[14]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[15]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[16]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[17]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[18]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[19]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[1]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[20]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[21]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[22]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[23]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[24]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[25]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[26]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[27]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[28]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[29]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[2]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[30]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[31]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[3]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[4]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[5]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[6]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[7]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[8]_i_1_n_2\ : STD_LOGIC;
  signal \remd_tmp[9]_i_1_n_2\ : STD_LOGIC;
  signal remd_tmp_mux : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^remd_tmp_reg[0]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[11]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[13]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[15]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[16]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[17]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[18]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[19]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[20]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[21]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[22]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[23]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[24]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[25]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[26]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[27]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[28]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[29]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[2]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[30]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[3]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[4]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[6]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[7]_0\ : STD_LOGIC;
  signal \^remd_tmp_reg[8]_0\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[10]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[12]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[14]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[1]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[31]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[5]\ : STD_LOGIC;
  signal \remd_tmp_reg_n_2_[9]\ : STD_LOGIC;
  signal sign0 : STD_LOGIC;
  signal \NLW_cal_tmp_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cal_tmp_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_remd_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[10]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dividend0[11]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dividend0[12]_i_1__2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \dividend0[13]_i_1__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dividend0[14]_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dividend0[15]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dividend0[16]_i_1__2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dividend0[17]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dividend0[18]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dividend0[19]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dividend0[20]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dividend0[21]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dividend0[22]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dividend0[23]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dividend0[24]_i_1__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dividend0[25]_i_1__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dividend0[26]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dividend0[27]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \dividend0[28]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \dividend0[29]_i_1__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dividend0[2]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dividend0[30]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dividend0[31]_i_1__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \dividend0[4]_i_1__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dividend0[5]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \dividend0[6]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dividend0[7]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dividend0[8]_i_1__2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \dividend0[9]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \dividend_tmp[10]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \dividend_tmp[11]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dividend_tmp[12]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \dividend_tmp[13]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dividend_tmp[14]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \dividend_tmp[15]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dividend_tmp[16]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \dividend_tmp[17]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dividend_tmp[18]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \dividend_tmp[19]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dividend_tmp[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dividend_tmp[20]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \dividend_tmp[21]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dividend_tmp[22]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \dividend_tmp[23]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dividend_tmp[24]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \dividend_tmp[25]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dividend_tmp[26]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \dividend_tmp[27]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dividend_tmp[28]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \dividend_tmp[29]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dividend_tmp[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \dividend_tmp[30]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \dividend_tmp[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dividend_tmp[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \dividend_tmp[5]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dividend_tmp[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \dividend_tmp[7]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dividend_tmp[8]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \dividend_tmp[9]_i_1\ : label is "soft_lutpair286";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \remd_reg[11]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[3]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \remd_reg[7]_i_1__0\ : label is 35;
begin
  \remd_tmp_reg[0]_0\ <= \^remd_tmp_reg[0]_0\;
  \remd_tmp_reg[11]_0\ <= \^remd_tmp_reg[11]_0\;
  \remd_tmp_reg[13]_0\ <= \^remd_tmp_reg[13]_0\;
  \remd_tmp_reg[15]_0\ <= \^remd_tmp_reg[15]_0\;
  \remd_tmp_reg[16]_0\ <= \^remd_tmp_reg[16]_0\;
  \remd_tmp_reg[17]_0\ <= \^remd_tmp_reg[17]_0\;
  \remd_tmp_reg[18]_0\ <= \^remd_tmp_reg[18]_0\;
  \remd_tmp_reg[19]_0\ <= \^remd_tmp_reg[19]_0\;
  \remd_tmp_reg[20]_0\ <= \^remd_tmp_reg[20]_0\;
  \remd_tmp_reg[21]_0\ <= \^remd_tmp_reg[21]_0\;
  \remd_tmp_reg[22]_0\ <= \^remd_tmp_reg[22]_0\;
  \remd_tmp_reg[23]_0\ <= \^remd_tmp_reg[23]_0\;
  \remd_tmp_reg[24]_0\ <= \^remd_tmp_reg[24]_0\;
  \remd_tmp_reg[25]_0\ <= \^remd_tmp_reg[25]_0\;
  \remd_tmp_reg[26]_0\ <= \^remd_tmp_reg[26]_0\;
  \remd_tmp_reg[27]_0\ <= \^remd_tmp_reg[27]_0\;
  \remd_tmp_reg[28]_0\ <= \^remd_tmp_reg[28]_0\;
  \remd_tmp_reg[29]_0\ <= \^remd_tmp_reg[29]_0\;
  \remd_tmp_reg[2]_0\ <= \^remd_tmp_reg[2]_0\;
  \remd_tmp_reg[30]_0\ <= \^remd_tmp_reg[30]_0\;
  \remd_tmp_reg[3]_0\ <= \^remd_tmp_reg[3]_0\;
  \remd_tmp_reg[4]_0\ <= \^remd_tmp_reg[4]_0\;
  \remd_tmp_reg[6]_0\ <= \^remd_tmp_reg[6]_0\;
  \remd_tmp_reg[7]_0\ <= \^remd_tmp_reg[7]_0\;
  \remd_tmp_reg[8]_0\ <= \^remd_tmp_reg[8]_0\;
cal_tmp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cal_tmp_carry_n_2,
      CO(2) => cal_tmp_carry_n_3,
      CO(1) => cal_tmp_carry_n_4,
      CO(0) => cal_tmp_carry_n_5,
      CYINIT => '1',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(1),
      DI(1 downto 0) => B"11",
      O(3) => cal_tmp_carry_n_6,
      O(2) => cal_tmp_carry_n_7,
      O(1) => cal_tmp_carry_n_8,
      O(0) => cal_tmp_carry_n_9,
      S(3) => \remd_tmp_reg[3]_1\(1),
      S(2) => cal_tmp_carry_i_3_n_2,
      S(1) => \remd_tmp_reg[3]_1\(0),
      S(0) => \cal_tmp_carry_i_5__0_n_2\
    );
\cal_tmp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cal_tmp_carry_n_2,
      CO(3) => \cal_tmp_carry__0_n_2\,
      CO(2) => \cal_tmp_carry__0_n_3\,
      CO(1) => \cal_tmp_carry__0_n_4\,
      CO(0) => \cal_tmp_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2) => remd_tmp_mux(5),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__0_n_6\,
      O(2) => \cal_tmp_carry__0_n_7\,
      O(1) => \cal_tmp_carry__0_n_8\,
      O(0) => \cal_tmp_carry__0_n_9\,
      S(3) => \remd_tmp_reg[7]_1\(2),
      S(2) => \cal_tmp_carry__0_i_3_n_2\,
      S(1 downto 0) => \remd_tmp_reg[7]_1\(1 downto 0)
    );
\cal_tmp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[5]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(5)
    );
\cal_tmp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[5]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => \cal_tmp_carry__0_i_3_n_2\
    );
\cal_tmp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__0_n_2\,
      CO(3) => \cal_tmp_carry__1_n_2\,
      CO(2) => \cal_tmp_carry__1_n_3\,
      CO(1) => \cal_tmp_carry__1_n_4\,
      CO(0) => \cal_tmp_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => remd_tmp_mux(10 downto 9),
      DI(1 downto 0) => B"11",
      O(3) => \cal_tmp_carry__1_n_6\,
      O(2) => \cal_tmp_carry__1_n_7\,
      O(1) => \cal_tmp_carry__1_n_8\,
      O(0) => \cal_tmp_carry__1_n_9\,
      S(3) => \cal_tmp_carry__1_i_3_n_2\,
      S(2) => \cal_tmp_carry__1_i_4_n_2\,
      S(1 downto 0) => \remd_tmp_reg[11]_1\(1 downto 0)
    );
\cal_tmp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[10]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(10)
    );
\cal_tmp_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[9]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(9)
    );
\cal_tmp_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[10]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => \cal_tmp_carry__1_i_3_n_2\
    );
\cal_tmp_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[9]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => \cal_tmp_carry__1_i_4_n_2\
    );
\cal_tmp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__1_n_2\,
      CO(3) => \cal_tmp_carry__2_n_2\,
      CO(2) => \cal_tmp_carry__2_n_3\,
      CO(1) => \cal_tmp_carry__2_n_4\,
      CO(0) => \cal_tmp_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => remd_tmp_mux(14),
      DI(2) => '1',
      DI(1) => remd_tmp_mux(12),
      DI(0) => '1',
      O(3) => \cal_tmp_carry__2_n_6\,
      O(2) => \cal_tmp_carry__2_n_7\,
      O(1) => \cal_tmp_carry__2_n_8\,
      O(0) => \cal_tmp_carry__2_n_9\,
      S(3) => \cal_tmp_carry__2_i_3_n_2\,
      S(2) => \remd_tmp_reg[15]_1\(1),
      S(1) => \cal_tmp_carry__2_i_5_n_2\,
      S(0) => \remd_tmp_reg[15]_1\(0)
    );
\cal_tmp_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[14]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(14)
    );
\cal_tmp_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[12]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(12)
    );
\cal_tmp_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[14]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => \cal_tmp_carry__2_i_3_n_2\
    );
\cal_tmp_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[12]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => \cal_tmp_carry__2_i_5_n_2\
    );
\cal_tmp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__2_n_2\,
      CO(3) => \cal_tmp_carry__3_n_2\,
      CO(2) => \cal_tmp_carry__3_n_3\,
      CO(1) => \cal_tmp_carry__3_n_4\,
      CO(0) => \cal_tmp_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__3_n_6\,
      O(2) => \cal_tmp_carry__3_n_7\,
      O(1) => \cal_tmp_carry__3_n_8\,
      O(0) => \cal_tmp_carry__3_n_9\,
      S(3 downto 0) => \remd_tmp_reg[19]_1\(3 downto 0)
    );
\cal_tmp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__3_n_2\,
      CO(3) => \cal_tmp_carry__4_n_2\,
      CO(2) => \cal_tmp_carry__4_n_3\,
      CO(1) => \cal_tmp_carry__4_n_4\,
      CO(0) => \cal_tmp_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__4_n_6\,
      O(2) => \cal_tmp_carry__4_n_7\,
      O(1) => \cal_tmp_carry__4_n_8\,
      O(0) => \cal_tmp_carry__4_n_9\,
      S(3 downto 0) => \remd_tmp_reg[23]_1\(3 downto 0)
    );
\cal_tmp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__4_n_2\,
      CO(3) => \cal_tmp_carry__5_n_2\,
      CO(2) => \cal_tmp_carry__5_n_3\,
      CO(1) => \cal_tmp_carry__5_n_4\,
      CO(0) => \cal_tmp_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__5_n_6\,
      O(2) => \cal_tmp_carry__5_n_7\,
      O(1) => \cal_tmp_carry__5_n_8\,
      O(0) => \cal_tmp_carry__5_n_9\,
      S(3 downto 0) => \dividend_tmp_reg[0]_0\(3 downto 0)
    );
\cal_tmp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cal_tmp_carry__5_n_2\,
      CO(3) => p_2_out(0),
      CO(2) => \cal_tmp_carry__6_n_3\,
      CO(1) => \cal_tmp_carry__6_n_4\,
      CO(0) => \cal_tmp_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cal_tmp_carry__6_n_6\,
      O(2) => \cal_tmp_carry__6_n_7\,
      O(1) => \cal_tmp_carry__6_n_8\,
      O(0) => \cal_tmp_carry__6_n_9\,
      S(3 downto 0) => S(3 downto 0)
    );
\cal_tmp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => p_2_out(0),
      CO(3 downto 0) => \NLW_cal_tmp_carry__7_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_cal_tmp_carry__7_O_UNCONNECTED\(3 downto 1),
      O(0) => p_0_in,
      S(3 downto 0) => B"0001"
    );
cal_tmp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[1]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => remd_tmp_mux(1)
    );
cal_tmp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[1]\,
      I1 => \remd_tmp_reg[31]_0\,
      O => cal_tmp_carry_i_3_n_2
    );
\cal_tmp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \remd_tmp_reg[31]_0\,
      I1 => dividend_tmp(31),
      I2 => \dividend0_reg_n_2_[31]\,
      O => \cal_tmp_carry_i_5__0_n_2\
    );
\dividend0[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(9),
      I1 => p_1_in,
      I2 => \dividend0_reg[10]_0\,
      O => dividend_u(10)
    );
\dividend0[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(10),
      I1 => p_1_in,
      I2 => \dividend0_reg[11]_0\,
      O => dividend_u(11)
    );
\dividend0[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(11),
      I1 => p_1_in,
      I2 => \dividend0_reg[12]_0\,
      O => dividend_u(12)
    );
\dividend0[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(12),
      I1 => p_1_in,
      I2 => \dividend0_reg[13]_0\,
      O => dividend_u(13)
    );
\dividend0[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(13),
      I1 => p_1_in,
      I2 => \dividend0_reg[14]_0\,
      O => dividend_u(14)
    );
\dividend0[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(14),
      I1 => p_1_in,
      I2 => \dividend0_reg[15]_0\,
      O => dividend_u(15)
    );
\dividend0[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(15),
      I1 => p_1_in,
      I2 => \dividend0_reg[16]_0\,
      O => dividend_u(16)
    );
\dividend0[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(16),
      I1 => p_1_in,
      I2 => \dividend0_reg[17]_0\,
      O => dividend_u(17)
    );
\dividend0[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(17),
      I1 => p_1_in,
      I2 => \dividend0_reg[18]_0\,
      O => dividend_u(18)
    );
\dividend0[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(18),
      I1 => p_1_in,
      I2 => \dividend0_reg[19]_0\,
      O => dividend_u(19)
    );
\dividend0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(0),
      I1 => p_1_in,
      I2 => \dividend0_reg[1]_0\,
      O => dividend_u(1)
    );
\dividend0[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(19),
      I1 => p_1_in,
      I2 => \dividend0_reg[20]_0\,
      O => dividend_u(20)
    );
\dividend0[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(20),
      I1 => p_1_in,
      I2 => \dividend0_reg[21]_0\,
      O => dividend_u(21)
    );
\dividend0[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(21),
      I1 => p_1_in,
      I2 => \dividend0_reg[22]_0\,
      O => dividend_u(22)
    );
\dividend0[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(22),
      I1 => p_1_in,
      I2 => \dividend0_reg[23]_0\,
      O => dividend_u(23)
    );
\dividend0[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(23),
      I1 => p_1_in,
      I2 => \dividend0_reg[24]_0\,
      O => dividend_u(24)
    );
\dividend0[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(24),
      I1 => p_1_in,
      I2 => \dividend0_reg[25]_0\,
      O => dividend_u(25)
    );
\dividend0[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(25),
      I1 => p_1_in,
      I2 => \dividend0_reg[26]_0\,
      O => dividend_u(26)
    );
\dividend0[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(26),
      I1 => p_1_in,
      I2 => \dividend0_reg[27]_0\,
      O => dividend_u(27)
    );
\dividend0[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(27),
      I1 => p_1_in,
      I2 => \dividend0_reg[28]_0\,
      O => dividend_u(28)
    );
\dividend0[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(28),
      I1 => p_1_in,
      I2 => \dividend0_reg[29]_0\,
      O => dividend_u(29)
    );
\dividend0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(1),
      I1 => p_1_in,
      I2 => \dividend0_reg[2]_0\,
      O => dividend_u(2)
    );
\dividend0[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(29),
      I1 => p_1_in,
      I2 => \dividend0_reg[30]_0\,
      O => dividend_u(30)
    );
\dividend0[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in,
      I1 => dividend_u0(30),
      O => dividend_u(31)
    );
\dividend0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(2),
      I1 => p_1_in,
      I2 => \dividend0_reg[3]_0\,
      O => dividend_u(3)
    );
\dividend0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(3),
      I1 => p_1_in,
      I2 => \dividend0_reg[4]_0\,
      O => dividend_u(4)
    );
\dividend0[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(4),
      I1 => p_1_in,
      I2 => \dividend0_reg[5]_0\,
      O => dividend_u(5)
    );
\dividend0[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(5),
      I1 => p_1_in,
      I2 => \dividend0_reg[6]_0\,
      O => dividend_u(6)
    );
\dividend0[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(6),
      I1 => p_1_in,
      I2 => \dividend0_reg[7]_0\,
      O => dividend_u(7)
    );
\dividend0[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(7),
      I1 => p_1_in,
      I2 => \dividend0_reg[8]_0\,
      O => dividend_u(8)
    );
\dividend0[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dividend_u0(8),
      I1 => p_1_in,
      I2 => \dividend0_reg[9]_0\,
      O => dividend_u(9)
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dividend0_reg[0]_0\(0),
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(17),
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(18),
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(19),
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(1),
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(20),
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(21),
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(22),
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(23),
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(24),
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(25),
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(26),
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(27),
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(28),
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(29),
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(2),
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(30),
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(31),
      Q => \dividend0_reg_n_2_[31]\,
      R => '0'
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(3),
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(4),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => dividend_u(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\dividend_tmp[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      I1 => dividend_tmp(9),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[10]_i_1_n_2\
    );
\dividend_tmp[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      I1 => dividend_tmp(10),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[11]_i_1_n_2\
    );
\dividend_tmp[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      I1 => dividend_tmp(11),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[12]_i_1_n_2\
    );
\dividend_tmp[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      I1 => dividend_tmp(12),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[13]_i_1_n_2\
    );
\dividend_tmp[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      I1 => dividend_tmp(13),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[14]_i_1_n_2\
    );
\dividend_tmp[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      I1 => dividend_tmp(14),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[15]_i_1_n_2\
    );
\dividend_tmp[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      I1 => dividend_tmp(15),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[16]_i_1_n_2\
    );
\dividend_tmp[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      I1 => dividend_tmp(16),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[17]_i_1_n_2\
    );
\dividend_tmp[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      I1 => dividend_tmp(17),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[18]_i_1_n_2\
    );
\dividend_tmp[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      I1 => dividend_tmp(18),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[19]_i_1_n_2\
    );
\dividend_tmp[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      I1 => dividend_tmp(0),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[1]_i_1_n_2\
    );
\dividend_tmp[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      I1 => dividend_tmp(19),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[20]_i_1_n_2\
    );
\dividend_tmp[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      I1 => dividend_tmp(20),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[21]_i_1_n_2\
    );
\dividend_tmp[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      I1 => dividend_tmp(21),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[22]_i_1_n_2\
    );
\dividend_tmp[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      I1 => dividend_tmp(22),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[23]_i_1_n_2\
    );
\dividend_tmp[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      I1 => dividend_tmp(23),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[24]_i_1_n_2\
    );
\dividend_tmp[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      I1 => dividend_tmp(24),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[25]_i_1_n_2\
    );
\dividend_tmp[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      I1 => dividend_tmp(25),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[26]_i_1_n_2\
    );
\dividend_tmp[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      I1 => dividend_tmp(26),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[27]_i_1_n_2\
    );
\dividend_tmp[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      I1 => dividend_tmp(27),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[28]_i_1_n_2\
    );
\dividend_tmp[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      I1 => dividend_tmp(28),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[29]_i_1_n_2\
    );
\dividend_tmp[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      I1 => dividend_tmp(1),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[2]_i_1_n_2\
    );
\dividend_tmp[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      I1 => dividend_tmp(29),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[30]_i_1_n_2\
    );
\dividend_tmp[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      I1 => dividend_tmp(30),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[31]_i_1_n_2\
    );
\dividend_tmp[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      I1 => dividend_tmp(2),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[3]_i_1_n_2\
    );
\dividend_tmp[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      I1 => dividend_tmp(3),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[4]_i_1_n_2\
    );
\dividend_tmp[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      I1 => dividend_tmp(4),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[5]_i_1_n_2\
    );
\dividend_tmp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      I1 => dividend_tmp(5),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[6]_i_1_n_2\
    );
\dividend_tmp[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      I1 => dividend_tmp(6),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[7]_i_1_n_2\
    );
\dividend_tmp[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      I1 => dividend_tmp(7),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[8]_i_1_n_2\
    );
\dividend_tmp[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      I1 => dividend_tmp(8),
      I2 => \remd_tmp_reg[31]_0\,
      O => \dividend_tmp[9]_i_1_n_2\
    );
\dividend_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_2_out(0),
      Q => dividend_tmp(0),
      R => '0'
    );
\dividend_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[10]_i_1_n_2\,
      Q => dividend_tmp(10),
      R => '0'
    );
\dividend_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[11]_i_1_n_2\,
      Q => dividend_tmp(11),
      R => '0'
    );
\dividend_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[12]_i_1_n_2\,
      Q => dividend_tmp(12),
      R => '0'
    );
\dividend_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[13]_i_1_n_2\,
      Q => dividend_tmp(13),
      R => '0'
    );
\dividend_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[14]_i_1_n_2\,
      Q => dividend_tmp(14),
      R => '0'
    );
\dividend_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[15]_i_1_n_2\,
      Q => dividend_tmp(15),
      R => '0'
    );
\dividend_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[16]_i_1_n_2\,
      Q => dividend_tmp(16),
      R => '0'
    );
\dividend_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[17]_i_1_n_2\,
      Q => dividend_tmp(17),
      R => '0'
    );
\dividend_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[18]_i_1_n_2\,
      Q => dividend_tmp(18),
      R => '0'
    );
\dividend_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[19]_i_1_n_2\,
      Q => dividend_tmp(19),
      R => '0'
    );
\dividend_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[1]_i_1_n_2\,
      Q => dividend_tmp(1),
      R => '0'
    );
\dividend_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[20]_i_1_n_2\,
      Q => dividend_tmp(20),
      R => '0'
    );
\dividend_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[21]_i_1_n_2\,
      Q => dividend_tmp(21),
      R => '0'
    );
\dividend_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[22]_i_1_n_2\,
      Q => dividend_tmp(22),
      R => '0'
    );
\dividend_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[23]_i_1_n_2\,
      Q => dividend_tmp(23),
      R => '0'
    );
\dividend_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[24]_i_1_n_2\,
      Q => dividend_tmp(24),
      R => '0'
    );
\dividend_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[25]_i_1_n_2\,
      Q => dividend_tmp(25),
      R => '0'
    );
\dividend_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[26]_i_1_n_2\,
      Q => dividend_tmp(26),
      R => '0'
    );
\dividend_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[27]_i_1_n_2\,
      Q => dividend_tmp(27),
      R => '0'
    );
\dividend_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[28]_i_1_n_2\,
      Q => dividend_tmp(28),
      R => '0'
    );
\dividend_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[29]_i_1_n_2\,
      Q => dividend_tmp(29),
      R => '0'
    );
\dividend_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[2]_i_1_n_2\,
      Q => dividend_tmp(2),
      R => '0'
    );
\dividend_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[30]_i_1_n_2\,
      Q => dividend_tmp(30),
      R => '0'
    );
\dividend_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[31]_i_1_n_2\,
      Q => dividend_tmp(31),
      R => '0'
    );
\dividend_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[3]_i_1_n_2\,
      Q => dividend_tmp(3),
      R => '0'
    );
\dividend_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[4]_i_1_n_2\,
      Q => dividend_tmp(4),
      R => '0'
    );
\dividend_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[5]_i_1_n_2\,
      Q => dividend_tmp(5),
      R => '0'
    );
\dividend_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[6]_i_1_n_2\,
      Q => dividend_tmp(6),
      R => '0'
    );
\dividend_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[7]_i_1_n_2\,
      Q => dividend_tmp(7),
      R => '0'
    );
\dividend_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[8]_i_1_n_2\,
      Q => dividend_tmp(8),
      R => '0'
    );
\dividend_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dividend_tmp[9]_i_1_n_2\,
      Q => dividend_tmp(9),
      R => '0'
    );
\remd[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[11]_0\,
      O => \remd[11]_i_2__0_n_2\
    );
\remd[11]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[10]\,
      O => \remd[11]_i_3__0_n_2\
    );
\remd[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[9]\,
      O => \remd[11]_i_4__0_n_2\
    );
\remd[11]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[8]_0\,
      O => \remd[11]_i_5__0_n_2\
    );
\remd[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[15]_0\,
      O => \remd[15]_i_2__0_n_2\
    );
\remd[15]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[14]\,
      O => \remd[15]_i_3__0_n_2\
    );
\remd[15]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[13]_0\,
      O => \remd[15]_i_4__0_n_2\
    );
\remd[15]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[12]\,
      O => \remd[15]_i_5__0_n_2\
    );
\remd[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[19]_0\,
      O => \remd[19]_i_2_n_2\
    );
\remd[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[18]_0\,
      O => \remd[19]_i_3_n_2\
    );
\remd[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[17]_0\,
      O => \remd[19]_i_4_n_2\
    );
\remd[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[16]_0\,
      O => \remd[19]_i_5_n_2\
    );
\remd[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[23]_0\,
      O => \remd[23]_i_2_n_2\
    );
\remd[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[22]_0\,
      O => \remd[23]_i_3_n_2\
    );
\remd[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[21]_0\,
      O => \remd[23]_i_4_n_2\
    );
\remd[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[20]_0\,
      O => \remd[23]_i_5_n_2\
    );
\remd[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[27]_0\,
      O => \remd[27]_i_2_n_2\
    );
\remd[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[26]_0\,
      O => \remd[27]_i_3_n_2\
    );
\remd[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[25]_0\,
      O => \remd[27]_i_4_n_2\
    );
\remd[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[24]_0\,
      O => \remd[27]_i_5_n_2\
    );
\remd[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[31]\,
      O => \remd[31]_i_2_n_2\
    );
\remd[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[30]_0\,
      O => \remd[31]_i_3_n_2\
    );
\remd[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[29]_0\,
      O => \remd[31]_i_4_n_2\
    );
\remd[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[28]_0\,
      O => \remd[31]_i_5_n_2\
    );
\remd[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[3]_0\,
      O => \remd[3]_i_2__0_n_2\
    );
\remd[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[2]_0\,
      O => \remd[3]_i_3__0_n_2\
    );
\remd[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[1]\,
      O => \remd[3]_i_4__0_n_2\
    );
\remd[3]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_tmp_reg[0]_0\,
      O => \remd[3]_i_5__0_n_2\
    );
\remd[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[7]_0\,
      O => \remd[7]_i_2__0_n_2\
    );
\remd[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[6]_0\,
      O => \remd[7]_i_3__0_n_2\
    );
\remd[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \remd_tmp_reg_n_2_[5]\,
      O => \remd[7]_i_4__0_n_2\
    );
\remd[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sign0,
      I1 => \^remd_tmp_reg[4]_0\,
      O => \remd[7]_i_5__0_n_2\
    );
\remd_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[7]_i_1__0_n_2\,
      CO(3) => \remd_reg[11]_i_1__0_n_2\,
      CO(2) => \remd_reg[11]_i_1__0_n_3\,
      CO(1) => \remd_reg[11]_i_1__0_n_4\,
      CO(0) => \remd_reg[11]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(11 downto 8),
      S(3) => \remd[11]_i_2__0_n_2\,
      S(2) => \remd[11]_i_3__0_n_2\,
      S(1) => \remd[11]_i_4__0_n_2\,
      S(0) => \remd[11]_i_5__0_n_2\
    );
\remd_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[11]_i_1__0_n_2\,
      CO(3) => \remd_reg[15]_i_1__0_n_2\,
      CO(2) => \remd_reg[15]_i_1__0_n_3\,
      CO(1) => \remd_reg[15]_i_1__0_n_4\,
      CO(0) => \remd_reg[15]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(15 downto 12),
      S(3) => \remd[15]_i_2__0_n_2\,
      S(2) => \remd[15]_i_3__0_n_2\,
      S(1) => \remd[15]_i_4__0_n_2\,
      S(0) => \remd[15]_i_5__0_n_2\
    );
\remd_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[15]_i_1__0_n_2\,
      CO(3) => \remd_reg[19]_i_1_n_2\,
      CO(2) => \remd_reg[19]_i_1_n_3\,
      CO(1) => \remd_reg[19]_i_1_n_4\,
      CO(0) => \remd_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(19 downto 16),
      S(3) => \remd[19]_i_2_n_2\,
      S(2) => \remd[19]_i_3_n_2\,
      S(1) => \remd[19]_i_4_n_2\,
      S(0) => \remd[19]_i_5_n_2\
    );
\remd_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[19]_i_1_n_2\,
      CO(3) => \remd_reg[23]_i_1_n_2\,
      CO(2) => \remd_reg[23]_i_1_n_3\,
      CO(1) => \remd_reg[23]_i_1_n_4\,
      CO(0) => \remd_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(23 downto 20),
      S(3) => \remd[23]_i_2_n_2\,
      S(2) => \remd[23]_i_3_n_2\,
      S(1) => \remd[23]_i_4_n_2\,
      S(0) => \remd[23]_i_5_n_2\
    );
\remd_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[23]_i_1_n_2\,
      CO(3) => \remd_reg[27]_i_1_n_2\,
      CO(2) => \remd_reg[27]_i_1_n_3\,
      CO(1) => \remd_reg[27]_i_1_n_4\,
      CO(0) => \remd_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(27 downto 24),
      S(3) => \remd[27]_i_2_n_2\,
      S(2) => \remd[27]_i_3_n_2\,
      S(1) => \remd[27]_i_4_n_2\,
      S(0) => \remd[27]_i_5_n_2\
    );
\remd_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[27]_i_1_n_2\,
      CO(3) => \NLW_remd_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \remd_reg[31]_i_1_n_3\,
      CO(1) => \remd_reg[31]_i_1_n_4\,
      CO(0) => \remd_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(31 downto 28),
      S(3) => \remd[31]_i_2_n_2\,
      S(2) => \remd[31]_i_3_n_2\,
      S(1) => \remd[31]_i_4_n_2\,
      S(0) => \remd[31]_i_5_n_2\
    );
\remd_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \remd_reg[3]_i_1__0_n_2\,
      CO(2) => \remd_reg[3]_i_1__0_n_3\,
      CO(1) => \remd_reg[3]_i_1__0_n_4\,
      CO(0) => \remd_reg[3]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sign0,
      O(3 downto 0) => D(3 downto 0),
      S(3) => \remd[3]_i_2__0_n_2\,
      S(2) => \remd[3]_i_3__0_n_2\,
      S(1) => \remd[3]_i_4__0_n_2\,
      S(0) => \remd[3]_i_5__0_n_2\
    );
\remd_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \remd_reg[3]_i_1__0_n_2\,
      CO(3) => \remd_reg[7]_i_1__0_n_2\,
      CO(2) => \remd_reg[7]_i_1__0_n_3\,
      CO(1) => \remd_reg[7]_i_1__0_n_4\,
      CO(0) => \remd_reg[7]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3) => \remd[7]_i_2__0_n_2\,
      S(2) => \remd[7]_i_3__0_n_2\,
      S(1) => \remd[7]_i_4__0_n_2\,
      S(0) => \remd[7]_i_5__0_n_2\
    );
\remd_tmp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \dividend0_reg_n_2_[31]\,
      I1 => dividend_tmp(31),
      I2 => \remd_tmp_reg[31]_0\,
      I3 => p_0_in,
      I4 => cal_tmp_carry_n_9,
      O => \remd_tmp[0]_i_1_n_2\
    );
\remd_tmp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[9]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_7\,
      O => \remd_tmp[10]_i_1_n_2\
    );
\remd_tmp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[10]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_6\,
      O => \remd_tmp[11]_i_1_n_2\
    );
\remd_tmp[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[11]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_9\,
      O => \remd_tmp[12]_i_1_n_2\
    );
\remd_tmp[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[12]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_8\,
      O => \remd_tmp[13]_i_1_n_2\
    );
\remd_tmp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[13]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_7\,
      O => \remd_tmp[14]_i_1_n_2\
    );
\remd_tmp[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[14]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__2_n_6\,
      O => \remd_tmp[15]_i_1_n_2\
    );
\remd_tmp[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[15]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_9\,
      O => \remd_tmp[16]_i_1_n_2\
    );
\remd_tmp[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[16]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_8\,
      O => \remd_tmp[17]_i_1_n_2\
    );
\remd_tmp[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[17]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_7\,
      O => \remd_tmp[18]_i_1_n_2\
    );
\remd_tmp[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[18]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__3_n_6\,
      O => \remd_tmp[19]_i_1_n_2\
    );
\remd_tmp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[0]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_8,
      O => \remd_tmp[1]_i_1_n_2\
    );
\remd_tmp[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[19]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_9\,
      O => \remd_tmp[20]_i_1_n_2\
    );
\remd_tmp[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[20]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_8\,
      O => \remd_tmp[21]_i_1_n_2\
    );
\remd_tmp[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[21]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_7\,
      O => \remd_tmp[22]_i_1_n_2\
    );
\remd_tmp[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[22]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__4_n_6\,
      O => \remd_tmp[23]_i_1_n_2\
    );
\remd_tmp[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[23]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_9\,
      O => \remd_tmp[24]_i_1_n_2\
    );
\remd_tmp[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[24]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_8\,
      O => \remd_tmp[25]_i_1_n_2\
    );
\remd_tmp[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[25]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_7\,
      O => \remd_tmp[26]_i_1_n_2\
    );
\remd_tmp[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[26]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__5_n_6\,
      O => \remd_tmp[27]_i_1_n_2\
    );
\remd_tmp[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[27]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_9\,
      O => \remd_tmp[28]_i_1_n_2\
    );
\remd_tmp[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[28]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_8\,
      O => \remd_tmp[29]_i_1_n_2\
    );
\remd_tmp[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[1]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_7,
      O => \remd_tmp[2]_i_1_n_2\
    );
\remd_tmp[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[29]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_7\,
      O => \remd_tmp[30]_i_1_n_2\
    );
\remd_tmp[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[30]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__6_n_6\,
      O => \remd_tmp[31]_i_1_n_2\
    );
\remd_tmp[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[2]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => cal_tmp_carry_n_6,
      O => \remd_tmp[3]_i_1_n_2\
    );
\remd_tmp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[3]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_9\,
      O => \remd_tmp[4]_i_1_n_2\
    );
\remd_tmp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[4]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_8\,
      O => \remd_tmp[5]_i_1_n_2\
    );
\remd_tmp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \remd_tmp_reg_n_2_[5]\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_7\,
      O => \remd_tmp[6]_i_1_n_2\
    );
\remd_tmp[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[6]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__0_n_6\,
      O => \remd_tmp[7]_i_1_n_2\
    );
\remd_tmp[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[7]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_9\,
      O => \remd_tmp[8]_i_1_n_2\
    );
\remd_tmp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^remd_tmp_reg[8]_0\,
      I1 => \remd_tmp_reg[31]_0\,
      I2 => p_0_in,
      I3 => \cal_tmp_carry__1_n_8\,
      O => \remd_tmp[9]_i_1_n_2\
    );
\remd_tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[0]_i_1_n_2\,
      Q => \^remd_tmp_reg[0]_0\,
      R => '0'
    );
\remd_tmp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[10]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[10]\,
      R => '0'
    );
\remd_tmp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[11]_i_1_n_2\,
      Q => \^remd_tmp_reg[11]_0\,
      R => '0'
    );
\remd_tmp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[12]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[12]\,
      R => '0'
    );
\remd_tmp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[13]_i_1_n_2\,
      Q => \^remd_tmp_reg[13]_0\,
      R => '0'
    );
\remd_tmp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[14]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[14]\,
      R => '0'
    );
\remd_tmp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[15]_i_1_n_2\,
      Q => \^remd_tmp_reg[15]_0\,
      R => '0'
    );
\remd_tmp_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[16]_i_1_n_2\,
      Q => \^remd_tmp_reg[16]_0\,
      R => '0'
    );
\remd_tmp_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[17]_i_1_n_2\,
      Q => \^remd_tmp_reg[17]_0\,
      R => '0'
    );
\remd_tmp_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[18]_i_1_n_2\,
      Q => \^remd_tmp_reg[18]_0\,
      R => '0'
    );
\remd_tmp_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[19]_i_1_n_2\,
      Q => \^remd_tmp_reg[19]_0\,
      R => '0'
    );
\remd_tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[1]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[1]\,
      R => '0'
    );
\remd_tmp_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[20]_i_1_n_2\,
      Q => \^remd_tmp_reg[20]_0\,
      R => '0'
    );
\remd_tmp_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[21]_i_1_n_2\,
      Q => \^remd_tmp_reg[21]_0\,
      R => '0'
    );
\remd_tmp_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[22]_i_1_n_2\,
      Q => \^remd_tmp_reg[22]_0\,
      R => '0'
    );
\remd_tmp_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[23]_i_1_n_2\,
      Q => \^remd_tmp_reg[23]_0\,
      R => '0'
    );
\remd_tmp_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[24]_i_1_n_2\,
      Q => \^remd_tmp_reg[24]_0\,
      R => '0'
    );
\remd_tmp_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[25]_i_1_n_2\,
      Q => \^remd_tmp_reg[25]_0\,
      R => '0'
    );
\remd_tmp_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[26]_i_1_n_2\,
      Q => \^remd_tmp_reg[26]_0\,
      R => '0'
    );
\remd_tmp_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[27]_i_1_n_2\,
      Q => \^remd_tmp_reg[27]_0\,
      R => '0'
    );
\remd_tmp_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[28]_i_1_n_2\,
      Q => \^remd_tmp_reg[28]_0\,
      R => '0'
    );
\remd_tmp_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[29]_i_1_n_2\,
      Q => \^remd_tmp_reg[29]_0\,
      R => '0'
    );
\remd_tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[2]_i_1_n_2\,
      Q => \^remd_tmp_reg[2]_0\,
      R => '0'
    );
\remd_tmp_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[30]_i_1_n_2\,
      Q => \^remd_tmp_reg[30]_0\,
      R => '0'
    );
\remd_tmp_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[31]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[31]\,
      R => '0'
    );
\remd_tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[3]_i_1_n_2\,
      Q => \^remd_tmp_reg[3]_0\,
      R => '0'
    );
\remd_tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[4]_i_1_n_2\,
      Q => \^remd_tmp_reg[4]_0\,
      R => '0'
    );
\remd_tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[5]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[5]\,
      R => '0'
    );
\remd_tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[6]_i_1_n_2\,
      Q => \^remd_tmp_reg[6]_0\,
      R => '0'
    );
\remd_tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[7]_i_1_n_2\,
      Q => \^remd_tmp_reg[7]_0\,
      R => '0'
    );
\remd_tmp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[8]_i_1_n_2\,
      Q => \^remd_tmp_reg[8]_0\,
      R => '0'
    );
\remd_tmp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \remd_tmp[9]_i_1_n_2\,
      Q => \remd_tmp_reg_n_2_[9]\,
      R => '0'
    );
\sign0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_in,
      Q => sign0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_1 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \empty_fu_24_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_1_reg_1138 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    INPUT_r_TVALID_int_regslice : in STD_LOGIC;
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    add_ln141_reg_275 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_1 : entity is "guitar_effects_guitar_effects_Pipeline_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_1 is
  signal \empty_fu_24[0]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_24[5]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_4_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_5_n_2\ : STD_LOGIC;
  signal \empty_fu_24[7]_i_6_n_2\ : STD_LOGIC;
  signal \^empty_fu_24_reg[7]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_fu_24_reg_n_2_[0]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[1]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[2]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[4]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[5]\ : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fu_24[0]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_fu_24[5]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_fu_24[7]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_fu_24[7]_i_6\ : label is "soft_lutpair100";
begin
  \empty_fu_24_reg[7]_0\(2 downto 0) <= \^empty_fu_24_reg[7]_0\(2 downto 0);
\empty_fu_24[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[5]\,
      I1 => \empty_fu_24_reg_n_2_[4]\,
      I2 => \empty_fu_24_reg_n_2_[2]\,
      O => \empty_fu_24[0]_i_2_n_2\
    );
\empty_fu_24[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[0]\,
      I1 => \empty_fu_24_reg_n_2_[2]\,
      O => \empty_fu_24[5]_i_2_n_2\
    );
\empty_fu_24[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[2]\,
      I1 => \empty_fu_24_reg_n_2_[4]\,
      I2 => \empty_fu_24_reg_n_2_[5]\,
      I3 => \empty_fu_24_reg_n_2_[0]\,
      O => \empty_fu_24[7]_i_4_n_2\
    );
\empty_fu_24[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^empty_fu_24_reg[7]_0\(0),
      I1 => \^empty_fu_24_reg[7]_0\(1),
      O => \empty_fu_24[7]_i_5_n_2\
    );
\empty_fu_24[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[4]\,
      I1 => \empty_fu_24_reg_n_2_[0]\,
      I2 => \empty_fu_24_reg_n_2_[2]\,
      I3 => \empty_fu_24_reg_n_2_[5]\,
      O => \empty_fu_24[7]_i_6_n_2\
    );
\empty_fu_24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(0),
      Q => \empty_fu_24_reg_n_2_[0]\,
      R => '0'
    );
\empty_fu_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(1),
      Q => \empty_fu_24_reg_n_2_[1]\,
      R => '0'
    );
\empty_fu_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(2),
      Q => \empty_fu_24_reg_n_2_[2]\,
      R => '0'
    );
\empty_fu_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(3),
      Q => \^empty_fu_24_reg[7]_0\(0),
      R => '0'
    );
\empty_fu_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(4),
      Q => \empty_fu_24_reg_n_2_[4]\,
      R => '0'
    );
\empty_fu_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(5),
      Q => \empty_fu_24_reg_n_2_[5]\,
      R => '0'
    );
\empty_fu_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(6),
      Q => \^empty_fu_24_reg[7]_0\(1),
      R => '0'
    );
\empty_fu_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      D => p_0_in(7),
      Q => \^empty_fu_24_reg[7]_0\(2),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_14
     port map (
      ADDRARDADDR(4 downto 0) => ADDRARDADDR(4 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => grp_guitar_effects_Pipeline_1_fu_388_compression_buffer_we0,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(5 downto 0) => Q(5 downto 0),
      WEA(0) => WEA(0),
      ack_in => ack_in,
      add_ln141_reg_275(4 downto 0) => add_ln141_reg_275(4 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_24_reg[0]\ => \empty_fu_24[0]_i_2_n_2\,
      \empty_fu_24_reg[0]_0\ => \empty_fu_24[7]_i_5_n_2\,
      \empty_fu_24_reg[3]\ => \empty_fu_24[5]_i_2_n_2\,
      \empty_fu_24_reg[7]\(7 downto 0) => p_0_in(7 downto 0),
      \empty_fu_24_reg[7]_0\(7 downto 6) => \^empty_fu_24_reg[7]_0\(2 downto 1),
      \empty_fu_24_reg[7]_0\(5) => \empty_fu_24_reg_n_2_[5]\,
      \empty_fu_24_reg[7]_0\(4) => \empty_fu_24_reg_n_2_[4]\,
      \empty_fu_24_reg[7]_0\(3) => \^empty_fu_24_reg[7]_0\(0),
      \empty_fu_24_reg[7]_0\(2) => \empty_fu_24_reg_n_2_[2]\,
      \empty_fu_24_reg[7]_0\(1) => \empty_fu_24_reg_n_2_[1]\,
      \empty_fu_24_reg[7]_0\(0) => \empty_fu_24_reg_n_2_[0]\,
      \empty_fu_24_reg[7]_1\ => \empty_fu_24[7]_i_4_n_2\,
      \empty_fu_24_reg[7]_2\ => \empty_fu_24[7]_i_6_n_2\,
      grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      tmp_1_reg_1138 => tmp_1_reg_1138
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_2 is
  port (
    \ap_CS_fsm_reg[90]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[90]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg : out STD_LOGIC;
    \empty_fu_24_reg[4]_0\ : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53 : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1_8 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_8_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_2_reg_1147 : in STD_LOGIC;
    ack_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_2 : entity is "guitar_effects_guitar_effects_Pipeline_2";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_2;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_2 is
  signal empty_30_fu_56_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \empty_fu_24_reg_n_2_[0]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[10]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[11]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[12]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[13]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[14]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[15]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[1]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[2]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[3]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[4]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[5]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[6]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[7]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[8]\ : STD_LOGIC;
  signal \empty_fu_24_reg_n_2_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0 : STD_LOGIC;
  signal ram_reg_0_0_i_22_n_2 : STD_LOGIC;
  signal ram_reg_0_0_i_24_n_2 : STD_LOGIC;
begin
\empty_fu_24_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => \empty_fu_24_reg_n_2_[0]\,
      R => '0'
    );
\empty_fu_24_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(10),
      Q => \empty_fu_24_reg_n_2_[10]\,
      R => '0'
    );
\empty_fu_24_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(11),
      Q => \empty_fu_24_reg_n_2_[11]\,
      R => '0'
    );
\empty_fu_24_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(12),
      Q => \empty_fu_24_reg_n_2_[12]\,
      R => '0'
    );
\empty_fu_24_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(13),
      Q => \empty_fu_24_reg_n_2_[13]\,
      R => '0'
    );
\empty_fu_24_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(14),
      Q => \empty_fu_24_reg_n_2_[14]\,
      R => '0'
    );
\empty_fu_24_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(15),
      Q => \empty_fu_24_reg_n_2_[15]\,
      R => '0'
    );
\empty_fu_24_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(1),
      Q => \empty_fu_24_reg_n_2_[1]\,
      R => '0'
    );
\empty_fu_24_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(2),
      Q => \empty_fu_24_reg_n_2_[2]\,
      R => '0'
    );
\empty_fu_24_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(3),
      Q => \empty_fu_24_reg_n_2_[3]\,
      R => '0'
    );
\empty_fu_24_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(4),
      Q => \empty_fu_24_reg_n_2_[4]\,
      R => '0'
    );
\empty_fu_24_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(5),
      Q => \empty_fu_24_reg_n_2_[5]\,
      R => '0'
    );
\empty_fu_24_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(6),
      Q => \empty_fu_24_reg_n_2_[6]\,
      R => '0'
    );
\empty_fu_24_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(7),
      Q => \empty_fu_24_reg_n_2_[7]\,
      R => '0'
    );
\empty_fu_24_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(8),
      Q => \empty_fu_24_reg_n_2_[8]\,
      R => '0'
    );
\empty_fu_24_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      D => empty_30_fu_56_p2(9),
      Q => \empty_fu_24_reg_n_2_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init_13
     port map (
      ADDRARDADDR(15 downto 0) => ADDRARDADDR(15 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      WEA(0) => WEA(0),
      ack_in => ack_in,
      \ap_CS_fsm_reg[90]\(15 downto 0) => \ap_CS_fsm_reg[90]\(15 downto 0),
      \ap_CS_fsm_reg[90]_0\(15 downto 0) => \ap_CS_fsm_reg[90]_0\(15 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_119,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_30_fu_56_p2(14 downto 0) => empty_30_fu_56_p2(15 downto 1),
      \empty_fu_24_reg[4]\ => \empty_fu_24_reg[4]_0\,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(1 downto 0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(1 downto 0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(0),
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(0) => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(0),
      grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0 => grp_guitar_effects_Pipeline_2_fu_394_delay_buffer_we0,
      ram_reg_0_0_i_21_0 => ram_reg_0_0_i_24_n_2,
      ram_reg_1_31 => \empty_fu_24_reg_n_2_[0]\,
      ram_reg_1_31_0 => \empty_fu_24_reg_n_2_[1]\,
      ram_reg_1_31_1 => \empty_fu_24_reg_n_2_[2]\,
      ram_reg_1_31_10 => \empty_fu_24_reg_n_2_[11]\,
      ram_reg_1_31_11 => \empty_fu_24_reg_n_2_[12]\,
      ram_reg_1_31_12 => \empty_fu_24_reg_n_2_[13]\,
      ram_reg_1_31_13 => \empty_fu_24_reg_n_2_[14]\,
      ram_reg_1_31_14 => \empty_fu_24_reg_n_2_[15]\,
      ram_reg_1_31_2 => \empty_fu_24_reg_n_2_[3]\,
      ram_reg_1_31_3 => \empty_fu_24_reg_n_2_[4]\,
      ram_reg_1_31_4 => \empty_fu_24_reg_n_2_[5]\,
      ram_reg_1_31_5 => \empty_fu_24_reg_n_2_[6]\,
      ram_reg_1_31_6 => \empty_fu_24_reg_n_2_[7]\,
      ram_reg_1_31_7 => \empty_fu_24_reg_n_2_[8]\,
      ram_reg_1_31_8 => \empty_fu_24_reg_n_2_[9]\,
      ram_reg_1_31_9 => \empty_fu_24_reg_n_2_[10]\,
      ram_reg_1_5 => ram_reg_0_0_i_22_n_2,
      ram_reg_1_8(15 downto 0) => ram_reg_1_8(15 downto 0),
      ram_reg_1_8_0(15 downto 0) => ram_reg_1_8_0(15 downto 0),
      tmp_2_reg_1147 => tmp_2_reg_1147
    );
ram_reg_0_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[3]\,
      I1 => \empty_fu_24_reg_n_2_[9]\,
      I2 => \empty_fu_24_reg_n_2_[2]\,
      I3 => \empty_fu_24_reg_n_2_[6]\,
      O => ram_reg_0_0_i_22_n_2
    );
ram_reg_0_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \empty_fu_24_reg_n_2_[8]\,
      I1 => \empty_fu_24_reg_n_2_[12]\,
      I2 => \empty_fu_24_reg_n_2_[1]\,
      I3 => \empty_fu_24_reg_n_2_[5]\,
      O => ram_reg_0_0_i_24_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_LPF_Loop is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln141_reg_275_reg[5]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \empty_36_reg_1287_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_fu_54_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_4_reg_1275_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    compression_buffer_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \r_V_2_reg_291_reg[33]_0\ : in STD_LOGIC;
    sub_ln1319_fu_164_p2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    lpf_coefficients_V_q0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \empty_37_reg_333_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_37_reg_333_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_37_reg_333_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_reg_1127 : in STD_LOGIC;
    \empty_37_reg_333_reg[31]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_37_reg_333_reg[2]\ : in STD_LOGIC;
    compression_max_threshold_read_reg_1103 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    start0_reg_i_3_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    compression_min_threshold_read_reg_1108 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    and_ln159_1_reg_1315 : in STD_LOGIC;
    \tmp_int_4_reg_349_reg[0]\ : in STD_LOGIC;
    icmp_ln160_reg_1311 : in STD_LOGIC;
    tmp_1_reg_1138 : in STD_LOGIC;
    ret_V_19_fu_869_p3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ret_V_18_fu_901_p3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_int_4_reg_349_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_37_reg_333_reg[2]_0\ : in STD_LOGIC;
    \empty_37_reg_333_reg[31]_3\ : in STD_LOGIC;
    grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg : in STD_LOGIC;
    \empty_fu_54_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_LPF_Loop : entity is "guitar_effects_guitar_effects_Pipeline_LPF_Loop";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_LPF_Loop;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_LPF_Loop is
  signal A : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln141_fu_120_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln141_reg_275 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^add_ln141_reg_275_reg[5]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ap_CS_fsm[32]_i_2_n_2\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \empty_37_reg_333[0]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[10]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[11]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[12]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[13]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[14]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[15]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[16]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[17]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[18]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[19]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[1]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[20]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[21]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[22]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[23]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[24]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[25]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[26]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[27]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[28]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[29]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[30]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[31]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[31]_i_3_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[31]_i_5_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[3]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[3]_i_3_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[4]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[5]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[6]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[7]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[8]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[9]_i_2_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_12_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_13_n_2\ : STD_LOGIC;
  signal \empty_fu_54[0]_i_14_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_10_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[12]_i_10_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_10_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[16]_i_10_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_10_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[20]_i_10_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[24]_i_10_n_5\ : STD_LOGIC;
  signal \^empty_fu_54_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \empty_fu_54_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_10_n_2\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \empty_fu_54_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal i_fu_580 : STD_LOGIC;
  signal \i_fu_58[7]_i_3_n_2\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_fu_58_reg_n_2_[7]\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_29_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_30_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_31_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_32_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_33_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_34_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_35_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_36_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal icmp_ln159_1_fu_772_p2 : STD_LOGIC;
  signal icmp_ln159_fu_767_p2 : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_10_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_13_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_14_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_15_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_16_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_23_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_25_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_27_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_28_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_29_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_30_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_31_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_32_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_33_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_34_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_35_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_36_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_4_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_6_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_7_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_8_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311[0]_i_9_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln160_reg_1311_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \^p_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q0[0]_i_2_n_2\ : STD_LOGIC;
  signal r_V_2_reg_291 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal ram_reg_i_43_n_2 : STD_LOGIC;
  signal ram_reg_i_53_n_2 : STD_LOGIC;
  signal start0_i_10_n_2 : STD_LOGIC;
  signal start0_i_11_n_2 : STD_LOGIC;
  signal start0_i_12_n_2 : STD_LOGIC;
  signal start0_i_14_n_2 : STD_LOGIC;
  signal start0_i_15_n_2 : STD_LOGIC;
  signal start0_i_16_n_2 : STD_LOGIC;
  signal start0_i_17_n_2 : STD_LOGIC;
  signal start0_i_18_n_2 : STD_LOGIC;
  signal start0_i_19_n_2 : STD_LOGIC;
  signal start0_i_20_n_2 : STD_LOGIC;
  signal start0_i_21_n_2 : STD_LOGIC;
  signal start0_i_23_n_2 : STD_LOGIC;
  signal start0_i_24_n_2 : STD_LOGIC;
  signal start0_i_25_n_2 : STD_LOGIC;
  signal start0_i_26_n_2 : STD_LOGIC;
  signal start0_i_27_n_2 : STD_LOGIC;
  signal start0_i_28_n_2 : STD_LOGIC;
  signal start0_i_29_n_2 : STD_LOGIC;
  signal start0_i_30_n_2 : STD_LOGIC;
  signal start0_i_32_n_2 : STD_LOGIC;
  signal start0_i_33_n_2 : STD_LOGIC;
  signal start0_i_34_n_2 : STD_LOGIC;
  signal start0_i_35_n_2 : STD_LOGIC;
  signal start0_i_36_n_2 : STD_LOGIC;
  signal start0_i_37_n_2 : STD_LOGIC;
  signal start0_i_38_n_2 : STD_LOGIC;
  signal start0_i_39_n_2 : STD_LOGIC;
  signal start0_i_41_n_2 : STD_LOGIC;
  signal start0_i_42_n_2 : STD_LOGIC;
  signal start0_i_43_n_2 : STD_LOGIC;
  signal start0_i_44_n_2 : STD_LOGIC;
  signal start0_i_45_n_2 : STD_LOGIC;
  signal start0_i_46_n_2 : STD_LOGIC;
  signal start0_i_47_n_2 : STD_LOGIC;
  signal start0_i_48_n_2 : STD_LOGIC;
  signal start0_i_50_n_2 : STD_LOGIC;
  signal start0_i_51_n_2 : STD_LOGIC;
  signal start0_i_52_n_2 : STD_LOGIC;
  signal start0_i_53_n_2 : STD_LOGIC;
  signal start0_i_54_n_2 : STD_LOGIC;
  signal start0_i_55_n_2 : STD_LOGIC;
  signal start0_i_56_n_2 : STD_LOGIC;
  signal start0_i_57_n_2 : STD_LOGIC;
  signal start0_i_58_n_2 : STD_LOGIC;
  signal start0_i_59_n_2 : STD_LOGIC;
  signal start0_i_5_n_2 : STD_LOGIC;
  signal start0_i_60_n_2 : STD_LOGIC;
  signal start0_i_61_n_2 : STD_LOGIC;
  signal start0_i_62_n_2 : STD_LOGIC;
  signal start0_i_63_n_2 : STD_LOGIC;
  signal start0_i_64_n_2 : STD_LOGIC;
  signal start0_i_65_n_2 : STD_LOGIC;
  signal start0_i_66_n_2 : STD_LOGIC;
  signal start0_i_67_n_2 : STD_LOGIC;
  signal start0_i_68_n_2 : STD_LOGIC;
  signal start0_i_69_n_2 : STD_LOGIC;
  signal start0_i_6_n_2 : STD_LOGIC;
  signal start0_i_70_n_2 : STD_LOGIC;
  signal start0_i_71_n_2 : STD_LOGIC;
  signal start0_i_72_n_2 : STD_LOGIC;
  signal start0_i_73_n_2 : STD_LOGIC;
  signal start0_i_7_n_2 : STD_LOGIC;
  signal start0_i_8_n_2 : STD_LOGIC;
  signal start0_i_9_n_2 : STD_LOGIC;
  signal start0_reg_i_13_n_2 : STD_LOGIC;
  signal start0_reg_i_13_n_3 : STD_LOGIC;
  signal start0_reg_i_13_n_4 : STD_LOGIC;
  signal start0_reg_i_13_n_5 : STD_LOGIC;
  signal start0_reg_i_22_n_2 : STD_LOGIC;
  signal start0_reg_i_22_n_3 : STD_LOGIC;
  signal start0_reg_i_22_n_4 : STD_LOGIC;
  signal start0_reg_i_22_n_5 : STD_LOGIC;
  signal start0_reg_i_2_n_3 : STD_LOGIC;
  signal start0_reg_i_2_n_4 : STD_LOGIC;
  signal start0_reg_i_2_n_5 : STD_LOGIC;
  signal start0_reg_i_31_n_2 : STD_LOGIC;
  signal start0_reg_i_31_n_3 : STD_LOGIC;
  signal start0_reg_i_31_n_4 : STD_LOGIC;
  signal start0_reg_i_31_n_5 : STD_LOGIC;
  signal start0_reg_i_3_n_3 : STD_LOGIC;
  signal start0_reg_i_3_n_4 : STD_LOGIC;
  signal start0_reg_i_3_n_5 : STD_LOGIC;
  signal start0_reg_i_40_n_2 : STD_LOGIC;
  signal start0_reg_i_40_n_3 : STD_LOGIC;
  signal start0_reg_i_40_n_4 : STD_LOGIC;
  signal start0_reg_i_40_n_5 : STD_LOGIC;
  signal start0_reg_i_49_n_2 : STD_LOGIC;
  signal start0_reg_i_49_n_3 : STD_LOGIC;
  signal start0_reg_i_49_n_4 : STD_LOGIC;
  signal start0_reg_i_49_n_5 : STD_LOGIC;
  signal start0_reg_i_4_n_2 : STD_LOGIC;
  signal start0_reg_i_4_n_3 : STD_LOGIC;
  signal start0_reg_i_4_n_4 : STD_LOGIC;
  signal start0_reg_i_4_n_5 : STD_LOGIC;
  signal tmp_1_reg_296 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \tmp_int_4_reg_349[31]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349[31]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349[31]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349[31]_i_8_n_2\ : STD_LOGIC;
  signal trunc_ln1049_reg_301 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_fu_54_reg[24]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln149_reg_1307_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln149_reg_1307_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln149_reg_1307_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln149_reg_1307_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln160_reg_1311_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln160_reg_1311_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln160_reg_1311_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln160_reg_1311_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_40_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_start0_reg_i_49_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_reg_1307_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_reg_1307_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_reg_1307_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln149_reg_1307_reg[0]_i_20\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln160_reg_1311_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln160_reg_1311_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln160_reg_1311_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln160_reg_1311_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of start0_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \start0_i_1__0\ : label is "soft_lutpair112";
  attribute COMPARATOR_THRESHOLD of start0_reg_i_13 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_22 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_31 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_4 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_40 : label is 11;
  attribute COMPARATOR_THRESHOLD of start0_reg_i_49 : label is 11;
begin
  CO(0) <= \^co\(0);
  \add_ln141_reg_275_reg[5]_0\(4 downto 0) <= \^add_ln141_reg_275_reg[5]_0\(4 downto 0);
  \empty_fu_54_reg[30]_0\(0) <= \^empty_fu_54_reg[30]_0\(0);
  p_out(31 downto 0) <= \^p_out\(31 downto 0);
\add_ln141_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(0),
      Q => \^add_ln141_reg_275_reg[5]_0\(0),
      R => '0'
    );
\add_ln141_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(1),
      Q => \^add_ln141_reg_275_reg[5]_0\(1),
      R => '0'
    );
\add_ln141_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(2),
      Q => \^add_ln141_reg_275_reg[5]_0\(2),
      R => '0'
    );
\add_ln141_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(3),
      Q => add_ln141_reg_275(3),
      R => '0'
    );
\add_ln141_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(4),
      Q => \^add_ln141_reg_275_reg[5]_0\(3),
      R => '0'
    );
\add_ln141_reg_275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(5),
      Q => \^add_ln141_reg_275_reg[5]_0\(4),
      R => '0'
    );
\add_ln141_reg_275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => add_ln141_reg_275(6),
      R => '0'
    );
\add_ln141_reg_275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln141_fu_120_p2(7),
      Q => add_ln141_reg_275(7),
      R => '0'
    );
\and_ln159_1_reg_1315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00008000"
    )
        port map (
      I0 => icmp_ln159_1_fu_772_p2,
      I1 => icmp_ln159_fu_767_p2,
      I2 => \^empty_fu_54_reg[30]_0\(0),
      I3 => Q(4),
      I4 => \^co\(0),
      I5 => and_ln159_1_reg_1315,
      O => \ap_CS_fsm_reg[9]\
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF55553330"
    )
        port map (
      I0 => tmp_1_reg_1138,
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(5),
      I4 => Q(1),
      I5 => \ap_CS_fsm[32]_i_2_n_2\,
      O => D(3)
    );
\ap_CS_fsm[32]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57770000"
    )
        port map (
      I0 => \^empty_fu_54_reg[30]_0\(0),
      I1 => \^co\(0),
      I2 => icmp_ln159_fu_767_p2,
      I3 => icmp_ln159_1_fu_772_p2,
      I4 => Q(4),
      O => \ap_CS_fsm[32]_i_2_n_2\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_fu_580,
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\empty_37_reg_333[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(0),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(0),
      I4 => \empty_37_reg_333[0]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(0)
    );
\empty_37_reg_333[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(0),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(0),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[0]_i_2_n_2\
    );
\empty_37_reg_333[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(9),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(10),
      I4 => \empty_37_reg_333[10]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(10)
    );
\empty_37_reg_333[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(10),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(9),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[10]_i_2_n_2\
    );
\empty_37_reg_333[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(10),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(11),
      I4 => \empty_37_reg_333[11]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(11)
    );
\empty_37_reg_333[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(11),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(10),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[11]_i_2_n_2\
    );
\empty_37_reg_333[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(11),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(12),
      I4 => \empty_37_reg_333[12]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(12)
    );
\empty_37_reg_333[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(12),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(11),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[12]_i_2_n_2\
    );
\empty_37_reg_333[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(12),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(13),
      I4 => \empty_37_reg_333[13]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(13)
    );
\empty_37_reg_333[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(13),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(12),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[13]_i_2_n_2\
    );
\empty_37_reg_333[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(13),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(14),
      I4 => \empty_37_reg_333[14]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(14)
    );
\empty_37_reg_333[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(14),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(13),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[14]_i_2_n_2\
    );
\empty_37_reg_333[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(14),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(15),
      I4 => \empty_37_reg_333[15]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(15)
    );
\empty_37_reg_333[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(15),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(14),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[15]_i_2_n_2\
    );
\empty_37_reg_333[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(15),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(16),
      I4 => \empty_37_reg_333[16]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(16)
    );
\empty_37_reg_333[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(16),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(15),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[16]_i_2_n_2\
    );
\empty_37_reg_333[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(16),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(17),
      I4 => \empty_37_reg_333[17]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(17)
    );
\empty_37_reg_333[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(17),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(16),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[17]_i_2_n_2\
    );
\empty_37_reg_333[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(17),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(18),
      I4 => \empty_37_reg_333[18]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(18)
    );
\empty_37_reg_333[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(18),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(17),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[18]_i_2_n_2\
    );
\empty_37_reg_333[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(18),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(19),
      I4 => \empty_37_reg_333[19]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(19)
    );
\empty_37_reg_333[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(19),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(18),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[19]_i_2_n_2\
    );
\empty_37_reg_333[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(1),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(1),
      I4 => \empty_37_reg_333[1]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(1)
    );
\empty_37_reg_333[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(1),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(1),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[1]_i_2_n_2\
    );
\empty_37_reg_333[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(19),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(20),
      I4 => \empty_37_reg_333[20]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(20)
    );
\empty_37_reg_333[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(20),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(19),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[20]_i_2_n_2\
    );
\empty_37_reg_333[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(20),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(21),
      I4 => \empty_37_reg_333[21]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(21)
    );
\empty_37_reg_333[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(21),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(20),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[21]_i_2_n_2\
    );
\empty_37_reg_333[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(21),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(22),
      I4 => \empty_37_reg_333[22]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(22)
    );
\empty_37_reg_333[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(22),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(21),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[22]_i_2_n_2\
    );
\empty_37_reg_333[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(22),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(23),
      I4 => \empty_37_reg_333[23]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(23)
    );
\empty_37_reg_333[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(23),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(22),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[23]_i_2_n_2\
    );
\empty_37_reg_333[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(23),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(24),
      I4 => \empty_37_reg_333[24]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(24)
    );
\empty_37_reg_333[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(24),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(23),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[24]_i_2_n_2\
    );
\empty_37_reg_333[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(24),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(25),
      I4 => \empty_37_reg_333[25]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(25)
    );
\empty_37_reg_333[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(25),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(24),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[25]_i_2_n_2\
    );
\empty_37_reg_333[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(25),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(26),
      I4 => \empty_37_reg_333[26]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(26)
    );
\empty_37_reg_333[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(26),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(25),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[26]_i_2_n_2\
    );
\empty_37_reg_333[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(26),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(27),
      I4 => \empty_37_reg_333[27]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(27)
    );
\empty_37_reg_333[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(27),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(26),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[27]_i_2_n_2\
    );
\empty_37_reg_333[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(27),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(28),
      I4 => \empty_37_reg_333[28]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(28)
    );
\empty_37_reg_333[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(28),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(27),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[28]_i_2_n_2\
    );
\empty_37_reg_333[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(28),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(29),
      I4 => \empty_37_reg_333[29]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(29)
    );
\empty_37_reg_333[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(29),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(28),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[29]_i_2_n_2\
    );
\empty_37_reg_333[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8FFD8FFFFFFD8"
    )
        port map (
      I0 => \empty_37_reg_333_reg[2]_0\,
      I1 => \empty_37_reg_333_reg[31]_0\(2),
      I2 => \empty_37_reg_333_reg[31]_1\(2),
      I3 => \ap_CS_fsm[32]_i_2_n_2\,
      I4 => Q(6),
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_36_reg_1287_reg[31]\(2)
    );
\empty_37_reg_333[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(29),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(30),
      I4 => \empty_37_reg_333[30]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(30)
    );
\empty_37_reg_333[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(30),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(29),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[30]_i_2_n_2\
    );
\empty_37_reg_333[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(30),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(31),
      I4 => \empty_37_reg_333[31]_i_3_n_2\,
      O => \empty_36_reg_1287_reg[31]\(31)
    );
\empty_37_reg_333[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CF0000"
    )
        port map (
      I0 => Q(6),
      I1 => tmp_1_reg_1138,
      I2 => Q(1),
      I3 => \empty_37_reg_333_reg[31]_3\,
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      O => \empty_37_reg_333[31]_i_2_n_2\
    );
\empty_37_reg_333[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(31),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(30),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[31]_i_3_n_2\
    );
\empty_37_reg_333[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDD5555"
    )
        port map (
      I0 => Q(4),
      I1 => \^co\(0),
      I2 => icmp_ln159_fu_767_p2,
      I3 => icmp_ln159_1_fu_772_p2,
      I4 => \^empty_fu_54_reg[30]_0\(0),
      I5 => \empty_37_reg_333_reg[2]_0\,
      O => \empty_37_reg_333[31]_i_5_n_2\
    );
\empty_37_reg_333[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(2),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(3),
      I4 => \empty_37_reg_333[3]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(3)
    );
\empty_37_reg_333[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFA8A8A8"
    )
        port map (
      I0 => \empty_37_reg_333[31]_i_5_n_2\,
      I1 => \empty_37_reg_333_reg[31]_1\(3),
      I2 => tmp_reg_1127,
      I3 => \empty_37_reg_333_reg[31]_2\(2),
      I4 => \empty_37_reg_333[3]_i_3_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[3]_i_2_n_2\
    );
\empty_37_reg_333[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD555500000000"
    )
        port map (
      I0 => Q(4),
      I1 => \^co\(0),
      I2 => icmp_ln159_fu_767_p2,
      I3 => icmp_ln159_1_fu_772_p2,
      I4 => \^empty_fu_54_reg[30]_0\(0),
      I5 => Q(6),
      O => \empty_37_reg_333[3]_i_3_n_2\
    );
\empty_37_reg_333[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(3),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(4),
      I4 => \empty_37_reg_333[4]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(4)
    );
\empty_37_reg_333[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(4),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(3),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[4]_i_2_n_2\
    );
\empty_37_reg_333[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(4),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(5),
      I4 => \empty_37_reg_333[5]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(5)
    );
\empty_37_reg_333[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(5),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(4),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[5]_i_2_n_2\
    );
\empty_37_reg_333[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(5),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(6),
      I4 => \empty_37_reg_333[6]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(6)
    );
\empty_37_reg_333[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(6),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(5),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[6]_i_2_n_2\
    );
\empty_37_reg_333[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(6),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(7),
      I4 => \empty_37_reg_333[7]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(7)
    );
\empty_37_reg_333[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(7),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(6),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[7]_i_2_n_2\
    );
\empty_37_reg_333[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(7),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(8),
      I4 => \empty_37_reg_333[8]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(8)
    );
\empty_37_reg_333[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(8),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(7),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[8]_i_2_n_2\
    );
\empty_37_reg_333[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]\(8),
      I1 => \ap_CS_fsm[32]_i_2_n_2\,
      I2 => \empty_37_reg_333[31]_i_2_n_2\,
      I3 => \empty_37_reg_333_reg[31]_0\(9),
      I4 => \empty_37_reg_333[9]_i_2_n_2\,
      O => \empty_36_reg_1287_reg[31]\(9)
    );
\empty_37_reg_333[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => \empty_37_reg_333_reg[31]_1\(9),
      I1 => \empty_37_reg_333[31]_i_5_n_2\,
      I2 => \empty_37_reg_333_reg[31]_2\(8),
      I3 => Q(6),
      I4 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I5 => \empty_37_reg_333_reg[2]\,
      O => \empty_37_reg_333[9]_i_2_n_2\
    );
\empty_fu_54[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FD0"
    )
        port map (
      I0 => \empty_fu_54[0]_i_13_n_2\,
      I1 => \empty_fu_54[0]_i_14_n_2\,
      I2 => r_V_2_reg_291(33),
      I3 => tmp_1_reg_296(0),
      O => \empty_fu_54[0]_i_12_n_2\
    );
\empty_fu_54[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1049_reg_301(3),
      I1 => trunc_ln1049_reg_301(1),
      I2 => trunc_ln1049_reg_301(7),
      I3 => trunc_ln1049_reg_301(4),
      O => \empty_fu_54[0]_i_13_n_2\
    );
\empty_fu_54[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln1049_reg_301(6),
      I1 => trunc_ln1049_reg_301(5),
      I2 => trunc_ln1049_reg_301(2),
      I3 => trunc_ln1049_reg_301(0),
      O => \empty_fu_54[0]_i_14_n_2\
    );
\empty_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^p_out\(0),
      R => '0'
    );
\empty_fu_54_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \empty_fu_54_reg[0]_i_11_n_2\,
      CO(2) => \empty_fu_54_reg[0]_i_11_n_3\,
      CO(1) => \empty_fu_54_reg[0]_i_11_n_4\,
      CO(0) => \empty_fu_54_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_1_reg_296(0),
      O(3 downto 0) => A(3 downto 0),
      S(3 downto 1) => tmp_1_reg_296(3 downto 1),
      S(0) => \empty_fu_54[0]_i_12_n_2\
    );
\empty_fu_54_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^p_out\(10),
      R => '0'
    );
\empty_fu_54_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^p_out\(11),
      R => '0'
    );
\empty_fu_54_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^p_out\(12),
      R => '0'
    );
\empty_fu_54_reg[12]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[8]_i_10_n_2\,
      CO(3) => \empty_fu_54_reg[12]_i_10_n_2\,
      CO(2) => \empty_fu_54_reg[12]_i_10_n_3\,
      CO(1) => \empty_fu_54_reg[12]_i_10_n_4\,
      CO(0) => \empty_fu_54_reg[12]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(15 downto 12),
      S(3 downto 0) => tmp_1_reg_296(15 downto 12)
    );
\empty_fu_54_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^p_out\(13),
      R => '0'
    );
\empty_fu_54_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^p_out\(14),
      R => '0'
    );
\empty_fu_54_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^p_out\(15),
      R => '0'
    );
\empty_fu_54_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^p_out\(16),
      R => '0'
    );
\empty_fu_54_reg[16]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[12]_i_10_n_2\,
      CO(3) => \empty_fu_54_reg[16]_i_10_n_2\,
      CO(2) => \empty_fu_54_reg[16]_i_10_n_3\,
      CO(1) => \empty_fu_54_reg[16]_i_10_n_4\,
      CO(0) => \empty_fu_54_reg[16]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(19 downto 16),
      S(3 downto 0) => tmp_1_reg_296(19 downto 16)
    );
\empty_fu_54_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^p_out\(17),
      R => '0'
    );
\empty_fu_54_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^p_out\(18),
      R => '0'
    );
\empty_fu_54_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^p_out\(19),
      R => '0'
    );
\empty_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^p_out\(1),
      R => '0'
    );
\empty_fu_54_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^p_out\(20),
      R => '0'
    );
\empty_fu_54_reg[20]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[16]_i_10_n_2\,
      CO(3) => \empty_fu_54_reg[20]_i_10_n_2\,
      CO(2) => \empty_fu_54_reg[20]_i_10_n_3\,
      CO(1) => \empty_fu_54_reg[20]_i_10_n_4\,
      CO(0) => \empty_fu_54_reg[20]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(23 downto 20),
      S(3 downto 0) => tmp_1_reg_296(23 downto 20)
    );
\empty_fu_54_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^p_out\(21),
      R => '0'
    );
\empty_fu_54_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^p_out\(22),
      R => '0'
    );
\empty_fu_54_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^p_out\(23),
      R => '0'
    );
\empty_fu_54_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^p_out\(24),
      R => '0'
    );
\empty_fu_54_reg[24]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[20]_i_10_n_2\,
      CO(3) => \NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \empty_fu_54_reg[24]_i_10_n_3\,
      CO(1) => \NLW_empty_fu_54_reg[24]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \empty_fu_54_reg[24]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => \NLW_empty_fu_54_reg[24]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => A(25 downto 24),
      S(3 downto 2) => B"01",
      S(1) => r_V_2_reg_291(33),
      S(0) => tmp_1_reg_296(24)
    );
\empty_fu_54_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^p_out\(25),
      R => '0'
    );
\empty_fu_54_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^p_out\(26),
      R => '0'
    );
\empty_fu_54_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^p_out\(27),
      R => '0'
    );
\empty_fu_54_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^p_out\(28),
      R => '0'
    );
\empty_fu_54_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^p_out\(29),
      R => '0'
    );
\empty_fu_54_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^p_out\(2),
      R => '0'
    );
\empty_fu_54_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^p_out\(30),
      R => '0'
    );
\empty_fu_54_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^p_out\(31),
      R => '0'
    );
\empty_fu_54_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^p_out\(3),
      R => '0'
    );
\empty_fu_54_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^p_out\(4),
      R => '0'
    );
\empty_fu_54_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[0]_i_11_n_2\,
      CO(3) => \empty_fu_54_reg[4]_i_10_n_2\,
      CO(2) => \empty_fu_54_reg[4]_i_10_n_3\,
      CO(1) => \empty_fu_54_reg[4]_i_10_n_4\,
      CO(0) => \empty_fu_54_reg[4]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(7 downto 4),
      S(3 downto 0) => tmp_1_reg_296(7 downto 4)
    );
\empty_fu_54_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^p_out\(5),
      R => '0'
    );
\empty_fu_54_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^p_out\(6),
      R => '0'
    );
\empty_fu_54_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^p_out\(7),
      R => '0'
    );
\empty_fu_54_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^p_out\(8),
      R => '0'
    );
\empty_fu_54_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \empty_fu_54_reg[4]_i_10_n_2\,
      CO(3) => \empty_fu_54_reg[8]_i_10_n_2\,
      CO(2) => \empty_fu_54_reg[8]_i_10_n_3\,
      CO(1) => \empty_fu_54_reg[8]_i_10_n_4\,
      CO(0) => \empty_fu_54_reg[8]_i_10_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => A(11 downto 8),
      S(3 downto 0) => tmp_1_reg_296(11 downto 8)
    );
\empty_fu_54_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_17,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^p_out\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_flow_control_loop_pipe_sequential_init
     port map (
      A(25 downto 0) => A(25 downto 0),
      CO(0) => \empty_fu_54_reg[24]_i_10_n_3\,
      D(1 downto 0) => D(1 downto 0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      Q(1 downto 0) => Q(3 downto 2),
      add_ln141_fu_120_p2(6) => add_ln141_fu_120_p2(7),
      add_ln141_fu_120_p2(5 downto 0) => add_ln141_fu_120_p2(5 downto 0),
      \add_ln141_reg_275_reg[1]\ => \i_fu_58_reg_n_2_[1]\,
      \add_ln141_reg_275_reg[1]_0\ => \i_fu_58_reg_n_2_[0]\,
      \add_ln141_reg_275_reg[2]\ => \i_fu_58_reg_n_2_[2]\,
      \add_ln141_reg_275_reg[3]\ => \i_fu_58_reg_n_2_[3]\,
      \add_ln141_reg_275_reg[4]\ => \i_fu_58_reg_n_2_[4]\,
      \add_ln141_reg_275_reg[7]\ => \i_fu_58_reg_n_2_[6]\,
      \add_ln141_reg_275_reg[7]_0\ => \i_fu_58_reg_n_2_[5]\,
      \add_ln141_reg_275_reg[7]_1\ => \i_fu_58_reg_n_2_[7]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter3_reg => flow_control_loop_pipe_sequential_init_U_n_17,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_loop_init_int_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      ap_loop_init_int_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      ap_loop_init_int_reg_4(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      ap_loop_init_int_reg_4(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      ap_loop_init_int_reg_4(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      ap_loop_init_int_reg_4(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_5(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_loop_init_int_reg_5(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      ap_loop_init_int_reg_5(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_loop_init_int_reg_5(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_loop_init_int_reg_6(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      ap_loop_init_int_reg_6(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      ap_loop_init_int_reg_6(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      ap_loop_init_int_reg_6(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_i_1(3 downto 0) => ap_sig_allocacmp_i_1(7 downto 4),
      \empty_fu_54_reg[11]\ => \^p_out\(8),
      \empty_fu_54_reg[11]_0\ => \^p_out\(9),
      \empty_fu_54_reg[11]_1\ => \^p_out\(10),
      \empty_fu_54_reg[11]_2\ => \^p_out\(11),
      \empty_fu_54_reg[15]\ => \^p_out\(12),
      \empty_fu_54_reg[15]_0\ => \^p_out\(13),
      \empty_fu_54_reg[15]_1\ => \^p_out\(14),
      \empty_fu_54_reg[15]_2\ => \^p_out\(15),
      \empty_fu_54_reg[19]\ => \^p_out\(16),
      \empty_fu_54_reg[19]_0\ => \^p_out\(17),
      \empty_fu_54_reg[19]_1\ => \^p_out\(18),
      \empty_fu_54_reg[19]_2\ => \^p_out\(19),
      \empty_fu_54_reg[23]\ => \^p_out\(20),
      \empty_fu_54_reg[23]_0\ => \^p_out\(21),
      \empty_fu_54_reg[23]_1\ => \^p_out\(22),
      \empty_fu_54_reg[23]_2\ => \^p_out\(23),
      \empty_fu_54_reg[27]\ => \^p_out\(24),
      \empty_fu_54_reg[27]_0\ => \^p_out\(25),
      \empty_fu_54_reg[27]_1\ => \^p_out\(26),
      \empty_fu_54_reg[27]_2\ => \^p_out\(27),
      \empty_fu_54_reg[31]\ => \^p_out\(31),
      \empty_fu_54_reg[31]_0\(31 downto 0) => \empty_fu_54_reg[31]_0\(31 downto 0),
      \empty_fu_54_reg[31]_1\ => \^p_out\(28),
      \empty_fu_54_reg[31]_2\ => \^p_out\(29),
      \empty_fu_54_reg[31]_3\ => \^p_out\(30),
      \empty_fu_54_reg[3]\ => \^p_out\(0),
      \empty_fu_54_reg[3]_0\ => \^p_out\(1),
      \empty_fu_54_reg[3]_1\ => \^p_out\(2),
      \empty_fu_54_reg[3]_2\ => \^p_out\(3),
      \empty_fu_54_reg[7]\ => \^p_out\(4),
      \empty_fu_54_reg[7]_0\ => \^p_out\(5),
      \empty_fu_54_reg[7]_1\ => \^p_out\(6),
      \empty_fu_54_reg[7]_2\ => \^p_out\(7),
      grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_ready,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg => \i_fu_58[7]_i_3_n_2\,
      i_fu_580 => i_fu_580,
      \i_fu_58_reg[6]\ => flow_control_loop_pipe_sequential_init_U_n_4
    );
\i_1_reg_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(4),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(4),
      R => '0'
    );
\i_1_reg_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(5),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(5),
      R => '0'
    );
\i_1_reg_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(6),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(6),
      R => '0'
    );
\i_1_reg_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_i_1(7),
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(7),
      R => '0'
    );
\i_fu_58[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \i_fu_58_reg_n_2_[0]\,
      I1 => \i_fu_58_reg_n_2_[1]\,
      I2 => \i_fu_58_reg_n_2_[5]\,
      I3 => \i_fu_58_reg_n_2_[4]\,
      I4 => \i_fu_58_reg_n_2_[2]\,
      I5 => \i_fu_58_reg_n_2_[7]\,
      O => \i_fu_58[7]_i_3_n_2\
    );
\i_fu_58_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(0),
      Q => \i_fu_58_reg_n_2_[0]\,
      R => '0'
    );
\i_fu_58_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(1),
      Q => \i_fu_58_reg_n_2_[1]\,
      R => '0'
    );
\i_fu_58_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(2),
      Q => \i_fu_58_reg_n_2_[2]\,
      R => '0'
    );
\i_fu_58_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(3),
      Q => \i_fu_58_reg_n_2_[3]\,
      R => '0'
    );
\i_fu_58_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(4),
      Q => \i_fu_58_reg_n_2_[4]\,
      R => '0'
    );
\i_fu_58_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(5),
      Q => \i_fu_58_reg_n_2_[5]\,
      R => '0'
    );
\i_fu_58_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_58_reg_n_2_[6]\,
      R => '0'
    );
\i_fu_58_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_580,
      D => add_ln141_fu_120_p2(7),
      Q => \i_fu_58_reg_n_2_[7]\,
      R => '0'
    );
\icmp_ln149_reg_1307[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(25),
      I1 => \^p_out\(25),
      I2 => compression_max_threshold_read_reg_1103(24),
      I3 => \^p_out\(24),
      O => \icmp_ln149_reg_1307[0]_i_10_n_2\
    );
\icmp_ln149_reg_1307[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(23),
      I1 => compression_max_threshold_read_reg_1103(23),
      I2 => \^p_out\(22),
      I3 => compression_max_threshold_read_reg_1103(22),
      O => \icmp_ln149_reg_1307[0]_i_12_n_2\
    );
\icmp_ln149_reg_1307[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(21),
      I1 => compression_max_threshold_read_reg_1103(21),
      I2 => \^p_out\(20),
      I3 => compression_max_threshold_read_reg_1103(20),
      O => \icmp_ln149_reg_1307[0]_i_13_n_2\
    );
\icmp_ln149_reg_1307[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(19),
      I1 => compression_max_threshold_read_reg_1103(19),
      I2 => \^p_out\(18),
      I3 => compression_max_threshold_read_reg_1103(18),
      O => \icmp_ln149_reg_1307[0]_i_14_n_2\
    );
\icmp_ln149_reg_1307[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(17),
      I1 => compression_max_threshold_read_reg_1103(17),
      I2 => \^p_out\(16),
      I3 => compression_max_threshold_read_reg_1103(16),
      O => \icmp_ln149_reg_1307[0]_i_15_n_2\
    );
\icmp_ln149_reg_1307[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(23),
      I1 => \^p_out\(23),
      I2 => compression_max_threshold_read_reg_1103(22),
      I3 => \^p_out\(22),
      O => \icmp_ln149_reg_1307[0]_i_16_n_2\
    );
\icmp_ln149_reg_1307[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(21),
      I1 => \^p_out\(21),
      I2 => compression_max_threshold_read_reg_1103(20),
      I3 => \^p_out\(20),
      O => \icmp_ln149_reg_1307[0]_i_17_n_2\
    );
\icmp_ln149_reg_1307[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(19),
      I1 => \^p_out\(19),
      I2 => compression_max_threshold_read_reg_1103(18),
      I3 => \^p_out\(18),
      O => \icmp_ln149_reg_1307[0]_i_18_n_2\
    );
\icmp_ln149_reg_1307[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(17),
      I1 => \^p_out\(17),
      I2 => compression_max_threshold_read_reg_1103(16),
      I3 => \^p_out\(16),
      O => \icmp_ln149_reg_1307[0]_i_19_n_2\
    );
\icmp_ln149_reg_1307[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(15),
      I1 => compression_max_threshold_read_reg_1103(15),
      I2 => \^p_out\(14),
      I3 => compression_max_threshold_read_reg_1103(14),
      O => \icmp_ln149_reg_1307[0]_i_21_n_2\
    );
\icmp_ln149_reg_1307[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(13),
      I1 => compression_max_threshold_read_reg_1103(13),
      I2 => \^p_out\(12),
      I3 => compression_max_threshold_read_reg_1103(12),
      O => \icmp_ln149_reg_1307[0]_i_22_n_2\
    );
\icmp_ln149_reg_1307[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(11),
      I1 => compression_max_threshold_read_reg_1103(11),
      I2 => \^p_out\(10),
      I3 => compression_max_threshold_read_reg_1103(10),
      O => \icmp_ln149_reg_1307[0]_i_23_n_2\
    );
\icmp_ln149_reg_1307[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(9),
      I1 => compression_max_threshold_read_reg_1103(9),
      I2 => \^p_out\(8),
      I3 => compression_max_threshold_read_reg_1103(8),
      O => \icmp_ln149_reg_1307[0]_i_24_n_2\
    );
\icmp_ln149_reg_1307[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(15),
      I1 => \^p_out\(15),
      I2 => compression_max_threshold_read_reg_1103(14),
      I3 => \^p_out\(14),
      O => \icmp_ln149_reg_1307[0]_i_25_n_2\
    );
\icmp_ln149_reg_1307[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(13),
      I1 => \^p_out\(13),
      I2 => compression_max_threshold_read_reg_1103(12),
      I3 => \^p_out\(12),
      O => \icmp_ln149_reg_1307[0]_i_26_n_2\
    );
\icmp_ln149_reg_1307[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(11),
      I1 => \^p_out\(11),
      I2 => compression_max_threshold_read_reg_1103(10),
      I3 => \^p_out\(10),
      O => \icmp_ln149_reg_1307[0]_i_27_n_2\
    );
\icmp_ln149_reg_1307[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(9),
      I1 => \^p_out\(9),
      I2 => compression_max_threshold_read_reg_1103(8),
      I3 => \^p_out\(8),
      O => \icmp_ln149_reg_1307[0]_i_28_n_2\
    );
\icmp_ln149_reg_1307[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(7),
      I1 => compression_max_threshold_read_reg_1103(7),
      I2 => \^p_out\(6),
      I3 => compression_max_threshold_read_reg_1103(6),
      O => \icmp_ln149_reg_1307[0]_i_29_n_2\
    );
\icmp_ln149_reg_1307[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(31),
      I1 => \^p_out\(31),
      I2 => \^p_out\(30),
      I3 => compression_max_threshold_read_reg_1103(30),
      O => \icmp_ln149_reg_1307[0]_i_3_n_2\
    );
\icmp_ln149_reg_1307[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(5),
      I1 => compression_max_threshold_read_reg_1103(5),
      I2 => \^p_out\(4),
      I3 => compression_max_threshold_read_reg_1103(4),
      O => \icmp_ln149_reg_1307[0]_i_30_n_2\
    );
\icmp_ln149_reg_1307[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(3),
      I1 => compression_max_threshold_read_reg_1103(3),
      I2 => \^p_out\(2),
      I3 => compression_max_threshold_read_reg_1103(2),
      O => \icmp_ln149_reg_1307[0]_i_31_n_2\
    );
\icmp_ln149_reg_1307[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(1),
      I1 => compression_max_threshold_read_reg_1103(1),
      I2 => \^p_out\(0),
      I3 => compression_max_threshold_read_reg_1103(0),
      O => \icmp_ln149_reg_1307[0]_i_32_n_2\
    );
\icmp_ln149_reg_1307[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(7),
      I1 => \^p_out\(7),
      I2 => compression_max_threshold_read_reg_1103(6),
      I3 => \^p_out\(6),
      O => \icmp_ln149_reg_1307[0]_i_33_n_2\
    );
\icmp_ln149_reg_1307[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(5),
      I1 => \^p_out\(5),
      I2 => compression_max_threshold_read_reg_1103(4),
      I3 => \^p_out\(4),
      O => \icmp_ln149_reg_1307[0]_i_34_n_2\
    );
\icmp_ln149_reg_1307[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(3),
      I1 => \^p_out\(3),
      I2 => compression_max_threshold_read_reg_1103(2),
      I3 => \^p_out\(2),
      O => \icmp_ln149_reg_1307[0]_i_35_n_2\
    );
\icmp_ln149_reg_1307[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(1),
      I1 => \^p_out\(1),
      I2 => compression_max_threshold_read_reg_1103(0),
      I3 => \^p_out\(0),
      O => \icmp_ln149_reg_1307[0]_i_36_n_2\
    );
\icmp_ln149_reg_1307[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(29),
      I1 => compression_max_threshold_read_reg_1103(29),
      I2 => \^p_out\(28),
      I3 => compression_max_threshold_read_reg_1103(28),
      O => \icmp_ln149_reg_1307[0]_i_4_n_2\
    );
\icmp_ln149_reg_1307[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(27),
      I1 => compression_max_threshold_read_reg_1103(27),
      I2 => \^p_out\(26),
      I3 => compression_max_threshold_read_reg_1103(26),
      O => \icmp_ln149_reg_1307[0]_i_5_n_2\
    );
\icmp_ln149_reg_1307[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(25),
      I1 => compression_max_threshold_read_reg_1103(25),
      I2 => \^p_out\(24),
      I3 => compression_max_threshold_read_reg_1103(24),
      O => \icmp_ln149_reg_1307[0]_i_6_n_2\
    );
\icmp_ln149_reg_1307[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(31),
      I1 => \^p_out\(31),
      I2 => compression_max_threshold_read_reg_1103(30),
      I3 => \^p_out\(30),
      O => \icmp_ln149_reg_1307[0]_i_7_n_2\
    );
\icmp_ln149_reg_1307[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(29),
      I1 => \^p_out\(29),
      I2 => compression_max_threshold_read_reg_1103(28),
      I3 => \^p_out\(28),
      O => \icmp_ln149_reg_1307[0]_i_8_n_2\
    );
\icmp_ln149_reg_1307[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_max_threshold_read_reg_1103(27),
      I1 => \^p_out\(27),
      I2 => compression_max_threshold_read_reg_1103(26),
      I3 => \^p_out\(26),
      O => \icmp_ln149_reg_1307[0]_i_9_n_2\
    );
\icmp_ln149_reg_1307_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln149_reg_1307_reg[0]_i_2_n_2\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln149_reg_1307_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln149_reg_1307_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln149_reg_1307_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln149_reg_1307[0]_i_3_n_2\,
      DI(2) => \icmp_ln149_reg_1307[0]_i_4_n_2\,
      DI(1) => \icmp_ln149_reg_1307[0]_i_5_n_2\,
      DI(0) => \icmp_ln149_reg_1307[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_icmp_ln149_reg_1307_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln149_reg_1307[0]_i_7_n_2\,
      S(2) => \icmp_ln149_reg_1307[0]_i_8_n_2\,
      S(1) => \icmp_ln149_reg_1307[0]_i_9_n_2\,
      S(0) => \icmp_ln149_reg_1307[0]_i_10_n_2\
    );
\icmp_ln149_reg_1307_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln149_reg_1307_reg[0]_i_20_n_2\,
      CO(3) => \icmp_ln149_reg_1307_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln149_reg_1307_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln149_reg_1307_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln149_reg_1307_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln149_reg_1307[0]_i_21_n_2\,
      DI(2) => \icmp_ln149_reg_1307[0]_i_22_n_2\,
      DI(1) => \icmp_ln149_reg_1307[0]_i_23_n_2\,
      DI(0) => \icmp_ln149_reg_1307[0]_i_24_n_2\,
      O(3 downto 0) => \NLW_icmp_ln149_reg_1307_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln149_reg_1307[0]_i_25_n_2\,
      S(2) => \icmp_ln149_reg_1307[0]_i_26_n_2\,
      S(1) => \icmp_ln149_reg_1307[0]_i_27_n_2\,
      S(0) => \icmp_ln149_reg_1307[0]_i_28_n_2\
    );
\icmp_ln149_reg_1307_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln149_reg_1307_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln149_reg_1307_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln149_reg_1307_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln149_reg_1307_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln149_reg_1307_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln149_reg_1307[0]_i_12_n_2\,
      DI(2) => \icmp_ln149_reg_1307[0]_i_13_n_2\,
      DI(1) => \icmp_ln149_reg_1307[0]_i_14_n_2\,
      DI(0) => \icmp_ln149_reg_1307[0]_i_15_n_2\,
      O(3 downto 0) => \NLW_icmp_ln149_reg_1307_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln149_reg_1307[0]_i_16_n_2\,
      S(2) => \icmp_ln149_reg_1307[0]_i_17_n_2\,
      S(1) => \icmp_ln149_reg_1307[0]_i_18_n_2\,
      S(0) => \icmp_ln149_reg_1307[0]_i_19_n_2\
    );
\icmp_ln149_reg_1307_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln149_reg_1307_reg[0]_i_20_n_2\,
      CO(2) => \icmp_ln149_reg_1307_reg[0]_i_20_n_3\,
      CO(1) => \icmp_ln149_reg_1307_reg[0]_i_20_n_4\,
      CO(0) => \icmp_ln149_reg_1307_reg[0]_i_20_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln149_reg_1307[0]_i_29_n_2\,
      DI(2) => \icmp_ln149_reg_1307[0]_i_30_n_2\,
      DI(1) => \icmp_ln149_reg_1307[0]_i_31_n_2\,
      DI(0) => \icmp_ln149_reg_1307[0]_i_32_n_2\,
      O(3 downto 0) => \NLW_icmp_ln149_reg_1307_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln149_reg_1307[0]_i_33_n_2\,
      S(2) => \icmp_ln149_reg_1307[0]_i_34_n_2\,
      S(1) => \icmp_ln149_reg_1307[0]_i_35_n_2\,
      S(0) => \icmp_ln149_reg_1307[0]_i_36_n_2\
    );
\icmp_ln160_reg_1311[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(24),
      I1 => \^p_out\(25),
      O => \icmp_ln160_reg_1311[0]_i_10_n_2\
    );
\icmp_ln160_reg_1311[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(22),
      I1 => \^p_out\(23),
      O => \icmp_ln160_reg_1311[0]_i_12_n_2\
    );
\icmp_ln160_reg_1311[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(20),
      I1 => \^p_out\(21),
      O => \icmp_ln160_reg_1311[0]_i_13_n_2\
    );
\icmp_ln160_reg_1311[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(18),
      I1 => \^p_out\(19),
      O => \icmp_ln160_reg_1311[0]_i_14_n_2\
    );
\icmp_ln160_reg_1311[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(16),
      I1 => \^p_out\(17),
      O => \icmp_ln160_reg_1311[0]_i_15_n_2\
    );
\icmp_ln160_reg_1311[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(22),
      I1 => \^p_out\(23),
      O => \icmp_ln160_reg_1311[0]_i_16_n_2\
    );
\icmp_ln160_reg_1311[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(20),
      I1 => \^p_out\(21),
      O => \icmp_ln160_reg_1311[0]_i_17_n_2\
    );
\icmp_ln160_reg_1311[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(18),
      I1 => \^p_out\(19),
      O => \icmp_ln160_reg_1311[0]_i_18_n_2\
    );
\icmp_ln160_reg_1311[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(16),
      I1 => \^p_out\(17),
      O => \icmp_ln160_reg_1311[0]_i_19_n_2\
    );
\icmp_ln160_reg_1311[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(14),
      I1 => \^p_out\(15),
      O => \icmp_ln160_reg_1311[0]_i_21_n_2\
    );
\icmp_ln160_reg_1311[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(12),
      I1 => \^p_out\(13),
      O => \icmp_ln160_reg_1311[0]_i_22_n_2\
    );
\icmp_ln160_reg_1311[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(10),
      I1 => \^p_out\(11),
      O => \icmp_ln160_reg_1311[0]_i_23_n_2\
    );
\icmp_ln160_reg_1311[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(8),
      I1 => \^p_out\(9),
      O => \icmp_ln160_reg_1311[0]_i_24_n_2\
    );
\icmp_ln160_reg_1311[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(14),
      I1 => \^p_out\(15),
      O => \icmp_ln160_reg_1311[0]_i_25_n_2\
    );
\icmp_ln160_reg_1311[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(12),
      I1 => \^p_out\(13),
      O => \icmp_ln160_reg_1311[0]_i_26_n_2\
    );
\icmp_ln160_reg_1311[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(10),
      I1 => \^p_out\(11),
      O => \icmp_ln160_reg_1311[0]_i_27_n_2\
    );
\icmp_ln160_reg_1311[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(8),
      I1 => \^p_out\(9),
      O => \icmp_ln160_reg_1311[0]_i_28_n_2\
    );
\icmp_ln160_reg_1311[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(6),
      I1 => \^p_out\(7),
      O => \icmp_ln160_reg_1311[0]_i_29_n_2\
    );
\icmp_ln160_reg_1311[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_out\(30),
      I1 => \^p_out\(31),
      O => \icmp_ln160_reg_1311[0]_i_3_n_2\
    );
\icmp_ln160_reg_1311[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(4),
      I1 => \^p_out\(5),
      O => \icmp_ln160_reg_1311[0]_i_30_n_2\
    );
\icmp_ln160_reg_1311[0]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(2),
      I1 => \^p_out\(3),
      O => \icmp_ln160_reg_1311[0]_i_31_n_2\
    );
\icmp_ln160_reg_1311[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(0),
      I1 => \^p_out\(1),
      O => \icmp_ln160_reg_1311[0]_i_32_n_2\
    );
\icmp_ln160_reg_1311[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(6),
      I1 => \^p_out\(7),
      O => \icmp_ln160_reg_1311[0]_i_33_n_2\
    );
\icmp_ln160_reg_1311[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(4),
      I1 => \^p_out\(5),
      O => \icmp_ln160_reg_1311[0]_i_34_n_2\
    );
\icmp_ln160_reg_1311[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(2),
      I1 => \^p_out\(3),
      O => \icmp_ln160_reg_1311[0]_i_35_n_2\
    );
\icmp_ln160_reg_1311[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(0),
      I1 => \^p_out\(1),
      O => \icmp_ln160_reg_1311[0]_i_36_n_2\
    );
\icmp_ln160_reg_1311[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(28),
      I1 => \^p_out\(29),
      O => \icmp_ln160_reg_1311[0]_i_4_n_2\
    );
\icmp_ln160_reg_1311[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(26),
      I1 => \^p_out\(27),
      O => \icmp_ln160_reg_1311[0]_i_5_n_2\
    );
\icmp_ln160_reg_1311[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_out\(24),
      I1 => \^p_out\(25),
      O => \icmp_ln160_reg_1311[0]_i_6_n_2\
    );
\icmp_ln160_reg_1311[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(30),
      I1 => \^p_out\(31),
      O => \icmp_ln160_reg_1311[0]_i_7_n_2\
    );
\icmp_ln160_reg_1311[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(28),
      I1 => \^p_out\(29),
      O => \icmp_ln160_reg_1311[0]_i_8_n_2\
    );
\icmp_ln160_reg_1311[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_out\(26),
      I1 => \^p_out\(27),
      O => \icmp_ln160_reg_1311[0]_i_9_n_2\
    );
\icmp_ln160_reg_1311_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln160_reg_1311_reg[0]_i_2_n_2\,
      CO(3) => \^empty_fu_54_reg[30]_0\(0),
      CO(2) => \icmp_ln160_reg_1311_reg[0]_i_1_n_3\,
      CO(1) => \icmp_ln160_reg_1311_reg[0]_i_1_n_4\,
      CO(0) => \icmp_ln160_reg_1311_reg[0]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln160_reg_1311[0]_i_3_n_2\,
      DI(2) => \icmp_ln160_reg_1311[0]_i_4_n_2\,
      DI(1) => \icmp_ln160_reg_1311[0]_i_5_n_2\,
      DI(0) => \icmp_ln160_reg_1311[0]_i_6_n_2\,
      O(3 downto 0) => \NLW_icmp_ln160_reg_1311_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln160_reg_1311[0]_i_7_n_2\,
      S(2) => \icmp_ln160_reg_1311[0]_i_8_n_2\,
      S(1) => \icmp_ln160_reg_1311[0]_i_9_n_2\,
      S(0) => \icmp_ln160_reg_1311[0]_i_10_n_2\
    );
\icmp_ln160_reg_1311_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln160_reg_1311_reg[0]_i_20_n_2\,
      CO(3) => \icmp_ln160_reg_1311_reg[0]_i_11_n_2\,
      CO(2) => \icmp_ln160_reg_1311_reg[0]_i_11_n_3\,
      CO(1) => \icmp_ln160_reg_1311_reg[0]_i_11_n_4\,
      CO(0) => \icmp_ln160_reg_1311_reg[0]_i_11_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln160_reg_1311[0]_i_21_n_2\,
      DI(2) => \icmp_ln160_reg_1311[0]_i_22_n_2\,
      DI(1) => \icmp_ln160_reg_1311[0]_i_23_n_2\,
      DI(0) => \icmp_ln160_reg_1311[0]_i_24_n_2\,
      O(3 downto 0) => \NLW_icmp_ln160_reg_1311_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln160_reg_1311[0]_i_25_n_2\,
      S(2) => \icmp_ln160_reg_1311[0]_i_26_n_2\,
      S(1) => \icmp_ln160_reg_1311[0]_i_27_n_2\,
      S(0) => \icmp_ln160_reg_1311[0]_i_28_n_2\
    );
\icmp_ln160_reg_1311_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln160_reg_1311_reg[0]_i_11_n_2\,
      CO(3) => \icmp_ln160_reg_1311_reg[0]_i_2_n_2\,
      CO(2) => \icmp_ln160_reg_1311_reg[0]_i_2_n_3\,
      CO(1) => \icmp_ln160_reg_1311_reg[0]_i_2_n_4\,
      CO(0) => \icmp_ln160_reg_1311_reg[0]_i_2_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln160_reg_1311[0]_i_12_n_2\,
      DI(2) => \icmp_ln160_reg_1311[0]_i_13_n_2\,
      DI(1) => \icmp_ln160_reg_1311[0]_i_14_n_2\,
      DI(0) => \icmp_ln160_reg_1311[0]_i_15_n_2\,
      O(3 downto 0) => \NLW_icmp_ln160_reg_1311_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln160_reg_1311[0]_i_16_n_2\,
      S(2) => \icmp_ln160_reg_1311[0]_i_17_n_2\,
      S(1) => \icmp_ln160_reg_1311[0]_i_18_n_2\,
      S(0) => \icmp_ln160_reg_1311[0]_i_19_n_2\
    );
\icmp_ln160_reg_1311_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln160_reg_1311_reg[0]_i_20_n_2\,
      CO(2) => \icmp_ln160_reg_1311_reg[0]_i_20_n_3\,
      CO(1) => \icmp_ln160_reg_1311_reg[0]_i_20_n_4\,
      CO(0) => \icmp_ln160_reg_1311_reg[0]_i_20_n_5\,
      CYINIT => '0',
      DI(3) => \icmp_ln160_reg_1311[0]_i_29_n_2\,
      DI(2) => \icmp_ln160_reg_1311[0]_i_30_n_2\,
      DI(1) => \icmp_ln160_reg_1311[0]_i_31_n_2\,
      DI(0) => \icmp_ln160_reg_1311[0]_i_32_n_2\,
      O(3 downto 0) => \NLW_icmp_ln160_reg_1311_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln160_reg_1311[0]_i_33_n_2\,
      S(2) => \icmp_ln160_reg_1311[0]_i_34_n_2\,
      S(1) => \icmp_ln160_reg_1311[0]_i_35_n_2\,
      S(0) => \icmp_ln160_reg_1311[0]_i_36_n_2\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBF80AA8080"
    )
        port map (
      I0 => \q0[0]_i_2_n_2\,
      I1 => Q(3),
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0,
      I3 => \q0_reg[0]\,
      I4 => Q(0),
      I5 => lpf_coefficients_V_q0,
      O => \ap_CS_fsm_reg[8]\
    );
\q0[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF57FFFF"
    )
        port map (
      I0 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(6),
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(5),
      I2 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(4),
      I3 => Q(0),
      I4 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_lpf_coefficients_V_address0(7),
      O => \q0[0]_i_2_n_2\
    );
\r_V_2_reg_291_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(32),
      Q => r_V_2_reg_291(33),
      R => \r_V_2_reg_291_reg[33]_0\
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAEAEA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_compression_buffer_ce0,
      I2 => Q(3),
      I3 => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      I4 => Q(0),
      O => compression_buffer_ce0
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220000F000"
    )
        port map (
      I0 => add_ln141_reg_275(7),
      I1 => ram_reg_i_43_n_2,
      I2 => ram_reg,
      I3 => ram_reg_0(2),
      I4 => Q(1),
      I5 => Q(3),
      O => ADDRARDADDR(2)
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220000F000"
    )
        port map (
      I0 => add_ln141_reg_275(6),
      I1 => ram_reg_i_43_n_2,
      I2 => ram_reg,
      I3 => ram_reg_0(1),
      I4 => Q(1),
      I5 => Q(3),
      O => ADDRARDADDR(1)
    );
ram_reg_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^add_ln141_reg_275_reg[5]_0\(4),
      I1 => \^add_ln141_reg_275_reg[5]_0\(3),
      I2 => \^add_ln141_reg_275_reg[5]_0\(0),
      I3 => \^add_ln141_reg_275_reg[5]_0\(1),
      I4 => ram_reg_i_53_n_2,
      O => ram_reg_i_43_n_2
    );
ram_reg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => add_ln141_reg_275(7),
      I1 => \^add_ln141_reg_275_reg[5]_0\(2),
      I2 => add_ln141_reg_275(3),
      I3 => add_ln141_reg_275(6),
      O => ram_reg_i_53_n_2
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022220000F000"
    )
        port map (
      I0 => add_ln141_reg_275(3),
      I1 => ram_reg_i_43_n_2,
      I2 => ram_reg,
      I3 => ram_reg_0(0),
      I4 => Q(1),
      I5 => Q(3),
      O => ADDRARDADDR(0)
    );
start0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => icmp_ln159_fu_767_p2,
      I2 => icmp_ln159_1_fu_772_p2,
      I3 => Q(4),
      I4 => \^empty_fu_54_reg[30]_0\(0),
      O => D(2)
    );
start0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(29),
      I1 => \^p_out\(29),
      I2 => compression_min_threshold_read_reg_1108(28),
      I3 => \^p_out\(28),
      O => start0_i_10_n_2
    );
start0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(27),
      I1 => \^p_out\(27),
      I2 => compression_min_threshold_read_reg_1108(26),
      I3 => \^p_out\(26),
      O => start0_i_11_n_2
    );
start0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(25),
      I1 => \^p_out\(25),
      I2 => compression_min_threshold_read_reg_1108(24),
      I3 => \^p_out\(24),
      O => start0_i_12_n_2
    );
start0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => start0_reg_i_3_0(31),
      I1 => \^p_out\(31),
      I2 => \^p_out\(30),
      I3 => start0_reg_i_3_0(30),
      O => start0_i_14_n_2
    );
start0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(29),
      I1 => start0_reg_i_3_0(29),
      I2 => \^p_out\(28),
      I3 => start0_reg_i_3_0(28),
      O => start0_i_15_n_2
    );
start0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(27),
      I1 => start0_reg_i_3_0(27),
      I2 => \^p_out\(26),
      I3 => start0_reg_i_3_0(26),
      O => start0_i_16_n_2
    );
start0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(25),
      I1 => start0_reg_i_3_0(25),
      I2 => \^p_out\(24),
      I3 => start0_reg_i_3_0(24),
      O => start0_i_17_n_2
    );
start0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(31),
      I1 => \^p_out\(31),
      I2 => start0_reg_i_3_0(30),
      I3 => \^p_out\(30),
      O => start0_i_18_n_2
    );
start0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(29),
      I1 => \^p_out\(29),
      I2 => start0_reg_i_3_0(28),
      I3 => \^p_out\(28),
      O => start0_i_19_n_2
    );
\start0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(4),
      I1 => \^empty_fu_54_reg[30]_0\(0),
      I2 => \^co\(0),
      O => D(4)
    );
start0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(27),
      I1 => \^p_out\(27),
      I2 => start0_reg_i_3_0(26),
      I3 => \^p_out\(26),
      O => start0_i_20_n_2
    );
start0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(25),
      I1 => \^p_out\(25),
      I2 => start0_reg_i_3_0(24),
      I3 => \^p_out\(24),
      O => start0_i_21_n_2
    );
start0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(23),
      I1 => \^p_out\(23),
      I2 => compression_min_threshold_read_reg_1108(22),
      I3 => \^p_out\(22),
      O => start0_i_23_n_2
    );
start0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(21),
      I1 => \^p_out\(21),
      I2 => compression_min_threshold_read_reg_1108(20),
      I3 => \^p_out\(20),
      O => start0_i_24_n_2
    );
start0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(19),
      I1 => \^p_out\(19),
      I2 => compression_min_threshold_read_reg_1108(18),
      I3 => \^p_out\(18),
      O => start0_i_25_n_2
    );
start0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(17),
      I1 => \^p_out\(17),
      I2 => compression_min_threshold_read_reg_1108(16),
      I3 => \^p_out\(16),
      O => start0_i_26_n_2
    );
start0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(23),
      I1 => \^p_out\(23),
      I2 => compression_min_threshold_read_reg_1108(22),
      I3 => \^p_out\(22),
      O => start0_i_27_n_2
    );
start0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(21),
      I1 => \^p_out\(21),
      I2 => compression_min_threshold_read_reg_1108(20),
      I3 => \^p_out\(20),
      O => start0_i_28_n_2
    );
start0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(19),
      I1 => \^p_out\(19),
      I2 => compression_min_threshold_read_reg_1108(18),
      I3 => \^p_out\(18),
      O => start0_i_29_n_2
    );
start0_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(17),
      I1 => \^p_out\(17),
      I2 => compression_min_threshold_read_reg_1108(16),
      I3 => \^p_out\(16),
      O => start0_i_30_n_2
    );
start0_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(23),
      I1 => start0_reg_i_3_0(23),
      I2 => \^p_out\(22),
      I3 => start0_reg_i_3_0(22),
      O => start0_i_32_n_2
    );
start0_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(21),
      I1 => start0_reg_i_3_0(21),
      I2 => \^p_out\(20),
      I3 => start0_reg_i_3_0(20),
      O => start0_i_33_n_2
    );
start0_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(19),
      I1 => start0_reg_i_3_0(19),
      I2 => \^p_out\(18),
      I3 => start0_reg_i_3_0(18),
      O => start0_i_34_n_2
    );
start0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(17),
      I1 => start0_reg_i_3_0(17),
      I2 => \^p_out\(16),
      I3 => start0_reg_i_3_0(16),
      O => start0_i_35_n_2
    );
start0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(23),
      I1 => \^p_out\(23),
      I2 => start0_reg_i_3_0(22),
      I3 => \^p_out\(22),
      O => start0_i_36_n_2
    );
start0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(21),
      I1 => \^p_out\(21),
      I2 => start0_reg_i_3_0(20),
      I3 => \^p_out\(20),
      O => start0_i_37_n_2
    );
start0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(19),
      I1 => \^p_out\(19),
      I2 => start0_reg_i_3_0(18),
      I3 => \^p_out\(18),
      O => start0_i_38_n_2
    );
start0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(17),
      I1 => \^p_out\(17),
      I2 => start0_reg_i_3_0(16),
      I3 => \^p_out\(16),
      O => start0_i_39_n_2
    );
start0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(15),
      I1 => \^p_out\(15),
      I2 => compression_min_threshold_read_reg_1108(14),
      I3 => \^p_out\(14),
      O => start0_i_41_n_2
    );
start0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(13),
      I1 => \^p_out\(13),
      I2 => compression_min_threshold_read_reg_1108(12),
      I3 => \^p_out\(12),
      O => start0_i_42_n_2
    );
start0_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(11),
      I1 => \^p_out\(11),
      I2 => compression_min_threshold_read_reg_1108(10),
      I3 => \^p_out\(10),
      O => start0_i_43_n_2
    );
start0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(9),
      I1 => \^p_out\(9),
      I2 => compression_min_threshold_read_reg_1108(8),
      I3 => \^p_out\(8),
      O => start0_i_44_n_2
    );
start0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(15),
      I1 => \^p_out\(15),
      I2 => compression_min_threshold_read_reg_1108(14),
      I3 => \^p_out\(14),
      O => start0_i_45_n_2
    );
start0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(13),
      I1 => \^p_out\(13),
      I2 => compression_min_threshold_read_reg_1108(12),
      I3 => \^p_out\(12),
      O => start0_i_46_n_2
    );
start0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(11),
      I1 => \^p_out\(11),
      I2 => compression_min_threshold_read_reg_1108(10),
      I3 => \^p_out\(10),
      O => start0_i_47_n_2
    );
start0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(9),
      I1 => \^p_out\(9),
      I2 => compression_min_threshold_read_reg_1108(8),
      I3 => \^p_out\(8),
      O => start0_i_48_n_2
    );
start0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(31),
      I1 => compression_min_threshold_read_reg_1108(31),
      I2 => compression_min_threshold_read_reg_1108(30),
      I3 => \^p_out\(30),
      O => start0_i_5_n_2
    );
start0_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(15),
      I1 => start0_reg_i_3_0(15),
      I2 => \^p_out\(14),
      I3 => start0_reg_i_3_0(14),
      O => start0_i_50_n_2
    );
start0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(13),
      I1 => start0_reg_i_3_0(13),
      I2 => \^p_out\(12),
      I3 => start0_reg_i_3_0(12),
      O => start0_i_51_n_2
    );
start0_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(11),
      I1 => start0_reg_i_3_0(11),
      I2 => \^p_out\(10),
      I3 => start0_reg_i_3_0(10),
      O => start0_i_52_n_2
    );
start0_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(9),
      I1 => start0_reg_i_3_0(9),
      I2 => \^p_out\(8),
      I3 => start0_reg_i_3_0(8),
      O => start0_i_53_n_2
    );
start0_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(15),
      I1 => \^p_out\(15),
      I2 => start0_reg_i_3_0(14),
      I3 => \^p_out\(14),
      O => start0_i_54_n_2
    );
start0_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(13),
      I1 => \^p_out\(13),
      I2 => start0_reg_i_3_0(12),
      I3 => \^p_out\(12),
      O => start0_i_55_n_2
    );
start0_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(11),
      I1 => \^p_out\(11),
      I2 => start0_reg_i_3_0(10),
      I3 => \^p_out\(10),
      O => start0_i_56_n_2
    );
start0_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(9),
      I1 => \^p_out\(9),
      I2 => start0_reg_i_3_0(8),
      I3 => \^p_out\(8),
      O => start0_i_57_n_2
    );
start0_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(7),
      I1 => \^p_out\(7),
      I2 => compression_min_threshold_read_reg_1108(6),
      I3 => \^p_out\(6),
      O => start0_i_58_n_2
    );
start0_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(5),
      I1 => \^p_out\(5),
      I2 => compression_min_threshold_read_reg_1108(4),
      I3 => \^p_out\(4),
      O => start0_i_59_n_2
    );
start0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(29),
      I1 => \^p_out\(29),
      I2 => compression_min_threshold_read_reg_1108(28),
      I3 => \^p_out\(28),
      O => start0_i_6_n_2
    );
start0_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(3),
      I1 => \^p_out\(3),
      I2 => compression_min_threshold_read_reg_1108(2),
      I3 => \^p_out\(2),
      O => start0_i_60_n_2
    );
start0_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(1),
      I1 => \^p_out\(1),
      I2 => compression_min_threshold_read_reg_1108(0),
      I3 => \^p_out\(0),
      O => start0_i_61_n_2
    );
start0_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(7),
      I1 => \^p_out\(7),
      I2 => compression_min_threshold_read_reg_1108(6),
      I3 => \^p_out\(6),
      O => start0_i_62_n_2
    );
start0_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(5),
      I1 => \^p_out\(5),
      I2 => compression_min_threshold_read_reg_1108(4),
      I3 => \^p_out\(4),
      O => start0_i_63_n_2
    );
start0_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(3),
      I1 => \^p_out\(3),
      I2 => compression_min_threshold_read_reg_1108(2),
      I3 => \^p_out\(2),
      O => start0_i_64_n_2
    );
start0_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(1),
      I1 => \^p_out\(1),
      I2 => compression_min_threshold_read_reg_1108(0),
      I3 => \^p_out\(0),
      O => start0_i_65_n_2
    );
start0_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(7),
      I1 => start0_reg_i_3_0(7),
      I2 => \^p_out\(6),
      I3 => start0_reg_i_3_0(6),
      O => start0_i_66_n_2
    );
start0_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(5),
      I1 => start0_reg_i_3_0(5),
      I2 => \^p_out\(4),
      I3 => start0_reg_i_3_0(4),
      O => start0_i_67_n_2
    );
start0_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(3),
      I1 => start0_reg_i_3_0(3),
      I2 => \^p_out\(2),
      I3 => start0_reg_i_3_0(2),
      O => start0_i_68_n_2
    );
start0_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_out\(1),
      I1 => start0_reg_i_3_0(1),
      I2 => \^p_out\(0),
      I3 => start0_reg_i_3_0(0),
      O => start0_i_69_n_2
    );
start0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(27),
      I1 => \^p_out\(27),
      I2 => compression_min_threshold_read_reg_1108(26),
      I3 => \^p_out\(26),
      O => start0_i_7_n_2
    );
start0_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(7),
      I1 => \^p_out\(7),
      I2 => start0_reg_i_3_0(6),
      I3 => \^p_out\(6),
      O => start0_i_70_n_2
    );
start0_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(5),
      I1 => \^p_out\(5),
      I2 => start0_reg_i_3_0(4),
      I3 => \^p_out\(4),
      O => start0_i_71_n_2
    );
start0_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(3),
      I1 => \^p_out\(3),
      I2 => start0_reg_i_3_0(2),
      I3 => \^p_out\(2),
      O => start0_i_72_n_2
    );
start0_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => start0_reg_i_3_0(1),
      I1 => \^p_out\(1),
      I2 => start0_reg_i_3_0(0),
      I3 => \^p_out\(0),
      O => start0_i_73_n_2
    );
start0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(25),
      I1 => \^p_out\(25),
      I2 => compression_min_threshold_read_reg_1108(24),
      I3 => \^p_out\(24),
      O => start0_i_8_n_2
    );
start0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => compression_min_threshold_read_reg_1108(31),
      I1 => \^p_out\(31),
      I2 => compression_min_threshold_read_reg_1108(30),
      I3 => \^p_out\(30),
      O => start0_i_9_n_2
    );
start0_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_31_n_2,
      CO(3) => start0_reg_i_13_n_2,
      CO(2) => start0_reg_i_13_n_3,
      CO(1) => start0_reg_i_13_n_4,
      CO(0) => start0_reg_i_13_n_5,
      CYINIT => '0',
      DI(3) => start0_i_32_n_2,
      DI(2) => start0_i_33_n_2,
      DI(1) => start0_i_34_n_2,
      DI(0) => start0_i_35_n_2,
      O(3 downto 0) => NLW_start0_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_36_n_2,
      S(2) => start0_i_37_n_2,
      S(1) => start0_i_38_n_2,
      S(0) => start0_i_39_n_2
    );
start0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_4_n_2,
      CO(3) => icmp_ln159_fu_767_p2,
      CO(2) => start0_reg_i_2_n_3,
      CO(1) => start0_reg_i_2_n_4,
      CO(0) => start0_reg_i_2_n_5,
      CYINIT => '0',
      DI(3) => start0_i_5_n_2,
      DI(2) => start0_i_6_n_2,
      DI(1) => start0_i_7_n_2,
      DI(0) => start0_i_8_n_2,
      O(3 downto 0) => NLW_start0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_9_n_2,
      S(2) => start0_i_10_n_2,
      S(1) => start0_i_11_n_2,
      S(0) => start0_i_12_n_2
    );
start0_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_40_n_2,
      CO(3) => start0_reg_i_22_n_2,
      CO(2) => start0_reg_i_22_n_3,
      CO(1) => start0_reg_i_22_n_4,
      CO(0) => start0_reg_i_22_n_5,
      CYINIT => '0',
      DI(3) => start0_i_41_n_2,
      DI(2) => start0_i_42_n_2,
      DI(1) => start0_i_43_n_2,
      DI(0) => start0_i_44_n_2,
      O(3 downto 0) => NLW_start0_reg_i_22_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_45_n_2,
      S(2) => start0_i_46_n_2,
      S(1) => start0_i_47_n_2,
      S(0) => start0_i_48_n_2
    );
start0_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_13_n_2,
      CO(3) => icmp_ln159_1_fu_772_p2,
      CO(2) => start0_reg_i_3_n_3,
      CO(1) => start0_reg_i_3_n_4,
      CO(0) => start0_reg_i_3_n_5,
      CYINIT => '0',
      DI(3) => start0_i_14_n_2,
      DI(2) => start0_i_15_n_2,
      DI(1) => start0_i_16_n_2,
      DI(0) => start0_i_17_n_2,
      O(3 downto 0) => NLW_start0_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_18_n_2,
      S(2) => start0_i_19_n_2,
      S(1) => start0_i_20_n_2,
      S(0) => start0_i_21_n_2
    );
start0_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_49_n_2,
      CO(3) => start0_reg_i_31_n_2,
      CO(2) => start0_reg_i_31_n_3,
      CO(1) => start0_reg_i_31_n_4,
      CO(0) => start0_reg_i_31_n_5,
      CYINIT => '0',
      DI(3) => start0_i_50_n_2,
      DI(2) => start0_i_51_n_2,
      DI(1) => start0_i_52_n_2,
      DI(0) => start0_i_53_n_2,
      O(3 downto 0) => NLW_start0_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_54_n_2,
      S(2) => start0_i_55_n_2,
      S(1) => start0_i_56_n_2,
      S(0) => start0_i_57_n_2
    );
start0_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => start0_reg_i_22_n_2,
      CO(3) => start0_reg_i_4_n_2,
      CO(2) => start0_reg_i_4_n_3,
      CO(1) => start0_reg_i_4_n_4,
      CO(0) => start0_reg_i_4_n_5,
      CYINIT => '0',
      DI(3) => start0_i_23_n_2,
      DI(2) => start0_i_24_n_2,
      DI(1) => start0_i_25_n_2,
      DI(0) => start0_i_26_n_2,
      O(3 downto 0) => NLW_start0_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_27_n_2,
      S(2) => start0_i_28_n_2,
      S(1) => start0_i_29_n_2,
      S(0) => start0_i_30_n_2
    );
start0_reg_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => start0_reg_i_40_n_2,
      CO(2) => start0_reg_i_40_n_3,
      CO(1) => start0_reg_i_40_n_4,
      CO(0) => start0_reg_i_40_n_5,
      CYINIT => '0',
      DI(3) => start0_i_58_n_2,
      DI(2) => start0_i_59_n_2,
      DI(1) => start0_i_60_n_2,
      DI(0) => start0_i_61_n_2,
      O(3 downto 0) => NLW_start0_reg_i_40_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_62_n_2,
      S(2) => start0_i_63_n_2,
      S(1) => start0_i_64_n_2,
      S(0) => start0_i_65_n_2
    );
start0_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => start0_reg_i_49_n_2,
      CO(2) => start0_reg_i_49_n_3,
      CO(1) => start0_reg_i_49_n_4,
      CO(0) => start0_reg_i_49_n_5,
      CYINIT => '0',
      DI(3) => start0_i_66_n_2,
      DI(2) => start0_i_67_n_2,
      DI(1) => start0_i_68_n_2,
      DI(0) => start0_i_69_n_2,
      O(3 downto 0) => NLW_start0_reg_i_49_O_UNCONNECTED(3 downto 0),
      S(3) => start0_i_70_n_2,
      S(2) => start0_i_71_n_2,
      S(1) => start0_i_72_n_2,
      S(0) => start0_i_73_n_2
    );
\tmp_1_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(7),
      Q => tmp_1_reg_296(0),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(17),
      Q => tmp_1_reg_296(10),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(18),
      Q => tmp_1_reg_296(11),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(19),
      Q => tmp_1_reg_296(12),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(20),
      Q => tmp_1_reg_296(13),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(21),
      Q => tmp_1_reg_296(14),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(22),
      Q => tmp_1_reg_296(15),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(23),
      Q => tmp_1_reg_296(16),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(24),
      Q => tmp_1_reg_296(17),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(25),
      Q => tmp_1_reg_296(18),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(26),
      Q => tmp_1_reg_296(19),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(8),
      Q => tmp_1_reg_296(1),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(27),
      Q => tmp_1_reg_296(20),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(28),
      Q => tmp_1_reg_296(21),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(29),
      Q => tmp_1_reg_296(22),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(30),
      Q => tmp_1_reg_296(23),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(31),
      Q => tmp_1_reg_296(24),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(9),
      Q => tmp_1_reg_296(2),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(10),
      Q => tmp_1_reg_296(3),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(11),
      Q => tmp_1_reg_296(4),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(12),
      Q => tmp_1_reg_296(5),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(13),
      Q => tmp_1_reg_296(6),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(14),
      Q => tmp_1_reg_296(7),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(15),
      Q => tmp_1_reg_296(8),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_1_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(16),
      Q => tmp_1_reg_296(9),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\tmp_int_4_reg_349[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(0),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(0),
      I4 => \tmp_int_4_reg_349_reg[31]\(0),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(0)
    );
\tmp_int_4_reg_349[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(10),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(10),
      I4 => \tmp_int_4_reg_349_reg[31]\(10),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(10)
    );
\tmp_int_4_reg_349[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(11),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(11),
      I4 => \tmp_int_4_reg_349_reg[31]\(11),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(11)
    );
\tmp_int_4_reg_349[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(12),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(12),
      I4 => \tmp_int_4_reg_349_reg[31]\(12),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(12)
    );
\tmp_int_4_reg_349[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(13),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(13),
      I4 => \tmp_int_4_reg_349_reg[31]\(13),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(13)
    );
\tmp_int_4_reg_349[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(14),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(14),
      I4 => \tmp_int_4_reg_349_reg[31]\(14),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(14)
    );
\tmp_int_4_reg_349[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(15),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(15),
      I4 => \tmp_int_4_reg_349_reg[31]\(15),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(15)
    );
\tmp_int_4_reg_349[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(16),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(16),
      I4 => \tmp_int_4_reg_349_reg[31]\(16),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(16)
    );
\tmp_int_4_reg_349[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(17),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(17),
      I4 => \tmp_int_4_reg_349_reg[31]\(17),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(17)
    );
\tmp_int_4_reg_349[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(18),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(18),
      I4 => \tmp_int_4_reg_349_reg[31]\(18),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(18)
    );
\tmp_int_4_reg_349[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(19),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(19),
      I4 => \tmp_int_4_reg_349_reg[31]\(19),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(19)
    );
\tmp_int_4_reg_349[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(1),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(1),
      I4 => \tmp_int_4_reg_349_reg[31]\(1),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(1)
    );
\tmp_int_4_reg_349[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(20),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(20),
      I4 => \tmp_int_4_reg_349_reg[31]\(20),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(20)
    );
\tmp_int_4_reg_349[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(21),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(21),
      I4 => \tmp_int_4_reg_349_reg[31]\(21),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(21)
    );
\tmp_int_4_reg_349[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(22),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(22),
      I4 => \tmp_int_4_reg_349_reg[31]\(22),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(22)
    );
\tmp_int_4_reg_349[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(23),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(23),
      I4 => \tmp_int_4_reg_349_reg[31]\(23),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(23)
    );
\tmp_int_4_reg_349[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(24),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(24),
      I4 => \tmp_int_4_reg_349_reg[31]\(24),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(24)
    );
\tmp_int_4_reg_349[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(25),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(25),
      I4 => \tmp_int_4_reg_349_reg[31]\(25),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(25)
    );
\tmp_int_4_reg_349[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(26),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(26),
      I4 => \tmp_int_4_reg_349_reg[31]\(26),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(26)
    );
\tmp_int_4_reg_349[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(27),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(27),
      I4 => \tmp_int_4_reg_349_reg[31]\(27),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(27)
    );
\tmp_int_4_reg_349[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(28),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(28),
      I4 => \tmp_int_4_reg_349_reg[31]\(28),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(28)
    );
\tmp_int_4_reg_349[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(29),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(29),
      I4 => \tmp_int_4_reg_349_reg[31]\(29),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(29)
    );
\tmp_int_4_reg_349[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(2),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(2),
      I4 => \tmp_int_4_reg_349_reg[31]\(2),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(2)
    );
\tmp_int_4_reg_349[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(30),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(30),
      I4 => \tmp_int_4_reg_349_reg[31]\(30),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(30)
    );
\tmp_int_4_reg_349[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE2000000"
    )
        port map (
      I0 => and_ln159_1_reg_1315,
      I1 => \tmp_int_4_reg_349_reg[0]\,
      I2 => icmp_ln160_reg_1311,
      I3 => tmp_1_reg_1138,
      I4 => Q(6),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => E(0)
    );
\tmp_int_4_reg_349[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(31),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(31),
      I4 => \tmp_int_4_reg_349_reg[31]\(31),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(31)
    );
\tmp_int_4_reg_349[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \ap_CS_fsm[32]_i_2_n_2\,
      I1 => Q(1),
      I2 => tmp_1_reg_1138,
      O => \tmp_int_4_reg_349[31]_i_3_n_2\
    );
\tmp_int_4_reg_349[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(6),
      I1 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      I2 => \tmp_int_4_reg_349_reg[0]\,
      I3 => and_ln159_1_reg_1315,
      I4 => tmp_1_reg_1138,
      O => \tmp_int_4_reg_349[31]_i_4_n_2\
    );
\tmp_int_4_reg_349[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF47CF00000000"
    )
        port map (
      I0 => Q(6),
      I1 => tmp_1_reg_1138,
      I2 => Q(1),
      I3 => and_ln159_1_reg_1315,
      I4 => \tmp_int_4_reg_349_reg[0]\,
      I5 => \tmp_int_4_reg_349[31]_i_8_n_2\,
      O => \tmp_int_4_reg_349[31]_i_6_n_2\
    );
\tmp_int_4_reg_349[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80FFFF"
    )
        port map (
      I0 => \^empty_fu_54_reg[30]_0\(0),
      I1 => icmp_ln159_1_fu_772_p2,
      I2 => icmp_ln159_fu_767_p2,
      I3 => \^co\(0),
      I4 => Q(4),
      O => \tmp_int_4_reg_349[31]_i_8_n_2\
    );
\tmp_int_4_reg_349[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(3),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(3),
      I4 => \tmp_int_4_reg_349_reg[31]\(3),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(3)
    );
\tmp_int_4_reg_349[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(4),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(4),
      I4 => \tmp_int_4_reg_349_reg[31]\(4),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(4)
    );
\tmp_int_4_reg_349[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(5),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(5),
      I4 => \tmp_int_4_reg_349_reg[31]\(5),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(5)
    );
\tmp_int_4_reg_349[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(6),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(6),
      I4 => \tmp_int_4_reg_349_reg[31]\(6),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(6)
    );
\tmp_int_4_reg_349[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(7),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(7),
      I4 => \tmp_int_4_reg_349_reg[31]\(7),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(7)
    );
\tmp_int_4_reg_349[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(8),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(8),
      I4 => \tmp_int_4_reg_349_reg[31]\(8),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(8)
    );
\tmp_int_4_reg_349[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_int_4_reg_349[31]_i_4_n_2\,
      I1 => ret_V_19_fu_869_p3(9),
      I2 => \tmp_int_4_reg_349[31]_i_6_n_2\,
      I3 => ret_V_18_fu_901_p3(9),
      I4 => \tmp_int_4_reg_349_reg[31]\(9),
      I5 => \tmp_int_4_reg_349[31]_i_3_n_2\,
      O => \result_4_reg_1275_reg[31]\(9)
    );
\trunc_ln1049_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => DOADO(0),
      Q => trunc_ln1049_reg_301(0),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(0),
      Q => trunc_ln1049_reg_301(1),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(1),
      Q => trunc_ln1049_reg_301(2),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(2),
      Q => trunc_ln1049_reg_301(3),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(3),
      Q => trunc_ln1049_reg_301(4),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(4),
      Q => trunc_ln1049_reg_301(5),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(5),
      Q => trunc_ln1049_reg_301(6),
      R => \r_V_2_reg_291_reg[33]_0\
    );
\trunc_ln1049_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln1319_fu_164_p2(6),
      Q => trunc_ln1049_reg_301(7),
      R => \r_V_2_reg_291_reg[33]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1 is
  port (
    done0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    O52 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    sign_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[17]\ : in STD_LOGIC;
    compression_max_threshold_read_reg_1103 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \divisor0_reg[31]_inv\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1 : entity is "guitar_effects_sdiv_17s_32ns_32_21_seq_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1 is
  signal \dividend0[12]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_7__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_u0 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal \^p_1_in\ : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[16]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_2__0\ : label is 35;
begin
  p_1_in <= \^p_1_in\;
\dividend0[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      O => \dividend0[12]_i_3__0_n_2\
    );
\dividend0[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      O => \dividend0[12]_i_4__0_n_2\
    );
\dividend0[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      O => \dividend0[12]_i_5__0_n_2\
    );
\dividend0[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      O => \dividend0[12]_i_6__0_n_2\
    );
\dividend0[16]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_1_in\,
      O => \dividend0[16]_i_3__0_n_2\
    );
\dividend0[16]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_1_in\,
      O => \dividend0[16]_i_4__0_n_2\
    );
\dividend0[16]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      O => \dividend0[16]_i_5__0_n_2\
    );
\dividend0[16]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      O => \dividend0[16]_i_6__0_n_2\
    );
\dividend0[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      O => \dividend0[8]_i_3__0_n_2\
    );
\dividend0[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      O => \dividend0[8]_i_4__0_n_2\
    );
\dividend0[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      O => \dividend0[8]_i_5__0_n_2\
    );
\dividend0[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      O => \dividend0[8]_i_6__0_n_2\
    );
\dividend0[8]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      O => \dividend0[8]_i_7__0_n_2\
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(6),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(7),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(8),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_2__0_n_2\,
      CO(3) => \dividend0_reg[12]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[12]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[12]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[12]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(12 downto 9),
      S(3) => \dividend0[12]_i_3__0_n_2\,
      S(2) => \dividend0[12]_i_4__0_n_2\,
      S(1) => \dividend0[12]_i_5__0_n_2\,
      S(0) => \dividend0[12]_i_6__0_n_2\
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(9),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(10),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(11),
      Q => \^p_1_in\,
      R => '0'
    );
\dividend0_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_2__0_n_2\,
      CO(3) => \NLW_dividend0_reg[16]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \dividend0_reg[16]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[16]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[16]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(16 downto 13),
      S(3) => \dividend0[16]_i_3__0_n_2\,
      S(2) => \dividend0[16]_i_4__0_n_2\,
      S(1) => \dividend0[16]_i_5__0_n_2\,
      S(0) => \dividend0[16]_i_6__0_n_2\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(0),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(1),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(2),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(3),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(4),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[8]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[8]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[8]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[8]_i_2__0_n_5\,
      CYINIT => \dividend0[8]_i_3__0_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(8 downto 5),
      S(3) => \dividend0[8]_i_4__0_n_2\,
      S(2) => \dividend0[8]_i_5__0_n_2\,
      S(1) => \dividend0[8]_i_6__0_n_2\,
      S(0) => \dividend0[8]_i_7__0_n_2\
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_max_threshold_read_reg_1103(5),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_12
     port map (
      D(0) => \dividend0_reg_n_2_[4]\,
      E(0) => start0,
      O52(18 downto 0) => O52(18 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[10]_0\ => \dividend0_reg_n_2_[10]\,
      \dividend0_reg[11]_0\ => \dividend0_reg_n_2_[11]\,
      \dividend0_reg[12]_0\ => \dividend0_reg_n_2_[12]\,
      \dividend0_reg[13]_0\ => \dividend0_reg_n_2_[13]\,
      \dividend0_reg[14]_0\ => \dividend0_reg_n_2_[14]\,
      \dividend0_reg[15]_0\ => \^p_1_in\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_2_[5]\,
      \dividend0_reg[6]_0\ => \dividend0_reg_n_2_[6]\,
      \dividend0_reg[7]_0\ => \dividend0_reg_n_2_[7]\,
      \dividend0_reg[8]_0\ => \dividend0_reg_n_2_[8]\,
      \dividend0_reg[9]_0\ => \dividend0_reg_n_2_[9]\,
      dividend_u0(11 downto 0) => dividend_u0(16 downto 5),
      \divisor0_reg[31]_inv_0\(31 downto 0) => \divisor0_reg[31]_inv\(31 downto 0),
      done0 => done0,
      \r_stage_reg[17]_0\ => \r_stage_reg[17]\,
      sign_i(0) => sign_i(0)
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11 is
  port (
    \divisor0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    done0 : out STD_LOGIC;
    sign_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    O52 : out STD_LOGIC_VECTOR ( 18 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \r_stage_reg[17]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    compression_min_threshold_read_reg_1108 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    start0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11 : entity is "guitar_effects_sdiv_17s_32ns_32_21_seq_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11 is
  signal \dividend0[12]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_7_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_u0 : STD_LOGIC_VECTOR ( 16 downto 5 );
  signal \^divisor0_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \divisor0_reg_n_2_[10]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[11]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[12]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[13]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[14]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[15]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[16]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[17]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[18]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[19]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[1]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[20]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[21]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[22]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[23]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[24]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[25]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[26]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[27]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[28]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[29]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[2]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[30]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[3]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[4]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[5]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[6]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[7]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[8]\ : STD_LOGIC;
  signal \divisor0_reg_n_2_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal start0 : STD_LOGIC;
  signal \NLW_dividend0_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_2\ : label is 35;
begin
  \divisor0_reg[31]_0\(31 downto 0) <= \^divisor0_reg[31]_0\(31 downto 0);
\dividend0[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      O => \dividend0[12]_i_3_n_2\
    );
\dividend0[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      O => \dividend0[12]_i_4_n_2\
    );
\dividend0[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      O => \dividend0[12]_i_5_n_2\
    );
\dividend0[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      O => \dividend0[12]_i_6_n_2\
    );
\dividend0[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in_0,
      O => \dividend0[16]_i_3_n_2\
    );
\dividend0[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in_0,
      O => \dividend0[16]_i_4_n_2\
    );
\dividend0[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      O => \dividend0[16]_i_5_n_2\
    );
\dividend0[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      O => \dividend0[16]_i_6_n_2\
    );
\dividend0[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      O => \dividend0[8]_i_3_n_2\
    );
\dividend0[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      O => \dividend0[8]_i_4_n_2\
    );
\dividend0[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      O => \dividend0[8]_i_5_n_2\
    );
\dividend0[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      O => \dividend0[8]_i_6_n_2\
    );
\dividend0[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      O => \dividend0[8]_i_7_n_2\
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(6),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(7),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(8),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_2_n_2\,
      CO(3) => \dividend0_reg[12]_i_2_n_2\,
      CO(2) => \dividend0_reg[12]_i_2_n_3\,
      CO(1) => \dividend0_reg[12]_i_2_n_4\,
      CO(0) => \dividend0_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(12 downto 9),
      S(3) => \dividend0[12]_i_3_n_2\,
      S(2) => \dividend0[12]_i_4_n_2\,
      S(1) => \dividend0[12]_i_5_n_2\,
      S(0) => \dividend0[12]_i_6_n_2\
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(9),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(10),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(11),
      Q => p_1_in_0,
      R => '0'
    );
\dividend0_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_2_n_2\,
      CO(3) => \NLW_dividend0_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \dividend0_reg[16]_i_2_n_3\,
      CO(1) => \dividend0_reg[16]_i_2_n_4\,
      CO(0) => \dividend0_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(16 downto 13),
      S(3) => \dividend0[16]_i_3_n_2\,
      S(2) => \dividend0[16]_i_4_n_2\,
      S(1) => \dividend0[16]_i_5_n_2\,
      S(0) => \dividend0[16]_i_6_n_2\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(0),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(1),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(2),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(3),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(4),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[8]_i_2_n_2\,
      CO(2) => \dividend0_reg[8]_i_2_n_3\,
      CO(1) => \dividend0_reg[8]_i_2_n_4\,
      CO(0) => \dividend0_reg[8]_i_2_n_5\,
      CYINIT => \dividend0[8]_i_3_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(8 downto 5),
      S(3) => \dividend0[8]_i_4_n_2\,
      S(2) => \dividend0[8]_i_5_n_2\,
      S(1) => \dividend0[8]_i_6_n_2\,
      S(0) => \dividend0[8]_i_7_n_2\
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => compression_min_threshold_read_reg_1108(5),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
\divisor0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^divisor0_reg[31]_0\(0),
      R => '0'
    );
\divisor0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => \divisor0_reg_n_2_[10]\,
      R => '0'
    );
\divisor0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => \divisor0_reg_n_2_[11]\,
      R => '0'
    );
\divisor0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(12),
      Q => \divisor0_reg_n_2_[12]\,
      R => '0'
    );
\divisor0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(13),
      Q => \divisor0_reg_n_2_[13]\,
      R => '0'
    );
\divisor0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(14),
      Q => \divisor0_reg_n_2_[14]\,
      R => '0'
    );
\divisor0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(15),
      Q => \divisor0_reg_n_2_[15]\,
      R => '0'
    );
\divisor0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(16),
      Q => \divisor0_reg_n_2_[16]\,
      R => '0'
    );
\divisor0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(17),
      Q => \divisor0_reg_n_2_[17]\,
      R => '0'
    );
\divisor0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(18),
      Q => \divisor0_reg_n_2_[18]\,
      R => '0'
    );
\divisor0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(19),
      Q => \divisor0_reg_n_2_[19]\,
      R => '0'
    );
\divisor0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => \divisor0_reg_n_2_[1]\,
      R => '0'
    );
\divisor0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(20),
      Q => \divisor0_reg_n_2_[20]\,
      R => '0'
    );
\divisor0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(21),
      Q => \divisor0_reg_n_2_[21]\,
      R => '0'
    );
\divisor0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(22),
      Q => \divisor0_reg_n_2_[22]\,
      R => '0'
    );
\divisor0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(23),
      Q => \divisor0_reg_n_2_[23]\,
      R => '0'
    );
\divisor0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(24),
      Q => \divisor0_reg_n_2_[24]\,
      R => '0'
    );
\divisor0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(25),
      Q => \divisor0_reg_n_2_[25]\,
      R => '0'
    );
\divisor0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(26),
      Q => \divisor0_reg_n_2_[26]\,
      R => '0'
    );
\divisor0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(27),
      Q => \divisor0_reg_n_2_[27]\,
      R => '0'
    );
\divisor0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(28),
      Q => \divisor0_reg_n_2_[28]\,
      R => '0'
    );
\divisor0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(29),
      Q => \divisor0_reg_n_2_[29]\,
      R => '0'
    );
\divisor0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => \divisor0_reg_n_2_[2]\,
      R => '0'
    );
\divisor0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(30),
      Q => \divisor0_reg_n_2_[30]\,
      R => '0'
    );
\divisor0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(31),
      Q => p_0_in,
      R => '0'
    );
\divisor0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => \divisor0_reg_n_2_[3]\,
      R => '0'
    );
\divisor0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => \divisor0_reg_n_2_[4]\,
      R => '0'
    );
\divisor0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => \divisor0_reg_n_2_[5]\,
      R => '0'
    );
\divisor0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => \divisor0_reg_n_2_[6]\,
      R => '0'
    );
\divisor0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => \divisor0_reg_n_2_[7]\,
      R => '0'
    );
\divisor0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => \divisor0_reg_n_2_[8]\,
      R => '0'
    );
\divisor0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => \divisor0_reg_n_2_[9]\,
      R => '0'
    );
guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq_u: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_divseq
     port map (
      D(0) => \dividend0_reg_n_2_[4]\,
      E(0) => start0,
      O52(18 downto 0) => O52(18 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \dividend0_reg[10]_0\ => \dividend0_reg_n_2_[10]\,
      \dividend0_reg[11]_0\ => \dividend0_reg_n_2_[11]\,
      \dividend0_reg[12]_0\ => \dividend0_reg_n_2_[12]\,
      \dividend0_reg[13]_0\ => \dividend0_reg_n_2_[13]\,
      \dividend0_reg[14]_0\ => \dividend0_reg_n_2_[14]\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_2_[5]\,
      \dividend0_reg[6]_0\ => \dividend0_reg_n_2_[6]\,
      \dividend0_reg[7]_0\ => \dividend0_reg_n_2_[7]\,
      \dividend0_reg[8]_0\ => \dividend0_reg_n_2_[8]\,
      \dividend0_reg[9]_0\ => \dividend0_reg_n_2_[9]\,
      dividend_u0(11 downto 0) => dividend_u0(16 downto 5),
      \divisor0_reg[0]_0\(0) => \^divisor0_reg[31]_0\(0),
      \divisor0_reg[10]_0\ => \divisor0_reg_n_2_[10]\,
      \divisor0_reg[11]_0\ => \divisor0_reg_n_2_[11]\,
      \divisor0_reg[12]_0\ => \divisor0_reg_n_2_[12]\,
      \divisor0_reg[13]_0\ => \divisor0_reg_n_2_[13]\,
      \divisor0_reg[14]_0\ => \divisor0_reg_n_2_[14]\,
      \divisor0_reg[15]_0\ => \divisor0_reg_n_2_[15]\,
      \divisor0_reg[16]_0\ => \divisor0_reg_n_2_[16]\,
      \divisor0_reg[17]_inv_0\ => \divisor0_reg_n_2_[17]\,
      \divisor0_reg[18]_inv_0\ => \divisor0_reg_n_2_[18]\,
      \divisor0_reg[19]_inv_0\ => \divisor0_reg_n_2_[19]\,
      \divisor0_reg[1]_0\ => \divisor0_reg_n_2_[1]\,
      \divisor0_reg[20]_inv_0\ => \divisor0_reg_n_2_[20]\,
      \divisor0_reg[21]_inv_0\ => \divisor0_reg_n_2_[21]\,
      \divisor0_reg[22]_inv_0\ => \divisor0_reg_n_2_[22]\,
      \divisor0_reg[23]_inv_0\ => \divisor0_reg_n_2_[23]\,
      \divisor0_reg[24]_inv_0\ => \divisor0_reg_n_2_[24]\,
      \divisor0_reg[25]_inv_0\ => \divisor0_reg_n_2_[25]\,
      \divisor0_reg[26]_inv_0\ => \divisor0_reg_n_2_[26]\,
      \divisor0_reg[27]_inv_0\ => \divisor0_reg_n_2_[27]\,
      \divisor0_reg[28]_inv_0\ => \divisor0_reg_n_2_[28]\,
      \divisor0_reg[29]_inv_0\ => \divisor0_reg_n_2_[29]\,
      \divisor0_reg[2]_0\ => \divisor0_reg_n_2_[2]\,
      \divisor0_reg[30]_inv_0\ => \divisor0_reg_n_2_[30]\,
      \divisor0_reg[31]\(30 downto 0) => \^divisor0_reg[31]_0\(31 downto 1),
      \divisor0_reg[3]_0\ => \divisor0_reg_n_2_[3]\,
      \divisor0_reg[4]_0\ => \divisor0_reg_n_2_[4]\,
      \divisor0_reg[5]_0\ => \divisor0_reg_n_2_[5]\,
      \divisor0_reg[6]_0\ => \divisor0_reg_n_2_[6]\,
      \divisor0_reg[7]_0\ => \divisor0_reg_n_2_[7]\,
      \divisor0_reg[8]_0\ => \divisor0_reg_n_2_[8]\,
      \divisor0_reg[9]_0\ => \divisor0_reg_n_2_[9]\,
      done0 => done0,
      p_0_in => p_0_in,
      p_1_in => p_1_in,
      p_1_in_0 => p_1_in_0,
      \r_stage_reg[17]_0\ => \r_stage_reg[17]\,
      sign_i(0) => sign_i(0)
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start0_reg_0(0),
      Q => start0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_stage_reg[0]\ : out STD_LOGIC;
    r_stage_reg_r_14 : out STD_LOGIC;
    \r_stage_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_stage_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_stage_reg[0]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_stage_reg[0]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \dividend_tmp_reg[0]\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_0\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_1\ : in STD_LOGIC;
    \dividend_tmp_reg[0]_2\ : in STD_LOGIC;
    \cal_tmp_carry__5\ : in STD_LOGIC;
    \cal_tmp_carry__5_0\ : in STD_LOGIC;
    \cal_tmp_carry__5_1\ : in STD_LOGIC;
    \cal_tmp_carry__5_2\ : in STD_LOGIC;
    \cal_tmp_carry__4\ : in STD_LOGIC;
    \cal_tmp_carry__4_0\ : in STD_LOGIC;
    \cal_tmp_carry__4_1\ : in STD_LOGIC;
    \cal_tmp_carry__4_2\ : in STD_LOGIC;
    \cal_tmp_carry__3\ : in STD_LOGIC;
    \cal_tmp_carry__3_0\ : in STD_LOGIC;
    \cal_tmp_carry__3_1\ : in STD_LOGIC;
    \cal_tmp_carry__3_2\ : in STD_LOGIC;
    \cal_tmp_carry__2\ : in STD_LOGIC;
    \cal_tmp_carry__2_0\ : in STD_LOGIC;
    \cal_tmp_carry__1\ : in STD_LOGIC;
    \cal_tmp_carry__1_0\ : in STD_LOGIC;
    \cal_tmp_carry__0\ : in STD_LOGIC;
    \cal_tmp_carry__0_0\ : in STD_LOGIC;
    \cal_tmp_carry__0_1\ : in STD_LOGIC;
    cal_tmp_carry : in STD_LOGIC;
    cal_tmp_carry_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_2_reg_1147 : in STD_LOGIC;
    \dividend0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dividend0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1 : entity is "guitar_effects_srem_32ns_17ns_16_36_seq_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dividend0[11]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[11]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_3__1_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_4__1_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_5__1_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_6__1_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[15]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_3__1_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_4__1_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_5__1_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_6__1_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[19]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[23]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[27]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_3__1_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_4__1_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_5__1_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[3]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_6_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_7_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_3_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_4_n_2\ : STD_LOGIC;
  signal \dividend0[7]_i_5_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_3__1_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_4__1_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_5__1_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_6__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_u0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_fu_917_p00_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^r_stage_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend0_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_2__1\ : label is 35;
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[32]\(0) <= \^ap_cs_fsm_reg[32]\(0);
  \r_stage_reg[32]\(0) <= \^r_stage_reg[32]\(0);
\ap_CS_fsm[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => tmp_2_reg_1147,
      O => \^ap_cs_fsm_reg[32]\(0)
    );
\dividend0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(11),
      I1 => \dividend0_reg[31]_1\(11),
      O => \dividend0[11]_i_2_n_2\
    );
\dividend0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(10),
      I1 => \dividend0_reg[31]_1\(10),
      O => \dividend0[11]_i_3_n_2\
    );
\dividend0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(9),
      I1 => \dividend0_reg[31]_1\(9),
      O => \dividend0[11]_i_4_n_2\
    );
\dividend0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(8),
      I1 => \dividend0_reg[31]_1\(8),
      O => \dividend0[11]_i_5_n_2\
    );
\dividend0[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      O => \dividend0[12]_i_3__1_n_2\
    );
\dividend0[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      O => \dividend0[12]_i_4__1_n_2\
    );
\dividend0[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      O => \dividend0[12]_i_5__1_n_2\
    );
\dividend0[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      O => \dividend0[12]_i_6__1_n_2\
    );
\dividend0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(15),
      I1 => \dividend0_reg[31]_1\(15),
      O => \dividend0[15]_i_2_n_2\
    );
\dividend0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(14),
      I1 => \dividend0_reg[31]_1\(14),
      O => \dividend0[15]_i_3_n_2\
    );
\dividend0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(13),
      I1 => \dividend0_reg[31]_1\(13),
      O => \dividend0[15]_i_4_n_2\
    );
\dividend0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(12),
      I1 => \dividend0_reg[31]_1\(12),
      O => \dividend0[15]_i_5_n_2\
    );
\dividend0[16]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      O => \dividend0[16]_i_3__1_n_2\
    );
\dividend0[16]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      O => \dividend0[16]_i_4__1_n_2\
    );
\dividend0[16]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      O => \dividend0[16]_i_5__1_n_2\
    );
\dividend0[16]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      O => \dividend0[16]_i_6__1_n_2\
    );
\dividend0[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(19),
      I1 => \dividend0_reg[31]_1\(19),
      O => \dividend0[19]_i_2_n_2\
    );
\dividend0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(18),
      I1 => \dividend0_reg[31]_1\(18),
      O => \dividend0[19]_i_3_n_2\
    );
\dividend0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(17),
      I1 => \dividend0_reg[31]_1\(17),
      O => \dividend0[19]_i_4_n_2\
    );
\dividend0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(16),
      I1 => \dividend0_reg[31]_1\(16),
      O => \dividend0[19]_i_5_n_2\
    );
\dividend0[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      O => \dividend0[20]_i_3_n_2\
    );
\dividend0[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      O => \dividend0[20]_i_4_n_2\
    );
\dividend0[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      O => \dividend0[20]_i_5_n_2\
    );
\dividend0[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      O => \dividend0[20]_i_6_n_2\
    );
\dividend0[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(23),
      I1 => \dividend0_reg[31]_1\(23),
      O => \dividend0[23]_i_2_n_2\
    );
\dividend0[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(22),
      I1 => \dividend0_reg[31]_1\(22),
      O => \dividend0[23]_i_3_n_2\
    );
\dividend0[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(21),
      I1 => \dividend0_reg[31]_1\(21),
      O => \dividend0[23]_i_4_n_2\
    );
\dividend0[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(20),
      I1 => \dividend0_reg[31]_1\(20),
      O => \dividend0[23]_i_5_n_2\
    );
\dividend0[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      O => \dividend0[24]_i_3_n_2\
    );
\dividend0[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      O => \dividend0[24]_i_4_n_2\
    );
\dividend0[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      O => \dividend0[24]_i_5_n_2\
    );
\dividend0[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      O => \dividend0[24]_i_6_n_2\
    );
\dividend0[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(27),
      I1 => \dividend0_reg[31]_1\(27),
      O => \dividend0[27]_i_2_n_2\
    );
\dividend0[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(26),
      I1 => \dividend0_reg[31]_1\(26),
      O => \dividend0[27]_i_3_n_2\
    );
\dividend0[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(25),
      I1 => \dividend0_reg[31]_1\(25),
      O => \dividend0[27]_i_4_n_2\
    );
\dividend0[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(24),
      I1 => \dividend0_reg[31]_1\(24),
      O => \dividend0[27]_i_5_n_2\
    );
\dividend0[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      O => \dividend0[28]_i_3_n_2\
    );
\dividend0[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      O => \dividend0[28]_i_4_n_2\
    );
\dividend0[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      O => \dividend0[28]_i_5_n_2\
    );
\dividend0[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      O => \dividend0[28]_i_6_n_2\
    );
\dividend0[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(31),
      I1 => \dividend0_reg[31]_1\(31),
      O => \dividend0[31]_i_2_n_2\
    );
\dividend0[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      O => \dividend0[31]_i_3_n_2\
    );
\dividend0[31]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(30),
      I1 => \dividend0_reg[31]_1\(30),
      O => \dividend0[31]_i_3__1_n_2\
    );
\dividend0[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      O => \dividend0[31]_i_4_n_2\
    );
\dividend0[31]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(29),
      I1 => \dividend0_reg[31]_1\(29),
      O => \dividend0[31]_i_4__1_n_2\
    );
\dividend0[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      O => \dividend0[31]_i_5_n_2\
    );
\dividend0[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(28),
      I1 => \dividend0_reg[31]_1\(28),
      O => \dividend0[31]_i_5__1_n_2\
    );
\dividend0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(3),
      I1 => \dividend0_reg[31]_1\(3),
      O => \dividend0[3]_i_2_n_2\
    );
\dividend0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(2),
      I1 => \dividend0_reg[31]_1\(2),
      O => \dividend0[3]_i_3_n_2\
    );
\dividend0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(1),
      I1 => \dividend0_reg[31]_1\(1),
      O => \dividend0[3]_i_4_n_2\
    );
\dividend0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(0),
      I1 => \dividend0_reg[31]_1\(0),
      O => \dividend0[3]_i_5_n_2\
    );
\dividend0[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      O => \dividend0[4]_i_3_n_2\
    );
\dividend0[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      O => \dividend0[4]_i_4_n_2\
    );
\dividend0[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      O => \dividend0[4]_i_5_n_2\
    );
\dividend0[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      O => \dividend0[4]_i_6_n_2\
    );
\dividend0[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      O => \dividend0[4]_i_7_n_2\
    );
\dividend0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(7),
      I1 => \dividend0_reg[31]_1\(7),
      O => \dividend0[7]_i_2_n_2\
    );
\dividend0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(6),
      I1 => \dividend0_reg[31]_1\(6),
      O => \dividend0[7]_i_3_n_2\
    );
\dividend0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(5),
      I1 => \dividend0_reg[31]_1\(5),
      O => \dividend0[7]_i_4_n_2\
    );
\dividend0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dividend0_reg[31]_0\(4),
      I1 => \dividend0_reg[31]_1\(4),
      O => \dividend0[7]_i_5_n_2\
    );
\dividend0[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      O => \dividend0[8]_i_3__1_n_2\
    );
\dividend0[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      O => \dividend0[8]_i_4__1_n_2\
    );
\dividend0[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      O => \dividend0[8]_i_5__1_n_2\
    );
\dividend0[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      O => \dividend0[8]_i_6__1_n_2\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(0),
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[7]_i_1_n_2\,
      CO(3) => \dividend0_reg[11]_i_1_n_2\,
      CO(2) => \dividend0_reg[11]_i_1_n_3\,
      CO(1) => \dividend0_reg[11]_i_1_n_4\,
      CO(0) => \dividend0_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(11 downto 8),
      O(3 downto 0) => grp_fu_917_p00_out(11 downto 8),
      S(3) => \dividend0[11]_i_2_n_2\,
      S(2) => \dividend0[11]_i_3_n_2\,
      S(1) => \dividend0[11]_i_4_n_2\,
      S(0) => \dividend0[11]_i_5_n_2\
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_2__1_n_2\,
      CO(3) => \dividend0_reg[12]_i_2__1_n_2\,
      CO(2) => \dividend0_reg[12]_i_2__1_n_3\,
      CO(1) => \dividend0_reg[12]_i_2__1_n_4\,
      CO(0) => \dividend0_reg[12]_i_2__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(12 downto 9),
      S(3) => \dividend0[12]_i_3__1_n_2\,
      S(2) => \dividend0[12]_i_4__1_n_2\,
      S(1) => \dividend0[12]_i_5__1_n_2\,
      S(0) => \dividend0[12]_i_6__1_n_2\
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[11]_i_1_n_2\,
      CO(3) => \dividend0_reg[15]_i_1_n_2\,
      CO(2) => \dividend0_reg[15]_i_1_n_3\,
      CO(1) => \dividend0_reg[15]_i_1_n_4\,
      CO(0) => \dividend0_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(15 downto 12),
      O(3 downto 0) => grp_fu_917_p00_out(15 downto 12),
      S(3) => \dividend0[15]_i_2_n_2\,
      S(2) => \dividend0[15]_i_3_n_2\,
      S(1) => \dividend0[15]_i_4_n_2\,
      S(0) => \dividend0[15]_i_5_n_2\
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_2__1_n_2\,
      CO(3) => \dividend0_reg[16]_i_2__1_n_2\,
      CO(2) => \dividend0_reg[16]_i_2__1_n_3\,
      CO(1) => \dividend0_reg[16]_i_2__1_n_4\,
      CO(0) => \dividend0_reg[16]_i_2__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(16 downto 13),
      S(3) => \dividend0[16]_i_3__1_n_2\,
      S(2) => \dividend0[16]_i_4__1_n_2\,
      S(1) => \dividend0[16]_i_5__1_n_2\,
      S(0) => \dividend0[16]_i_6__1_n_2\
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(17),
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(18),
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(19),
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[15]_i_1_n_2\,
      CO(3) => \dividend0_reg[19]_i_1_n_2\,
      CO(2) => \dividend0_reg[19]_i_1_n_3\,
      CO(1) => \dividend0_reg[19]_i_1_n_4\,
      CO(0) => \dividend0_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(19 downto 16),
      O(3 downto 0) => grp_fu_917_p00_out(19 downto 16),
      S(3) => \dividend0[19]_i_2_n_2\,
      S(2) => \dividend0[19]_i_3_n_2\,
      S(1) => \dividend0[19]_i_4_n_2\,
      S(0) => \dividend0[19]_i_5_n_2\
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(1),
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(20),
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[16]_i_2__1_n_2\,
      CO(3) => \dividend0_reg[20]_i_2_n_2\,
      CO(2) => \dividend0_reg[20]_i_2_n_3\,
      CO(1) => \dividend0_reg[20]_i_2_n_4\,
      CO(0) => \dividend0_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(20 downto 17),
      S(3) => \dividend0[20]_i_3_n_2\,
      S(2) => \dividend0[20]_i_4_n_2\,
      S(1) => \dividend0[20]_i_5_n_2\,
      S(0) => \dividend0[20]_i_6_n_2\
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(21),
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(22),
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(23),
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[19]_i_1_n_2\,
      CO(3) => \dividend0_reg[23]_i_1_n_2\,
      CO(2) => \dividend0_reg[23]_i_1_n_3\,
      CO(1) => \dividend0_reg[23]_i_1_n_4\,
      CO(0) => \dividend0_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(23 downto 20),
      O(3 downto 0) => grp_fu_917_p00_out(23 downto 20),
      S(3) => \dividend0[23]_i_2_n_2\,
      S(2) => \dividend0[23]_i_3_n_2\,
      S(1) => \dividend0[23]_i_4_n_2\,
      S(0) => \dividend0[23]_i_5_n_2\
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(24),
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[20]_i_2_n_2\,
      CO(3) => \dividend0_reg[24]_i_2_n_2\,
      CO(2) => \dividend0_reg[24]_i_2_n_3\,
      CO(1) => \dividend0_reg[24]_i_2_n_4\,
      CO(0) => \dividend0_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(24 downto 21),
      S(3) => \dividend0[24]_i_3_n_2\,
      S(2) => \dividend0[24]_i_4_n_2\,
      S(1) => \dividend0[24]_i_5_n_2\,
      S(0) => \dividend0[24]_i_6_n_2\
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(25),
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(26),
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(27),
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[23]_i_1_n_2\,
      CO(3) => \dividend0_reg[27]_i_1_n_2\,
      CO(2) => \dividend0_reg[27]_i_1_n_3\,
      CO(1) => \dividend0_reg[27]_i_1_n_4\,
      CO(0) => \dividend0_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(27 downto 24),
      O(3 downto 0) => grp_fu_917_p00_out(27 downto 24),
      S(3) => \dividend0[27]_i_2_n_2\,
      S(2) => \dividend0[27]_i_3_n_2\,
      S(1) => \dividend0[27]_i_4_n_2\,
      S(0) => \dividend0[27]_i_5_n_2\
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(28),
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[24]_i_2_n_2\,
      CO(3) => \dividend0_reg[28]_i_2_n_2\,
      CO(2) => \dividend0_reg[28]_i_2_n_3\,
      CO(1) => \dividend0_reg[28]_i_2_n_4\,
      CO(0) => \dividend0_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(28 downto 25),
      S(3) => \dividend0[28]_i_3_n_2\,
      S(2) => \dividend0[28]_i_4_n_2\,
      S(1) => \dividend0[28]_i_5_n_2\,
      S(0) => \dividend0[28]_i_6_n_2\
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(29),
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(2),
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(30),
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(31),
      Q => p_1_in,
      R => '0'
    );
\dividend0_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[27]_i_1_n_2\,
      CO(3) => \NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dividend0_reg[31]_i_1_n_3\,
      CO(1) => \dividend0_reg[31]_i_1_n_4\,
      CO(0) => \dividend0_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \dividend0_reg[31]_0\(30 downto 28),
      O(3 downto 0) => grp_fu_917_p00_out(31 downto 28),
      S(3) => \dividend0[31]_i_2_n_2\,
      S(2) => \dividend0[31]_i_3__1_n_2\,
      S(1) => \dividend0[31]_i_4__1_n_2\,
      S(0) => \dividend0[31]_i_5__1_n_2\
    );
\dividend0_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_dividend0_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[31]_i_2_n_4\,
      CO(0) => \dividend0_reg[31]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => dividend_u0(31 downto 29),
      S(3) => '0',
      S(2) => \dividend0[31]_i_3_n_2\,
      S(1) => \dividend0[31]_i_4_n_2\,
      S(0) => \dividend0[31]_i_5_n_2\
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(3),
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[3]_i_1_n_2\,
      CO(2) => \dividend0_reg[3]_i_1_n_3\,
      CO(1) => \dividend0_reg[3]_i_1_n_4\,
      CO(0) => \dividend0_reg[3]_i_1_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => \dividend0_reg[31]_0\(3 downto 0),
      O(3 downto 0) => grp_fu_917_p00_out(3 downto 0),
      S(3) => \dividend0[3]_i_2_n_2\,
      S(2) => \dividend0[3]_i_3_n_2\,
      S(1) => \dividend0[3]_i_4_n_2\,
      S(0) => \dividend0[3]_i_5_n_2\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(4),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[4]_i_2_n_2\,
      CO(2) => \dividend0_reg[4]_i_2_n_3\,
      CO(1) => \dividend0_reg[4]_i_2_n_4\,
      CO(0) => \dividend0_reg[4]_i_2_n_5\,
      CYINIT => \dividend0[4]_i_3_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(4 downto 1),
      S(3) => \dividend0[4]_i_4_n_2\,
      S(2) => \dividend0[4]_i_5_n_2\,
      S(1) => \dividend0[4]_i_6_n_2\,
      S(0) => \dividend0[4]_i_7_n_2\
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[3]_i_1_n_2\,
      CO(3) => \dividend0_reg[7]_i_1_n_2\,
      CO(2) => \dividend0_reg[7]_i_1_n_3\,
      CO(1) => \dividend0_reg[7]_i_1_n_4\,
      CO(0) => \dividend0_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \dividend0_reg[31]_0\(7 downto 4),
      O(3 downto 0) => grp_fu_917_p00_out(7 downto 4),
      S(3) => \dividend0[7]_i_2_n_2\,
      S(2) => \dividend0[7]_i_3_n_2\,
      S(1) => \dividend0[7]_i_4_n_2\,
      S(0) => \dividend0[7]_i_5_n_2\
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[4]_i_2_n_2\,
      CO(3) => \dividend0_reg[8]_i_2__1_n_2\,
      CO(2) => \dividend0_reg[8]_i_2__1_n_3\,
      CO(1) => \dividend0_reg[8]_i_2__1_n_4\,
      CO(0) => \dividend0_reg[8]_i_2__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(8 downto 5),
      S(3) => \dividend0[8]_i_3__1_n_2\,
      S(2) => \dividend0[8]_i_4__1_n_2\,
      S(1) => \dividend0[8]_i_5__1_n_2\,
      S(0) => \dividend0[8]_i_6__1_n_2\
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_917_p00_out(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq
     port map (
      D(0) => \dividend0_reg_n_2_[0]\,
      E(0) => \^e\(0),
      O56(15) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30,
      O56(14) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31,
      O56(13) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32,
      O56(12) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33,
      O56(11) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34,
      O56(10) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35,
      O56(9) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36,
      O56(8) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37,
      O56(7) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38,
      O56(6) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39,
      O56(5) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40,
      O56(4) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41,
      O56(3) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42,
      O56(2) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43,
      O56(1) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44,
      O56(0) => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45,
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cal_tmp_carry_0 => cal_tmp_carry,
      cal_tmp_carry_1 => cal_tmp_carry_0,
      \cal_tmp_carry__0_0\ => \cal_tmp_carry__0\,
      \cal_tmp_carry__0_1\ => \cal_tmp_carry__0_0\,
      \cal_tmp_carry__0_2\ => \cal_tmp_carry__0_1\,
      \cal_tmp_carry__1_0\ => \cal_tmp_carry__1\,
      \cal_tmp_carry__1_1\ => \cal_tmp_carry__1_0\,
      \cal_tmp_carry__2_0\ => \cal_tmp_carry__2\,
      \cal_tmp_carry__2_1\ => \cal_tmp_carry__2_0\,
      \cal_tmp_carry__3_0\ => \cal_tmp_carry__3\,
      \cal_tmp_carry__3_1\ => \cal_tmp_carry__3_0\,
      \cal_tmp_carry__3_2\ => \cal_tmp_carry__3_1\,
      \cal_tmp_carry__3_3\ => \cal_tmp_carry__3_2\,
      \cal_tmp_carry__4_0\ => \cal_tmp_carry__4\,
      \cal_tmp_carry__4_1\ => \cal_tmp_carry__4_0\,
      \cal_tmp_carry__4_2\ => \cal_tmp_carry__4_1\,
      \cal_tmp_carry__4_3\ => \cal_tmp_carry__4_2\,
      \cal_tmp_carry__5_0\ => \cal_tmp_carry__5\,
      \cal_tmp_carry__5_1\ => \cal_tmp_carry__5_0\,
      \cal_tmp_carry__5_2\ => \cal_tmp_carry__5_1\,
      \cal_tmp_carry__5_3\ => \cal_tmp_carry__5_2\,
      \dividend0_reg[10]_0\ => \dividend0_reg_n_2_[10]\,
      \dividend0_reg[11]_0\ => \dividend0_reg_n_2_[11]\,
      \dividend0_reg[12]_0\ => \dividend0_reg_n_2_[12]\,
      \dividend0_reg[13]_0\ => \dividend0_reg_n_2_[13]\,
      \dividend0_reg[14]_0\ => \dividend0_reg_n_2_[14]\,
      \dividend0_reg[15]_0\ => \dividend0_reg_n_2_[15]\,
      \dividend0_reg[16]_0\ => \dividend0_reg_n_2_[16]\,
      \dividend0_reg[17]_0\ => \dividend0_reg_n_2_[17]\,
      \dividend0_reg[18]_0\ => \dividend0_reg_n_2_[18]\,
      \dividend0_reg[19]_0\ => \dividend0_reg_n_2_[19]\,
      \dividend0_reg[1]_0\ => \dividend0_reg_n_2_[1]\,
      \dividend0_reg[20]_0\ => \dividend0_reg_n_2_[20]\,
      \dividend0_reg[21]_0\ => \dividend0_reg_n_2_[21]\,
      \dividend0_reg[22]_0\ => \dividend0_reg_n_2_[22]\,
      \dividend0_reg[23]_0\ => \dividend0_reg_n_2_[23]\,
      \dividend0_reg[24]_0\ => \dividend0_reg_n_2_[24]\,
      \dividend0_reg[25]_0\ => \dividend0_reg_n_2_[25]\,
      \dividend0_reg[26]_0\ => \dividend0_reg_n_2_[26]\,
      \dividend0_reg[27]_0\ => \dividend0_reg_n_2_[27]\,
      \dividend0_reg[28]_0\ => \dividend0_reg_n_2_[28]\,
      \dividend0_reg[29]_0\ => \dividend0_reg_n_2_[29]\,
      \dividend0_reg[2]_0\ => \dividend0_reg_n_2_[2]\,
      \dividend0_reg[30]_0\ => \dividend0_reg_n_2_[30]\,
      \dividend0_reg[3]_0\ => \dividend0_reg_n_2_[3]\,
      \dividend0_reg[4]_0\ => \dividend0_reg_n_2_[4]\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_2_[5]\,
      \dividend0_reg[6]_0\ => \dividend0_reg_n_2_[6]\,
      \dividend0_reg[7]_0\ => \dividend0_reg_n_2_[7]\,
      \dividend0_reg[8]_0\ => \dividend0_reg_n_2_[8]\,
      \dividend0_reg[9]_0\ => \dividend0_reg_n_2_[9]\,
      \dividend_tmp_reg[0]_0\ => \dividend_tmp_reg[0]\,
      \dividend_tmp_reg[0]_1\ => \dividend_tmp_reg[0]_0\,
      \dividend_tmp_reg[0]_2\ => \dividend_tmp_reg[0]_1\,
      \dividend_tmp_reg[0]_3\ => \dividend_tmp_reg[0]_2\,
      dividend_u0(30 downto 0) => dividend_u0(31 downto 1),
      p_1_in => p_1_in,
      \r_stage_reg[0]_0\ => \r_stage_reg[0]\,
      \r_stage_reg[0]_1\(3 downto 0) => \r_stage_reg[0]_0\(3 downto 0),
      \r_stage_reg[0]_2\(3 downto 0) => \r_stage_reg[0]_1\(3 downto 0),
      \r_stage_reg[0]_3\(3 downto 0) => \r_stage_reg[0]_2\(3 downto 0),
      \r_stage_reg[0]_4\(1 downto 0) => \r_stage_reg[0]_3\(1 downto 0),
      \r_stage_reg[0]_5\(1 downto 0) => \r_stage_reg[0]_4\(1 downto 0),
      \r_stage_reg[0]_6\(2 downto 0) => \r_stage_reg[0]_5\(2 downto 0),
      \r_stage_reg[0]_7\(1 downto 0) => \r_stage_reg[0]_6\(1 downto 0),
      \r_stage_reg[32]_0\(0) => \^r_stage_reg[32]\(0),
      r_stage_reg_r_14_0 => r_stage_reg_r_14
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_45,
      Q => dout(0),
      R => '0'
    );
\remd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_35,
      Q => dout(10),
      R => '0'
    );
\remd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_34,
      Q => dout(11),
      R => '0'
    );
\remd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_33,
      Q => dout(12),
      R => '0'
    );
\remd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_32,
      Q => dout(13),
      R => '0'
    );
\remd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_31,
      Q => dout(14),
      R => '0'
    );
\remd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_30,
      Q => dout(15),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_44,
      Q => dout(1),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_43,
      Q => dout(2),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_42,
      Q => dout(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_41,
      Q => dout(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_40,
      Q => dout(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_39,
      Q => dout(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_38,
      Q => dout(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_37,
      Q => dout(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^r_stage_reg[32]\(0),
      D => guitar_effects_srem_32ns_17ns_16_36_seq_1_divseq_u_n_36,
      Q => dout(9),
      R => '0'
    );
start0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[32]\(0),
      Q => \^e\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1 is
  port (
    \remd_tmp_reg[2]\ : out STD_LOGIC;
    \remd_tmp_reg[3]\ : out STD_LOGIC;
    \remd_tmp_reg[4]\ : out STD_LOGIC;
    \remd_tmp_reg[6]\ : out STD_LOGIC;
    \remd_tmp_reg[7]\ : out STD_LOGIC;
    \remd_tmp_reg[8]\ : out STD_LOGIC;
    \remd_tmp_reg[11]\ : out STD_LOGIC;
    \remd_tmp_reg[13]\ : out STD_LOGIC;
    \remd_tmp_reg[15]\ : out STD_LOGIC;
    \remd_tmp_reg[16]\ : out STD_LOGIC;
    \remd_tmp_reg[17]\ : out STD_LOGIC;
    \remd_tmp_reg[18]\ : out STD_LOGIC;
    \remd_tmp_reg[19]\ : out STD_LOGIC;
    \remd_tmp_reg[20]\ : out STD_LOGIC;
    \remd_tmp_reg[21]\ : out STD_LOGIC;
    \remd_tmp_reg[22]\ : out STD_LOGIC;
    \remd_tmp_reg[23]\ : out STD_LOGIC;
    \remd_tmp_reg[24]\ : out STD_LOGIC;
    \remd_tmp_reg[25]\ : out STD_LOGIC;
    \remd_tmp_reg[26]\ : out STD_LOGIC;
    \remd_tmp_reg[27]\ : out STD_LOGIC;
    \remd_tmp_reg[28]\ : out STD_LOGIC;
    \remd_tmp_reg[29]\ : out STD_LOGIC;
    \remd_tmp_reg[30]\ : out STD_LOGIC;
    \remd_tmp_reg[0]\ : out STD_LOGIC;
    \remd_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \remd_tmp_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \remd_tmp_reg[11]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[15]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_tmp_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dividend_tmp_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \remd_tmp_reg[31]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \remd_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1 : entity is "guitar_effects_srem_32ns_17ns_32_36_seq_1";
end guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1 is
  signal \dividend0[12]_i_3__2_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_4__2_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_5__2_n_2\ : STD_LOGIC;
  signal \dividend0[12]_i_6__2_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_3__2_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_4__2_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_5__2_n_2\ : STD_LOGIC;
  signal \dividend0[16]_i_6__2_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[20]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[24]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[28]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[31]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_3__0_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_4__0_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_5__0_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_6__0_n_2\ : STD_LOGIC;
  signal \dividend0[4]_i_7__0_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_3__2_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_4__2_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_5__2_n_2\ : STD_LOGIC;
  signal \dividend0[8]_i_6__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[20]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[24]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[28]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_1__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[31]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \dividend0_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \dividend0_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[0]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[10]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[11]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[12]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[13]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[14]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[15]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[16]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[17]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[18]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[19]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[1]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[20]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[21]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[22]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[23]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[24]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[25]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[26]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[27]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[28]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[29]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[2]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[30]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[3]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[4]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[5]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[6]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[7]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[8]\ : STD_LOGIC;
  signal \dividend0_reg_n_2_[9]\ : STD_LOGIC;
  signal dividend_u0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal grp_fu_929_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8 : STD_LOGIC;
  signal guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dividend0_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_dividend0_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[12]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[16]_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[20]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[24]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[28]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[31]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dividend0_reg[8]_i_2__2\ : label is 35;
begin
\dividend0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => grp_fu_929_p0(0)
    );
\dividend0[12]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[12]\,
      O => \dividend0[12]_i_3__2_n_2\
    );
\dividend0[12]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[11]\,
      O => \dividend0[12]_i_4__2_n_2\
    );
\dividend0[12]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[10]\,
      O => \dividend0[12]_i_5__2_n_2\
    );
\dividend0[12]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[9]\,
      O => \dividend0[12]_i_6__2_n_2\
    );
\dividend0[16]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[16]\,
      O => \dividend0[16]_i_3__2_n_2\
    );
\dividend0[16]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[15]\,
      O => \dividend0[16]_i_4__2_n_2\
    );
\dividend0[16]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[14]\,
      O => \dividend0[16]_i_5__2_n_2\
    );
\dividend0[16]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[13]\,
      O => \dividend0[16]_i_6__2_n_2\
    );
\dividend0[20]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[20]\,
      O => \dividend0[20]_i_3__0_n_2\
    );
\dividend0[20]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[19]\,
      O => \dividend0[20]_i_4__0_n_2\
    );
\dividend0[20]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[18]\,
      O => \dividend0[20]_i_5__0_n_2\
    );
\dividend0[20]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[17]\,
      O => \dividend0[20]_i_6__0_n_2\
    );
\dividend0[24]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[24]\,
      O => \dividend0[24]_i_3__0_n_2\
    );
\dividend0[24]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[23]\,
      O => \dividend0[24]_i_4__0_n_2\
    );
\dividend0[24]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[22]\,
      O => \dividend0[24]_i_5__0_n_2\
    );
\dividend0[24]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[21]\,
      O => \dividend0[24]_i_6__0_n_2\
    );
\dividend0[28]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[28]\,
      O => \dividend0[28]_i_3__0_n_2\
    );
\dividend0[28]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[27]\,
      O => \dividend0[28]_i_4__0_n_2\
    );
\dividend0[28]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[26]\,
      O => \dividend0[28]_i_5__0_n_2\
    );
\dividend0[28]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[25]\,
      O => \dividend0[28]_i_6__0_n_2\
    );
\dividend0[31]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      O => \dividend0[31]_i_3__0_n_2\
    );
\dividend0[31]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[30]\,
      O => \dividend0[31]_i_4__0_n_2\
    );
\dividend0[31]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[29]\,
      O => \dividend0[31]_i_5__0_n_2\
    );
\dividend0[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[0]\,
      O => \dividend0[4]_i_3__0_n_2\
    );
\dividend0[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[4]\,
      O => \dividend0[4]_i_4__0_n_2\
    );
\dividend0[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[3]\,
      O => \dividend0[4]_i_5__0_n_2\
    );
\dividend0[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[2]\,
      O => \dividend0[4]_i_6__0_n_2\
    );
\dividend0[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[1]\,
      O => \dividend0[4]_i_7__0_n_2\
    );
\dividend0[8]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[8]\,
      O => \dividend0[8]_i_3__2_n_2\
    );
\dividend0[8]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[7]\,
      O => \dividend0[8]_i_4__2_n_2\
    );
\dividend0[8]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[6]\,
      O => \dividend0[8]_i_5__2_n_2\
    );
\dividend0[8]_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dividend0_reg_n_2_[5]\,
      O => \dividend0[8]_i_6__2_n_2\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(0),
      Q => \dividend0_reg_n_2_[0]\,
      R => '0'
    );
\dividend0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(10),
      Q => \dividend0_reg_n_2_[10]\,
      R => '0'
    );
\dividend0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(11),
      Q => \dividend0_reg_n_2_[11]\,
      R => '0'
    );
\dividend0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(12),
      Q => \dividend0_reg_n_2_[12]\,
      R => '0'
    );
\dividend0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_1_n_2\,
      CO(3) => \dividend0_reg[12]_i_1_n_2\,
      CO(2) => \dividend0_reg[12]_i_1_n_3\,
      CO(1) => \dividend0_reg[12]_i_1_n_4\,
      CO(0) => \dividend0_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(12 downto 9),
      S(3 downto 0) => Q(12 downto 9)
    );
\dividend0_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[8]_i_2__2_n_2\,
      CO(3) => \dividend0_reg[12]_i_2__2_n_2\,
      CO(2) => \dividend0_reg[12]_i_2__2_n_3\,
      CO(1) => \dividend0_reg[12]_i_2__2_n_4\,
      CO(0) => \dividend0_reg[12]_i_2__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(12 downto 9),
      S(3) => \dividend0[12]_i_3__2_n_2\,
      S(2) => \dividend0[12]_i_4__2_n_2\,
      S(1) => \dividend0[12]_i_5__2_n_2\,
      S(0) => \dividend0[12]_i_6__2_n_2\
    );
\dividend0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(13),
      Q => \dividend0_reg_n_2_[13]\,
      R => '0'
    );
\dividend0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(14),
      Q => \dividend0_reg_n_2_[14]\,
      R => '0'
    );
\dividend0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(15),
      Q => \dividend0_reg_n_2_[15]\,
      R => '0'
    );
\dividend0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(16),
      Q => \dividend0_reg_n_2_[16]\,
      R => '0'
    );
\dividend0_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_1_n_2\,
      CO(3) => \dividend0_reg[16]_i_1_n_2\,
      CO(2) => \dividend0_reg[16]_i_1_n_3\,
      CO(1) => \dividend0_reg[16]_i_1_n_4\,
      CO(0) => \dividend0_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(16 downto 13),
      S(3 downto 0) => Q(16 downto 13)
    );
\dividend0_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[12]_i_2__2_n_2\,
      CO(3) => \dividend0_reg[16]_i_2__2_n_2\,
      CO(2) => \dividend0_reg[16]_i_2__2_n_3\,
      CO(1) => \dividend0_reg[16]_i_2__2_n_4\,
      CO(0) => \dividend0_reg[16]_i_2__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(16 downto 13),
      S(3) => \dividend0[16]_i_3__2_n_2\,
      S(2) => \dividend0[16]_i_4__2_n_2\,
      S(1) => \dividend0[16]_i_5__2_n_2\,
      S(0) => \dividend0[16]_i_6__2_n_2\
    );
\dividend0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(17),
      Q => \dividend0_reg_n_2_[17]\,
      R => '0'
    );
\dividend0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(18),
      Q => \dividend0_reg_n_2_[18]\,
      R => '0'
    );
\dividend0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(19),
      Q => \dividend0_reg_n_2_[19]\,
      R => '0'
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(1),
      Q => \dividend0_reg_n_2_[1]\,
      R => '0'
    );
\dividend0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(20),
      Q => \dividend0_reg_n_2_[20]\,
      R => '0'
    );
\dividend0_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[16]_i_1_n_2\,
      CO(3) => \dividend0_reg[20]_i_1_n_2\,
      CO(2) => \dividend0_reg[20]_i_1_n_3\,
      CO(1) => \dividend0_reg[20]_i_1_n_4\,
      CO(0) => \dividend0_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(20 downto 17),
      S(3 downto 0) => Q(20 downto 17)
    );
\dividend0_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[16]_i_2__2_n_2\,
      CO(3) => \dividend0_reg[20]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[20]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[20]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[20]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(20 downto 17),
      S(3) => \dividend0[20]_i_3__0_n_2\,
      S(2) => \dividend0[20]_i_4__0_n_2\,
      S(1) => \dividend0[20]_i_5__0_n_2\,
      S(0) => \dividend0[20]_i_6__0_n_2\
    );
\dividend0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(21),
      Q => \dividend0_reg_n_2_[21]\,
      R => '0'
    );
\dividend0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(22),
      Q => \dividend0_reg_n_2_[22]\,
      R => '0'
    );
\dividend0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(23),
      Q => \dividend0_reg_n_2_[23]\,
      R => '0'
    );
\dividend0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(24),
      Q => \dividend0_reg_n_2_[24]\,
      R => '0'
    );
\dividend0_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[20]_i_1_n_2\,
      CO(3) => \dividend0_reg[24]_i_1_n_2\,
      CO(2) => \dividend0_reg[24]_i_1_n_3\,
      CO(1) => \dividend0_reg[24]_i_1_n_4\,
      CO(0) => \dividend0_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(24 downto 21),
      S(3 downto 0) => Q(24 downto 21)
    );
\dividend0_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[20]_i_2__0_n_2\,
      CO(3) => \dividend0_reg[24]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[24]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[24]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[24]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(24 downto 21),
      S(3) => \dividend0[24]_i_3__0_n_2\,
      S(2) => \dividend0[24]_i_4__0_n_2\,
      S(1) => \dividend0[24]_i_5__0_n_2\,
      S(0) => \dividend0[24]_i_6__0_n_2\
    );
\dividend0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(25),
      Q => \dividend0_reg_n_2_[25]\,
      R => '0'
    );
\dividend0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(26),
      Q => \dividend0_reg_n_2_[26]\,
      R => '0'
    );
\dividend0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(27),
      Q => \dividend0_reg_n_2_[27]\,
      R => '0'
    );
\dividend0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(28),
      Q => \dividend0_reg_n_2_[28]\,
      R => '0'
    );
\dividend0_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[24]_i_1_n_2\,
      CO(3) => \dividend0_reg[28]_i_1_n_2\,
      CO(2) => \dividend0_reg[28]_i_1_n_3\,
      CO(1) => \dividend0_reg[28]_i_1_n_4\,
      CO(0) => \dividend0_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(28 downto 25),
      S(3 downto 0) => Q(28 downto 25)
    );
\dividend0_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[24]_i_2__0_n_2\,
      CO(3) => \dividend0_reg[28]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[28]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[28]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[28]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(28 downto 25),
      S(3) => \dividend0[28]_i_3__0_n_2\,
      S(2) => \dividend0[28]_i_4__0_n_2\,
      S(1) => \dividend0[28]_i_5__0_n_2\,
      S(0) => \dividend0[28]_i_6__0_n_2\
    );
\dividend0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(29),
      Q => \dividend0_reg_n_2_[29]\,
      R => '0'
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(2),
      Q => \dividend0_reg_n_2_[2]\,
      R => '0'
    );
\dividend0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(30),
      Q => \dividend0_reg_n_2_[30]\,
      R => '0'
    );
\dividend0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(31),
      Q => p_1_in,
      R => '0'
    );
\dividend0_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[28]_i_1_n_2\,
      CO(3 downto 2) => \NLW_dividend0_reg[31]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[31]_i_1__0_n_4\,
      CO(0) => \dividend0_reg[31]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_fu_929_p0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => Q(31 downto 29)
    );
\dividend0_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[28]_i_2__0_n_2\,
      CO(3 downto 2) => \NLW_dividend0_reg[31]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \dividend0_reg[31]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[31]_i_2__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_dividend0_reg[31]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => dividend_u0(31 downto 29),
      S(3) => '0',
      S(2) => \dividend0[31]_i_3__0_n_2\,
      S(1) => \dividend0[31]_i_4__0_n_2\,
      S(0) => \dividend0[31]_i_5__0_n_2\
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(3),
      Q => \dividend0_reg_n_2_[3]\,
      R => '0'
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(4),
      Q => \dividend0_reg_n_2_[4]\,
      R => '0'
    );
\dividend0_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[4]_i_1_n_2\,
      CO(2) => \dividend0_reg[4]_i_1_n_3\,
      CO(1) => \dividend0_reg[4]_i_1_n_4\,
      CO(0) => \dividend0_reg[4]_i_1_n_5\,
      CYINIT => Q(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(4 downto 1),
      S(3 downto 0) => Q(4 downto 1)
    );
\dividend0_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dividend0_reg[4]_i_2__0_n_2\,
      CO(2) => \dividend0_reg[4]_i_2__0_n_3\,
      CO(1) => \dividend0_reg[4]_i_2__0_n_4\,
      CO(0) => \dividend0_reg[4]_i_2__0_n_5\,
      CYINIT => \dividend0[4]_i_3__0_n_2\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(4 downto 1),
      S(3) => \dividend0[4]_i_4__0_n_2\,
      S(2) => \dividend0[4]_i_5__0_n_2\,
      S(1) => \dividend0[4]_i_6__0_n_2\,
      S(0) => \dividend0[4]_i_7__0_n_2\
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(5),
      Q => \dividend0_reg_n_2_[5]\,
      R => '0'
    );
\dividend0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(6),
      Q => \dividend0_reg_n_2_[6]\,
      R => '0'
    );
\dividend0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(7),
      Q => \dividend0_reg_n_2_[7]\,
      R => '0'
    );
\dividend0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(8),
      Q => \dividend0_reg_n_2_[8]\,
      R => '0'
    );
\dividend0_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[4]_i_1_n_2\,
      CO(3) => \dividend0_reg[8]_i_1_n_2\,
      CO(2) => \dividend0_reg[8]_i_1_n_3\,
      CO(1) => \dividend0_reg[8]_i_1_n_4\,
      CO(0) => \dividend0_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => grp_fu_929_p0(8 downto 5),
      S(3 downto 0) => Q(8 downto 5)
    );
\dividend0_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dividend0_reg[4]_i_2__0_n_2\,
      CO(3) => \dividend0_reg[8]_i_2__2_n_2\,
      CO(2) => \dividend0_reg[8]_i_2__2_n_3\,
      CO(1) => \dividend0_reg[8]_i_2__2_n_4\,
      CO(0) => \dividend0_reg[8]_i_2__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => dividend_u0(8 downto 5),
      S(3) => \dividend0[8]_i_3__2_n_2\,
      S(2) => \dividend0[8]_i_4__2_n_2\,
      S(1) => \dividend0[8]_i_5__2_n_2\,
      S(0) => \dividend0[8]_i_6__2_n_2\
    );
\dividend0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_fu_929_p0(9),
      Q => \dividend0_reg_n_2_[9]\,
      R => '0'
    );
guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq
     port map (
      D(31) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2,
      D(30) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3,
      D(29) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4,
      D(28) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5,
      D(27) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6,
      D(26) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7,
      D(25) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8,
      D(24) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9,
      D(23) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10,
      D(22) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11,
      D(21) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12,
      D(20) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13,
      D(19) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14,
      D(18) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15,
      D(17) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16,
      D(16) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17,
      D(15) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18,
      D(14) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19,
      D(13) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20,
      D(12) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21,
      D(11) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22,
      D(10) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23,
      D(9) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24,
      D(8) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25,
      D(7) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26,
      D(6) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27,
      D(5) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28,
      D(4) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29,
      D(3) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30,
      D(2) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31,
      D(1) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32,
      D(0) => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33,
      E(0) => E(0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      \dividend0_reg[0]_0\(0) => \dividend0_reg_n_2_[0]\,
      \dividend0_reg[10]_0\ => \dividend0_reg_n_2_[10]\,
      \dividend0_reg[11]_0\ => \dividend0_reg_n_2_[11]\,
      \dividend0_reg[12]_0\ => \dividend0_reg_n_2_[12]\,
      \dividend0_reg[13]_0\ => \dividend0_reg_n_2_[13]\,
      \dividend0_reg[14]_0\ => \dividend0_reg_n_2_[14]\,
      \dividend0_reg[15]_0\ => \dividend0_reg_n_2_[15]\,
      \dividend0_reg[16]_0\ => \dividend0_reg_n_2_[16]\,
      \dividend0_reg[17]_0\ => \dividend0_reg_n_2_[17]\,
      \dividend0_reg[18]_0\ => \dividend0_reg_n_2_[18]\,
      \dividend0_reg[19]_0\ => \dividend0_reg_n_2_[19]\,
      \dividend0_reg[1]_0\ => \dividend0_reg_n_2_[1]\,
      \dividend0_reg[20]_0\ => \dividend0_reg_n_2_[20]\,
      \dividend0_reg[21]_0\ => \dividend0_reg_n_2_[21]\,
      \dividend0_reg[22]_0\ => \dividend0_reg_n_2_[22]\,
      \dividend0_reg[23]_0\ => \dividend0_reg_n_2_[23]\,
      \dividend0_reg[24]_0\ => \dividend0_reg_n_2_[24]\,
      \dividend0_reg[25]_0\ => \dividend0_reg_n_2_[25]\,
      \dividend0_reg[26]_0\ => \dividend0_reg_n_2_[26]\,
      \dividend0_reg[27]_0\ => \dividend0_reg_n_2_[27]\,
      \dividend0_reg[28]_0\ => \dividend0_reg_n_2_[28]\,
      \dividend0_reg[29]_0\ => \dividend0_reg_n_2_[29]\,
      \dividend0_reg[2]_0\ => \dividend0_reg_n_2_[2]\,
      \dividend0_reg[30]_0\ => \dividend0_reg_n_2_[30]\,
      \dividend0_reg[3]_0\ => \dividend0_reg_n_2_[3]\,
      \dividend0_reg[4]_0\ => \dividend0_reg_n_2_[4]\,
      \dividend0_reg[5]_0\ => \dividend0_reg_n_2_[5]\,
      \dividend0_reg[6]_0\ => \dividend0_reg_n_2_[6]\,
      \dividend0_reg[7]_0\ => \dividend0_reg_n_2_[7]\,
      \dividend0_reg[8]_0\ => \dividend0_reg_n_2_[8]\,
      \dividend0_reg[9]_0\ => \dividend0_reg_n_2_[9]\,
      \dividend_tmp_reg[0]_0\(3 downto 0) => \dividend_tmp_reg[0]\(3 downto 0),
      dividend_u0(30 downto 0) => dividend_u0(31 downto 1),
      p_1_in => p_1_in,
      \remd_tmp_reg[0]_0\ => \remd_tmp_reg[0]\,
      \remd_tmp_reg[11]_0\ => \remd_tmp_reg[11]\,
      \remd_tmp_reg[11]_1\(1 downto 0) => \remd_tmp_reg[11]_0\(1 downto 0),
      \remd_tmp_reg[13]_0\ => \remd_tmp_reg[13]\,
      \remd_tmp_reg[15]_0\ => \remd_tmp_reg[15]\,
      \remd_tmp_reg[15]_1\(1 downto 0) => \remd_tmp_reg[15]_0\(1 downto 0),
      \remd_tmp_reg[16]_0\ => \remd_tmp_reg[16]\,
      \remd_tmp_reg[17]_0\ => \remd_tmp_reg[17]\,
      \remd_tmp_reg[18]_0\ => \remd_tmp_reg[18]\,
      \remd_tmp_reg[19]_0\ => \remd_tmp_reg[19]\,
      \remd_tmp_reg[19]_1\(3 downto 0) => \remd_tmp_reg[19]_0\(3 downto 0),
      \remd_tmp_reg[20]_0\ => \remd_tmp_reg[20]\,
      \remd_tmp_reg[21]_0\ => \remd_tmp_reg[21]\,
      \remd_tmp_reg[22]_0\ => \remd_tmp_reg[22]\,
      \remd_tmp_reg[23]_0\ => \remd_tmp_reg[23]\,
      \remd_tmp_reg[23]_1\(3 downto 0) => \remd_tmp_reg[23]_0\(3 downto 0),
      \remd_tmp_reg[24]_0\ => \remd_tmp_reg[24]\,
      \remd_tmp_reg[25]_0\ => \remd_tmp_reg[25]\,
      \remd_tmp_reg[26]_0\ => \remd_tmp_reg[26]\,
      \remd_tmp_reg[27]_0\ => \remd_tmp_reg[27]\,
      \remd_tmp_reg[28]_0\ => \remd_tmp_reg[28]\,
      \remd_tmp_reg[29]_0\ => \remd_tmp_reg[29]\,
      \remd_tmp_reg[2]_0\ => \remd_tmp_reg[2]\,
      \remd_tmp_reg[30]_0\ => \remd_tmp_reg[30]\,
      \remd_tmp_reg[31]_0\ => \remd_tmp_reg[31]\,
      \remd_tmp_reg[3]_0\ => \remd_tmp_reg[3]\,
      \remd_tmp_reg[3]_1\(1 downto 0) => \remd_tmp_reg[3]_0\(1 downto 0),
      \remd_tmp_reg[4]_0\ => \remd_tmp_reg[4]\,
      \remd_tmp_reg[6]_0\ => \remd_tmp_reg[6]\,
      \remd_tmp_reg[7]_0\ => \remd_tmp_reg[7]\,
      \remd_tmp_reg[7]_1\(2 downto 0) => \remd_tmp_reg[7]_0\(2 downto 0),
      \remd_tmp_reg[8]_0\ => \remd_tmp_reg[8]\
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_33,
      Q => \remd_reg[31]_0\(0),
      R => '0'
    );
\remd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_23,
      Q => \remd_reg[31]_0\(10),
      R => '0'
    );
\remd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_22,
      Q => \remd_reg[31]_0\(11),
      R => '0'
    );
\remd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_21,
      Q => \remd_reg[31]_0\(12),
      R => '0'
    );
\remd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_20,
      Q => \remd_reg[31]_0\(13),
      R => '0'
    );
\remd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_19,
      Q => \remd_reg[31]_0\(14),
      R => '0'
    );
\remd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_18,
      Q => \remd_reg[31]_0\(15),
      R => '0'
    );
\remd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_17,
      Q => \remd_reg[31]_0\(16),
      R => '0'
    );
\remd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_16,
      Q => \remd_reg[31]_0\(17),
      R => '0'
    );
\remd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_15,
      Q => \remd_reg[31]_0\(18),
      R => '0'
    );
\remd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_14,
      Q => \remd_reg[31]_0\(19),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_32,
      Q => \remd_reg[31]_0\(1),
      R => '0'
    );
\remd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_13,
      Q => \remd_reg[31]_0\(20),
      R => '0'
    );
\remd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_12,
      Q => \remd_reg[31]_0\(21),
      R => '0'
    );
\remd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_11,
      Q => \remd_reg[31]_0\(22),
      R => '0'
    );
\remd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_10,
      Q => \remd_reg[31]_0\(23),
      R => '0'
    );
\remd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_9,
      Q => \remd_reg[31]_0\(24),
      R => '0'
    );
\remd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_8,
      Q => \remd_reg[31]_0\(25),
      R => '0'
    );
\remd_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_7,
      Q => \remd_reg[31]_0\(26),
      R => '0'
    );
\remd_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_6,
      Q => \remd_reg[31]_0\(27),
      R => '0'
    );
\remd_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_5,
      Q => \remd_reg[31]_0\(28),
      R => '0'
    );
\remd_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_4,
      Q => \remd_reg[31]_0\(29),
      R => '0'
    );
\remd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_31,
      Q => \remd_reg[31]_0\(2),
      R => '0'
    );
\remd_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_3,
      Q => \remd_reg[31]_0\(30),
      R => '0'
    );
\remd_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_2,
      Q => \remd_reg[31]_0\(31),
      R => '0'
    );
\remd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_30,
      Q => \remd_reg[31]_0\(3),
      R => '0'
    );
\remd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_29,
      Q => \remd_reg[31]_0\(4),
      R => '0'
    );
\remd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_28,
      Q => \remd_reg[31]_0\(5),
      R => '0'
    );
\remd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_27,
      Q => \remd_reg[31]_0\(6),
      R => '0'
    );
\remd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_26,
      Q => \remd_reg[31]_0\(7),
      R => '0'
    );
\remd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_25,
      Q => \remd_reg[31]_0\(8),
      R => '0'
    );
\remd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \remd_reg[0]_0\(0),
      D => guitar_effects_srem_32ns_17ns_32_36_seq_1_divseq_u_n_24,
      Q => \remd_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21_guitar_effects is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TREADY : out STD_LOGIC;
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OUTPUT_r_TVALID : out STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is 7;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "guitar_effects";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute hls_module : string;
  attribute hls_module of guitar_effects_design_guitar_effects_0_21_guitar_effects : entity is "yes";
end guitar_effects_design_guitar_effects_0_21_guitar_effects;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21_guitar_effects is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 0 to 0 );
  signal INPUT_r_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal INPUT_r_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal INPUT_r_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal INPUT_r_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal INPUT_r_TLAST_int_regslice : STD_LOGIC;
  signal INPUT_r_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal INPUT_r_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal INPUT_r_TVALID_int_regslice : STD_LOGIC;
  signal OUTPUT_r_TREADY_int_regslice : STD_LOGIC;
  signal add_ln141_reg_275 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal and_ln159_1_reg_1315 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_10_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_11_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_12_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_14_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_15_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_16_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_17_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_18_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_19_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_20_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_21_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_22_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[22]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[35]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[36]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[37]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[38]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[39]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[40]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[41]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[42]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[43]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[44]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[45]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[46]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[48]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[49]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[50]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[51]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[53]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[55]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[56]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[57]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[58]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[59]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[60]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[61]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[62]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[63]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[64]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[65]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[66]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[67]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[68]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[69]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[70]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[71]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[72]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[73]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[74]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[75]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[76]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[77]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[78]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[79]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[80]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[81]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[82]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[83]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[84]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[85]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[86]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[87]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[88]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[92]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state32 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state53 : STD_LOGIC;
  signal ap_CS_fsm_state55 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state90 : STD_LOGIC;
  signal ap_CS_fsm_state91 : STD_LOGIC;
  signal ap_CS_fsm_state92 : STD_LOGIC;
  signal ap_CS_fsm_state94 : STD_LOGIC;
  signal ap_CS_fsm_state95 : STD_LOGIC;
  signal ap_CS_fsm_state96 : STD_LOGIC;
  signal ap_CS_fsm_state97 : STD_LOGIC;
  signal ap_CS_fsm_state98 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 97 downto 0 );
  signal ap_phi_mux_empty_38_phi_fu_368_p4 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal axilite_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axilite_out_ap_vld : STD_LOGIC;
  signal compression_buffer_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal compression_buffer_ce0 : STD_LOGIC;
  signal compression_buffer_q0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal compression_buffer_we0 : STD_LOGIC;
  signal compression_max_threshold_read_reg_1103 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_min_threshold_read_reg_1108 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_zero_threshold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal compression_zero_threshold_read_reg_1098 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal control_r_s_axi_U_n_119 : STD_LOGIC;
  signal control_r_s_axi_U_n_120 : STD_LOGIC;
  signal control_r_s_axi_U_n_121 : STD_LOGIC;
  signal control_r_s_axi_U_n_122 : STD_LOGIC;
  signal control_r_s_axi_U_n_123 : STD_LOGIC;
  signal control_r_s_axi_U_n_124 : STD_LOGIC;
  signal control_r_s_axi_U_n_125 : STD_LOGIC;
  signal control_r_s_axi_U_n_126 : STD_LOGIC;
  signal control_r_s_axi_U_n_127 : STD_LOGIC;
  signal control_r_s_axi_U_n_128 : STD_LOGIC;
  signal control_r_s_axi_U_n_129 : STD_LOGIC;
  signal control_r_s_axi_U_n_130 : STD_LOGIC;
  signal control_r_s_axi_U_n_131 : STD_LOGIC;
  signal control_r_s_axi_U_n_132 : STD_LOGIC;
  signal control_r_s_axi_U_n_133 : STD_LOGIC;
  signal control_r_s_axi_U_n_134 : STD_LOGIC;
  signal control_r_s_axi_U_n_135 : STD_LOGIC;
  signal control_r_s_axi_U_n_136 : STD_LOGIC;
  signal control_r_s_axi_U_n_137 : STD_LOGIC;
  signal control_r_s_axi_U_n_138 : STD_LOGIC;
  signal control_r_s_axi_U_n_151 : STD_LOGIC;
  signal control_r_s_axi_U_n_152 : STD_LOGIC;
  signal control_r_s_axi_U_n_153 : STD_LOGIC;
  signal control_r_s_axi_U_n_154 : STD_LOGIC;
  signal control_r_s_axi_U_n_155 : STD_LOGIC;
  signal control_r_s_axi_U_n_156 : STD_LOGIC;
  signal control_r_s_axi_U_n_157 : STD_LOGIC;
  signal control_r_s_axi_U_n_158 : STD_LOGIC;
  signal control_r_s_axi_U_n_159 : STD_LOGIC;
  signal control_r_s_axi_U_n_160 : STD_LOGIC;
  signal control_r_s_axi_U_n_161 : STD_LOGIC;
  signal control_r_s_axi_U_n_162 : STD_LOGIC;
  signal control_r_s_axi_U_n_163 : STD_LOGIC;
  signal control_r_s_axi_U_n_164 : STD_LOGIC;
  signal control_r_s_axi_U_n_165 : STD_LOGIC;
  signal control_r_s_axi_U_n_166 : STD_LOGIC;
  signal control_r_s_axi_U_n_167 : STD_LOGIC;
  signal control_r_s_axi_U_n_168 : STD_LOGIC;
  signal control_r_s_axi_U_n_169 : STD_LOGIC;
  signal control_r_s_axi_U_n_170 : STD_LOGIC;
  signal control_r_s_axi_U_n_41 : STD_LOGIC;
  signal control_r_s_axi_U_n_42 : STD_LOGIC;
  signal control_r_s_axi_U_n_43 : STD_LOGIC;
  signal control_r_s_axi_U_n_44 : STD_LOGIC;
  signal control_r_s_axi_U_n_45 : STD_LOGIC;
  signal control_r_s_axi_U_n_46 : STD_LOGIC;
  signal control_r_s_axi_U_n_47 : STD_LOGIC;
  signal control_r_s_axi_U_n_48 : STD_LOGIC;
  signal control_r_s_axi_U_n_49 : STD_LOGIC;
  signal control_r_s_axi_U_n_50 : STD_LOGIC;
  signal control_r_s_axi_U_n_51 : STD_LOGIC;
  signal control_r_s_axi_U_n_52 : STD_LOGIC;
  signal control_r_s_axi_U_n_53 : STD_LOGIC;
  signal control_r_s_axi_U_n_54 : STD_LOGIC;
  signal control_r_s_axi_U_n_55 : STD_LOGIC;
  signal control_r_s_axi_U_n_56 : STD_LOGIC;
  signal control_r_s_axi_U_n_57 : STD_LOGIC;
  signal control_r_s_axi_U_n_58 : STD_LOGIC;
  signal control_r_s_axi_U_n_59 : STD_LOGIC;
  signal control_r_s_axi_U_n_60 : STD_LOGIC;
  signal control_r_s_axi_U_n_61 : STD_LOGIC;
  signal control_r_s_axi_U_n_62 : STD_LOGIC;
  signal control_r_s_axi_U_n_63 : STD_LOGIC;
  signal control_r_s_axi_U_n_64 : STD_LOGIC;
  signal control_r_s_axi_U_n_65 : STD_LOGIC;
  signal control_r_s_axi_U_n_66 : STD_LOGIC;
  signal control_r_s_axi_U_n_67 : STD_LOGIC;
  signal control_r_s_axi_U_n_68 : STD_LOGIC;
  signal control_r_s_axi_U_n_69 : STD_LOGIC;
  signal control_r_s_axi_U_n_70 : STD_LOGIC;
  signal control_r_s_axi_U_n_71 : STD_LOGIC;
  signal control_r_s_axi_U_n_72 : STD_LOGIC;
  signal current_level_fu_168 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_buffer_address0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_buffer_ce0 : STD_LOGIC;
  signal delay_buffer_index_fu_164 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_buffer_index_load_reg_1351 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_buffer_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_mult : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal delay_samples : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_samples_read_reg_1093 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal distortion_clip_factor : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal distortion_threshold : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal distortion_threshold_read_reg_1113 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal divisor_u : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal done0 : STD_LOGIC;
  signal done0_4 : STD_LOGIC;
  signal done0_5 : STD_LOGIC;
  signal \dout_reg__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \dout_reg__0_0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \dout_reg__0_1\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \dout_reg__1\ : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal \dout_reg__1_2\ : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal empty_36_fu_717_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal empty_36_reg_1287 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_37_reg_333[2]_i_2_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[2]_i_3_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333[31]_i_4_n_2\ : STD_LOGIC;
  signal \empty_37_reg_333_reg_n_2_[1]\ : STD_LOGIC;
  signal empty_38_reg_365 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_38_reg_365[0]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[10]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[11]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[12]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[13]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[14]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[15]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[16]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[17]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[18]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[19]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[1]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[20]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[21]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[22]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[23]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[24]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[25]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[26]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[27]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[28]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[29]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[30]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[31]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[3]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[4]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[5]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[6]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[7]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[8]_i_1_n_2\ : STD_LOGIC;
  signal \empty_38_reg_365[9]_i_1_n_2\ : STD_LOGIC;
  signal empty_fu_160 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_fu_917_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_929_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_11 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_12 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_13 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_14 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_15 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_1_fu_388_n_5 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_100 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_101 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_102 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_103 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_104 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_105 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_106 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_107 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_108 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_109 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_110 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_111 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_112 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_113 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_114 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_115 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_116 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_117 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_18 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_19 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_20 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_21 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_22 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_23 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_24 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_25 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_26 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_27 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_28 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_29 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_30 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_31 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_32 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_33 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_34 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_35 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_36 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_37 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_38 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_39 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_40 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_41 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_42 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_43 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_44 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_45 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_46 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_47 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_48 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_49 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_50 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_51 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_53 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_54 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_55 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_56 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_57 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_58 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_59 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_60 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_61 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_62 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_63 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_64 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_65 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_66 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_67 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_68 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_69 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_70 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_71 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_72 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_73 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_74 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_75 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_76 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_77 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_78 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_79 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_80 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_81 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_82 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_83 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_84 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_85 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_86 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_87 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_88 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_89 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_90 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_91 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_92 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_93 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_94 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_95 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_96 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_97 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_98 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_2_fu_394_n_99 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82 : STD_LOGIC;
  signal grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln116_fu_531_p2 : STD_LOGIC;
  signal icmp_ln116_reg_1211 : STD_LOGIC;
  signal icmp_ln149_fu_756_p229_in : STD_LOGIC;
  signal \icmp_ln149_reg_1307_reg_n_2_[0]\ : STD_LOGIC;
  signal icmp_ln160_fu_761_p225_in : STD_LOGIC;
  signal icmp_ln160_reg_1311 : STD_LOGIC;
  signal lpf_coefficients_V_U_n_3 : STD_LOGIC;
  signal lpf_coefficients_V_q0 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_34 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_35 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_36 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_37 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_38 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_39 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_40 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_41 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_42 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_43 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_44 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_45 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_46 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_47 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_48 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U11_n_49 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_10 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_11 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_12 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_13 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_14 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_15 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_16 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_17 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_2 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_3 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_4 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_5 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_6 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_7 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_8 : STD_LOGIC;
  signal mul_32s_32s_48_2_1_U14_n_9 : STD_LOGIC;
  signal negative_threshold_reg_1151 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or_ln118_fu_569_p2 : STD_LOGIC;
  signal or_ln118_reg_1226 : STD_LOGIC;
  signal or_ln78_reg_1299 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or_ln83_fu_1033_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_fu_1027_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_reg_1435 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \output_reg_1435[11]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[11]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[11]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[11]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[15]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[15]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[15]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[15]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[19]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[19]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[19]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[19]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[23]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[23]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[23]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[23]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[27]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[27]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[27]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[27]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[31]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[31]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[31]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[31]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[3]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[3]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[3]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435[3]_i_6_n_2\ : STD_LOGIC;
  signal \output_reg_1435[3]_i_7_n_2\ : STD_LOGIC;
  signal \output_reg_1435[7]_i_2_n_2\ : STD_LOGIC;
  signal \output_reg_1435[7]_i_3_n_2\ : STD_LOGIC;
  signal \output_reg_1435[7]_i_4_n_2\ : STD_LOGIC;
  signal \output_reg_1435[7]_i_5_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \output_reg_1435_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \output_reg_1435_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \output_reg_1435_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \output_reg_1435_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_3 : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal r_V_12_reg_12410 : STD_LOGIC;
  signal r_V_3_fu_536_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal r_V_fu_541_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram_reg_i_45_n_2 : STD_LOGIC;
  signal ram_reg_i_45_n_3 : STD_LOGIC;
  signal ram_reg_i_45_n_4 : STD_LOGIC;
  signal ram_reg_i_45_n_5 : STD_LOGIC;
  signal ram_reg_i_46_n_2 : STD_LOGIC;
  signal ram_reg_i_46_n_3 : STD_LOGIC;
  signal ram_reg_i_46_n_4 : STD_LOGIC;
  signal ram_reg_i_46_n_5 : STD_LOGIC;
  signal ram_reg_i_47_n_2 : STD_LOGIC;
  signal ram_reg_i_47_n_3 : STD_LOGIC;
  signal ram_reg_i_47_n_4 : STD_LOGIC;
  signal ram_reg_i_47_n_5 : STD_LOGIC;
  signal ram_reg_i_48_n_2 : STD_LOGIC;
  signal ram_reg_i_48_n_3 : STD_LOGIC;
  signal ram_reg_i_48_n_4 : STD_LOGIC;
  signal ram_reg_i_48_n_5 : STD_LOGIC;
  signal ram_reg_i_49_n_4 : STD_LOGIC;
  signal ram_reg_i_49_n_5 : STD_LOGIC;
  signal ram_reg_i_50_n_2 : STD_LOGIC;
  signal ram_reg_i_50_n_3 : STD_LOGIC;
  signal ram_reg_i_50_n_4 : STD_LOGIC;
  signal ram_reg_i_50_n_5 : STD_LOGIC;
  signal ram_reg_i_51_n_2 : STD_LOGIC;
  signal ram_reg_i_51_n_3 : STD_LOGIC;
  signal ram_reg_i_51_n_4 : STD_LOGIC;
  signal ram_reg_i_51_n_5 : STD_LOGIC;
  signal ram_reg_i_52_n_2 : STD_LOGIC;
  signal ram_reg_i_52_n_3 : STD_LOGIC;
  signal ram_reg_i_52_n_4 : STD_LOGIC;
  signal ram_reg_i_52_n_5 : STD_LOGIC;
  signal ram_reg_i_54_n_2 : STD_LOGIC;
  signal ram_reg_i_55_n_2 : STD_LOGIC;
  signal ram_reg_i_56_n_2 : STD_LOGIC;
  signal ram_reg_i_57_n_2 : STD_LOGIC;
  signal ram_reg_i_58_n_2 : STD_LOGIC;
  signal ram_reg_i_59_n_2 : STD_LOGIC;
  signal ram_reg_i_60_n_2 : STD_LOGIC;
  signal ram_reg_i_61_n_2 : STD_LOGIC;
  signal ram_reg_i_62_n_2 : STD_LOGIC;
  signal ram_reg_i_63_n_2 : STD_LOGIC;
  signal ram_reg_i_64_n_2 : STD_LOGIC;
  signal ram_reg_i_65_n_2 : STD_LOGIC;
  signal ram_reg_i_66_n_2 : STD_LOGIC;
  signal ram_reg_i_67_n_2 : STD_LOGIC;
  signal ram_reg_i_68_n_2 : STD_LOGIC;
  signal ram_reg_i_69_n_2 : STD_LOGIC;
  signal ram_reg_i_70_n_2 : STD_LOGIC;
  signal ram_reg_i_71_n_2 : STD_LOGIC;
  signal ram_reg_i_72_n_2 : STD_LOGIC;
  signal ram_reg_i_73_n_2 : STD_LOGIC;
  signal ram_reg_i_74_n_2 : STD_LOGIC;
  signal ram_reg_i_75_n_2 : STD_LOGIC;
  signal ram_reg_i_76_n_2 : STD_LOGIC;
  signal ram_reg_i_77_n_2 : STD_LOGIC;
  signal ram_reg_i_78_n_2 : STD_LOGIC;
  signal ram_reg_i_79_n_2 : STD_LOGIC;
  signal ram_reg_i_80_n_2 : STD_LOGIC;
  signal ram_reg_i_81_n_2 : STD_LOGIC;
  signal ram_reg_i_82_n_2 : STD_LOGIC;
  signal ram_reg_i_83_n_2 : STD_LOGIC;
  signal ram_reg_i_84_n_2 : STD_LOGIC;
  signal ram_reg_i_85_n_2 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_OUTPUT_r_V_data_V_U_n_2 : STD_LOGIC;
  signal result_4_fu_702_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal result_4_reg_1275 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_10_cast_reg_1339 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_15_cast_reg_1423 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_18_fu_901_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_19_fu_869_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_3_cast_reg_1263 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_4_fu_642_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_7_fu_678_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_9_cast_reg_1386 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_cast_reg_1246 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rev_fu_435_p2 : STD_LOGIC;
  signal rev_reg_1133 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_10 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_11 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_12 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_13 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_14 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_15 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_16 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_17 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_18 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_19 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_20 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_21 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_22 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_4 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_5 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_6 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_7 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_8 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U10_n_9 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_33 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_36 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_37 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_38 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_39 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_40 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_41 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_42 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_43 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_44 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_45 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_46 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_47 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_48 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_49 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_50 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_51 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_52 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_53 : STD_LOGIC;
  signal sdiv_17s_32ns_32_21_seq_1_U9_n_54 : STD_LOGIC;
  signal sign_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal srem_32ns_17ns_16_36_seq_1_U12_n_10 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_11 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_12 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_13 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_14 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_15 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_16 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_17 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_18 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_19 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_20 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_21 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_22 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_23 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_24 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_25 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_26 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_27 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_28 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_29 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_30 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_31 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_4 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_5 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_7 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_8 : STD_LOGIC;
  signal srem_32ns_17ns_16_36_seq_1_U12_n_9 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_10 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_11 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_12 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_13 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_14 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_15 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_16 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_17 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_18 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_19 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_2 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_20 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_21 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_22 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_23 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_24 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_25 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_26 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_3 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_4 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_5 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_6 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_7 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_8 : STD_LOGIC;
  signal srem_32ns_17ns_32_36_seq_1_U13_n_9 : STD_LOGIC;
  signal srem_ln180_reg_1398 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start0 : STD_LOGIC;
  signal sub_ln1319_fu_164_p2 : STD_LOGIC_VECTOR ( 33 downto 1 );
  signal sub_ln131_fu_731_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_1_reg_1138 : STD_LOGIC;
  signal tmp_2_reg_1147 : STD_LOGIC;
  signal tmp_data_V_1_reg_1177 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_dest_V_reg_1206 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_reg_1201 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_int_4_reg_349 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_int_4_reg_349[3]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349[3]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[11]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[27]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_5_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \tmp_int_4_reg_349_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal tmp_int_reg_375 : STD_LOGIC;
  signal \tmp_int_reg_375[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[10]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[10]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[11]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[12]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[12]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[13]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[13]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[14]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[14]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[16]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[16]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[17]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[17]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[18]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[18]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[19]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[1]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[1]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[20]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[20]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[21]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[21]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[22]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[22]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[23]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[24]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[24]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[25]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[25]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[26]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[27]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[27]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[28]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[28]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[29]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[29]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[2]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[2]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[30]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[30]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[31]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[31]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[31]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[31]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[3]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[4]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[4]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[5]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[6]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[6]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[7]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[8]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[8]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[9]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[0]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[10]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[11]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[12]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[13]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[14]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[15]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[16]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[17]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[18]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[19]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[1]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[20]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[21]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[22]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[23]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[24]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[25]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[26]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[27]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[28]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[29]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[2]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[30]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[31]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[3]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[4]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[5]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[6]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[7]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[8]\ : STD_LOGIC;
  signal \tmp_int_reg_375_reg_n_2_[9]\ : STD_LOGIC;
  signal tmp_keep_V_reg_1182 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_last_V_reg_1197 : STD_LOGIC;
  signal tmp_max_V_fu_475_p3 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal tmp_min_V_fu_491_p3 : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \tmp_product__0_i_18_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_6\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_7\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_8\ : STD_LOGIC;
  signal \tmp_product__0_i_18_n_9\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_6\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_7\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_8\ : STD_LOGIC;
  signal \tmp_product__0_i_19_n_9\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_6\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_7\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_8\ : STD_LOGIC;
  signal \tmp_product__0_i_20_n_9\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_6\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_7\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_8\ : STD_LOGIC;
  signal \tmp_product__0_i_21_n_9\ : STD_LOGIC;
  signal \tmp_product__0_i_22_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_23_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_24_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_25_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_26_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_27_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_28_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_29_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_30_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_31_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_32_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_33_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_34_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_35_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_36_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_37_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_38_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_39_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_40_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_41_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_42_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_43_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_44_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_45_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_47_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_48_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_49_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_51_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_52_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_53_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_54_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_55_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_55_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_55_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_55_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_56_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_56_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_56_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_56_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_57_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_57_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_57_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_57_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_58_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_58_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_58_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_58_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_59_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_59_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_59_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_59_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_60_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_60_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_60_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_60_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_61_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_61_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_61_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_61_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_62_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_62_n_3\ : STD_LOGIC;
  signal \tmp_product__0_i_62_n_4\ : STD_LOGIC;
  signal \tmp_product__0_i_62_n_5\ : STD_LOGIC;
  signal \tmp_product__0_i_63_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_64_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_65_n_2\ : STD_LOGIC;
  signal \tmp_product__0_i_66_n_2\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_6\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_7\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_8\ : STD_LOGIC;
  signal \tmp_product_i_21__1_n_9\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_2\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_3\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_4\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_5\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_6\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_7\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_8\ : STD_LOGIC;
  signal \tmp_product_i_22__2_n_9\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_6\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_7\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_8\ : STD_LOGIC;
  signal \tmp_product_i_23__1_n_9\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_3\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_4\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_5\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_6\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_7\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_8\ : STD_LOGIC;
  signal \tmp_product_i_24__1_n_9\ : STD_LOGIC;
  signal \tmp_product_i_42__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_43__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_44__1_n_2\ : STD_LOGIC;
  signal \tmp_product_i_45__0_n_2\ : STD_LOGIC;
  signal tmp_product_i_46_n_2 : STD_LOGIC;
  signal tmp_product_i_47_n_2 : STD_LOGIC;
  signal tmp_product_i_48_n_2 : STD_LOGIC;
  signal tmp_product_i_49_n_2 : STD_LOGIC;
  signal tmp_product_i_50_n_2 : STD_LOGIC;
  signal tmp_product_i_51_n_2 : STD_LOGIC;
  signal tmp_product_i_52_n_2 : STD_LOGIC;
  signal tmp_product_i_53_n_2 : STD_LOGIC;
  signal tmp_product_i_54_n_2 : STD_LOGIC;
  signal tmp_product_i_55_n_2 : STD_LOGIC;
  signal tmp_product_i_56_n_2 : STD_LOGIC;
  signal tmp_product_i_57_n_2 : STD_LOGIC;
  signal tmp_product_i_58_n_2 : STD_LOGIC;
  signal tmp_product_i_59_n_2 : STD_LOGIC;
  signal tmp_product_i_60_n_2 : STD_LOGIC;
  signal tmp_product_i_61_n_2 : STD_LOGIC;
  signal tmp_product_i_62_n_2 : STD_LOGIC;
  signal tmp_product_i_63_n_2 : STD_LOGIC;
  signal tmp_product_i_64_n_2 : STD_LOGIC;
  signal tmp_product_i_65_n_2 : STD_LOGIC;
  signal tmp_product_i_66_n_2 : STD_LOGIC;
  signal tmp_product_i_67_n_2 : STD_LOGIC;
  signal tmp_product_i_68_n_2 : STD_LOGIC;
  signal tmp_product_i_69_n_2 : STD_LOGIC;
  signal tmp_product_i_70_n_2 : STD_LOGIC;
  signal tmp_product_i_71_n_2 : STD_LOGIC;
  signal tmp_product_i_72_n_2 : STD_LOGIC;
  signal tmp_product_i_73_n_3 : STD_LOGIC;
  signal tmp_product_i_73_n_4 : STD_LOGIC;
  signal tmp_product_i_73_n_5 : STD_LOGIC;
  signal tmp_product_i_74_n_3 : STD_LOGIC;
  signal tmp_product_i_74_n_4 : STD_LOGIC;
  signal tmp_product_i_74_n_5 : STD_LOGIC;
  signal tmp_product_i_75_n_2 : STD_LOGIC;
  signal tmp_product_i_75_n_3 : STD_LOGIC;
  signal tmp_product_i_75_n_4 : STD_LOGIC;
  signal tmp_product_i_75_n_5 : STD_LOGIC;
  signal tmp_product_i_76_n_2 : STD_LOGIC;
  signal tmp_product_i_76_n_3 : STD_LOGIC;
  signal tmp_product_i_76_n_4 : STD_LOGIC;
  signal tmp_product_i_76_n_5 : STD_LOGIC;
  signal tmp_product_i_77_n_2 : STD_LOGIC;
  signal tmp_product_i_77_n_3 : STD_LOGIC;
  signal tmp_product_i_77_n_4 : STD_LOGIC;
  signal tmp_product_i_77_n_5 : STD_LOGIC;
  signal tmp_product_i_78_n_2 : STD_LOGIC;
  signal tmp_product_i_78_n_3 : STD_LOGIC;
  signal tmp_product_i_78_n_4 : STD_LOGIC;
  signal tmp_product_i_78_n_5 : STD_LOGIC;
  signal tmp_product_i_79_n_2 : STD_LOGIC;
  signal tmp_product_i_79_n_3 : STD_LOGIC;
  signal tmp_product_i_79_n_4 : STD_LOGIC;
  signal tmp_product_i_79_n_5 : STD_LOGIC;
  signal tmp_product_i_80_n_2 : STD_LOGIC;
  signal tmp_product_i_80_n_3 : STD_LOGIC;
  signal tmp_product_i_80_n_4 : STD_LOGIC;
  signal tmp_product_i_80_n_5 : STD_LOGIC;
  signal tmp_reg_1127 : STD_LOGIC;
  signal tmp_strb_V_reg_1187 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_user_V_reg_1192 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln1049_1_reg_1270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1049_2_reg_1393 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln1049_3_reg_1346 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln1049_4_reg_1430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1049_reg_1253 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln19_reg_1122 : STD_LOGIC;
  signal vld_in1 : STD_LOGIC;
  signal \NLW_output_reg_1435_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_i_49_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_i_49_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_int_4_reg_349_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_int_4_reg_349_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_product_i_21__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_73_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_i_74_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair297";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[53]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[55]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[56]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[57]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[58]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[59]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[60]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[61]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[62]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[63]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[64]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[65]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[66]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[67]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[68]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[69]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[70]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[71]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[72]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[73]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[74]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[75]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[76]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[77]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[78]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[79]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[80]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[81]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[82]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[83]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[84]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[85]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[86]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[87]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[88]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[89]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[90]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[91]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[92]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[93]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[94]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[95]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[96]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[97]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \empty_37_reg_333[2]_i_2\ : label is "soft_lutpair297";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \output_reg_1435_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \output_reg_1435_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_45 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_45 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_46 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_46 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_47 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_47 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_48 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_48 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_49 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_49 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_50 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_50 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_51 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_51 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of ram_reg_i_52 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_i_52 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[31]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[31]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_int_4_reg_349_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_int_4_reg_349_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_18\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_19\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0_i_19\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_20\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_21\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product__0_i_55\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_56\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_57\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_58\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_59\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_60\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_61\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__0_i_62\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_i_21__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product_i_21__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product_i_22__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product_i_22__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product_i_23__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product_i_23__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \tmp_product_i_24__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \tmp_product_i_24__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of tmp_product_i_73 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_74 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_75 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_76 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_77 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_78 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_79 : label is 35;
  attribute ADDER_THRESHOLD of tmp_product_i_80 : label is 35;
begin
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\and_ln159_1_reg_1315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117,
      Q => and_ln159_1_reg_1315,
      R => '0'
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[56]\,
      I1 => \ap_CS_fsm_reg_n_2_[57]\,
      I2 => \ap_CS_fsm_reg_n_2_[53]\,
      I3 => \ap_CS_fsm_reg_n_2_[55]\,
      I4 => \ap_CS_fsm_reg_n_2_[59]\,
      I5 => \ap_CS_fsm_reg_n_2_[58]\,
      O => \ap_CS_fsm[1]_i_10_n_2\
    );
\ap_CS_fsm[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[62]\,
      I1 => \ap_CS_fsm_reg_n_2_[63]\,
      I2 => \ap_CS_fsm_reg_n_2_[60]\,
      I3 => \ap_CS_fsm_reg_n_2_[61]\,
      I4 => \ap_CS_fsm_reg_n_2_[65]\,
      I5 => \ap_CS_fsm_reg_n_2_[64]\,
      O => \ap_CS_fsm[1]_i_11_n_2\
    );
\ap_CS_fsm[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_2_[3]\,
      I4 => ap_CS_fsm_state10,
      I5 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[1]_i_12_n_2\
    );
\ap_CS_fsm[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state91,
      I1 => ap_CS_fsm_state96,
      O => \ap_CS_fsm[1]_i_13_n_2\
    );
\ap_CS_fsm[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state9,
      O => \ap_CS_fsm[1]_i_14_n_2\
    );
\ap_CS_fsm[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state32,
      I1 => ap_CS_fsm_state55,
      O => \ap_CS_fsm[1]_i_15_n_2\
    );
\ap_CS_fsm[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[12]\,
      I1 => \ap_CS_fsm_reg_n_2_[13]\,
      I2 => \ap_CS_fsm_reg_n_2_[10]\,
      I3 => \ap_CS_fsm_reg_n_2_[11]\,
      I4 => \ap_CS_fsm_reg_n_2_[15]\,
      I5 => \ap_CS_fsm_reg_n_2_[14]\,
      O => \ap_CS_fsm[1]_i_16_n_2\
    );
\ap_CS_fsm[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[37]\,
      I1 => \ap_CS_fsm_reg_n_2_[38]\,
      I2 => \ap_CS_fsm_reg_n_2_[35]\,
      I3 => \ap_CS_fsm_reg_n_2_[36]\,
      I4 => \ap_CS_fsm_reg_n_2_[40]\,
      I5 => \ap_CS_fsm_reg_n_2_[39]\,
      O => \ap_CS_fsm[1]_i_17_n_2\
    );
\ap_CS_fsm[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[30]\,
      I1 => ap_CS_fsm_state33,
      I2 => \ap_CS_fsm_reg_n_2_[28]\,
      I3 => ap_CS_fsm_state30,
      I4 => \ap_CS_fsm_reg_n_2_[34]\,
      I5 => \ap_CS_fsm_reg_n_2_[33]\,
      O => \ap_CS_fsm[1]_i_18_n_2\
    );
\ap_CS_fsm[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[49]\,
      I1 => \ap_CS_fsm_reg_n_2_[50]\,
      I2 => \ap_CS_fsm_reg_n_2_[47]\,
      I3 => \ap_CS_fsm_reg_n_2_[48]\,
      I4 => ap_CS_fsm_state53,
      I5 => \ap_CS_fsm_reg_n_2_[51]\,
      O => \ap_CS_fsm[1]_i_19_n_2\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_2\,
      I1 => \ap_CS_fsm[1]_i_7_n_2\,
      I2 => \ap_CS_fsm[1]_i_8_n_2\,
      I3 => \ap_CS_fsm[1]_i_9_n_2\,
      I4 => \ap_CS_fsm[1]_i_10_n_2\,
      I5 => \ap_CS_fsm[1]_i_11_n_2\,
      O => \ap_CS_fsm[1]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[43]\,
      I1 => \ap_CS_fsm_reg_n_2_[44]\,
      I2 => \ap_CS_fsm_reg_n_2_[41]\,
      I3 => \ap_CS_fsm_reg_n_2_[42]\,
      I4 => \ap_CS_fsm_reg_n_2_[46]\,
      I5 => \ap_CS_fsm_reg_n_2_[45]\,
      O => \ap_CS_fsm[1]_i_20_n_2\
    );
\ap_CS_fsm[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[18]\,
      I1 => \ap_CS_fsm_reg_n_2_[19]\,
      I2 => \ap_CS_fsm_reg_n_2_[16]\,
      I3 => \ap_CS_fsm_reg_n_2_[17]\,
      I4 => \ap_CS_fsm_reg_n_2_[21]\,
      I5 => \ap_CS_fsm_reg_n_2_[20]\,
      O => \ap_CS_fsm[1]_i_21_n_2\
    );
\ap_CS_fsm[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[24]\,
      I1 => \ap_CS_fsm_reg_n_2_[25]\,
      I2 => \ap_CS_fsm_reg_n_2_[22]\,
      I3 => \ap_CS_fsm_reg_n_2_[23]\,
      I4 => \ap_CS_fsm_reg_n_2_[27]\,
      I5 => \ap_CS_fsm_reg_n_2_[26]\,
      O => \ap_CS_fsm[1]_i_22_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_state94,
      I1 => ap_CS_fsm_state95,
      I2 => ap_CS_fsm_state92,
      I3 => \ap_CS_fsm_reg_n_2_[92]\,
      I4 => ap_CS_fsm_state98,
      I5 => ap_CS_fsm_state97,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_12_n_2\,
      I1 => \ap_CS_fsm[1]_i_13_n_2\,
      I2 => \ap_CS_fsm[1]_i_14_n_2\,
      I3 => ap_CS_fsm_state2,
      I4 => \ap_CS_fsm[1]_i_15_n_2\,
      I5 => \ap_CS_fsm[1]_i_16_n_2\,
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_17_n_2\,
      I1 => \ap_CS_fsm[1]_i_18_n_2\,
      I2 => \ap_CS_fsm[1]_i_19_n_2\,
      I3 => \ap_CS_fsm[1]_i_20_n_2\,
      I4 => \ap_CS_fsm[1]_i_21_n_2\,
      I5 => \ap_CS_fsm[1]_i_22_n_2\,
      O => \ap_CS_fsm[1]_i_5_n_2\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[74]\,
      I1 => \ap_CS_fsm_reg_n_2_[75]\,
      I2 => \ap_CS_fsm_reg_n_2_[72]\,
      I3 => \ap_CS_fsm_reg_n_2_[73]\,
      I4 => \ap_CS_fsm_reg_n_2_[77]\,
      I5 => \ap_CS_fsm_reg_n_2_[76]\,
      O => \ap_CS_fsm[1]_i_6_n_2\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[68]\,
      I1 => \ap_CS_fsm_reg_n_2_[69]\,
      I2 => \ap_CS_fsm_reg_n_2_[66]\,
      I3 => \ap_CS_fsm_reg_n_2_[67]\,
      I4 => \ap_CS_fsm_reg_n_2_[71]\,
      I5 => \ap_CS_fsm_reg_n_2_[70]\,
      O => \ap_CS_fsm[1]_i_7_n_2\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[86]\,
      I1 => \ap_CS_fsm_reg_n_2_[87]\,
      I2 => \ap_CS_fsm_reg_n_2_[84]\,
      I3 => \ap_CS_fsm_reg_n_2_[85]\,
      I4 => ap_CS_fsm_state90,
      I5 => \ap_CS_fsm_reg_n_2_[88]\,
      O => \ap_CS_fsm[1]_i_8_n_2\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[80]\,
      I1 => \ap_CS_fsm_reg_n_2_[81]\,
      I2 => \ap_CS_fsm_reg_n_2_[78]\,
      I3 => \ap_CS_fsm_reg_n_2_[79]\,
      I4 => \ap_CS_fsm_reg_n_2_[83]\,
      I5 => \ap_CS_fsm_reg_n_2_[82]\,
      O => \ap_CS_fsm[1]_i_9_n_2\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => tmp_1_reg_1138,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[10]\,
      Q => \ap_CS_fsm_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[11]\,
      Q => \ap_CS_fsm_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[12]\,
      Q => \ap_CS_fsm_reg_n_2_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[13]\,
      Q => \ap_CS_fsm_reg_n_2_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[14]\,
      Q => \ap_CS_fsm_reg_n_2_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[15]\,
      Q => \ap_CS_fsm_reg_n_2_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[16]\,
      Q => \ap_CS_fsm_reg_n_2_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[17]\,
      Q => \ap_CS_fsm_reg_n_2_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[18]\,
      Q => \ap_CS_fsm_reg_n_2_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[19]\,
      Q => \ap_CS_fsm_reg_n_2_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[20]\,
      Q => \ap_CS_fsm_reg_n_2_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[21]\,
      Q => \ap_CS_fsm_reg_n_2_[22]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[22]\,
      Q => \ap_CS_fsm_reg_n_2_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[23]\,
      Q => \ap_CS_fsm_reg_n_2_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[24]\,
      Q => \ap_CS_fsm_reg_n_2_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[25]\,
      Q => \ap_CS_fsm_reg_n_2_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[26]\,
      Q => \ap_CS_fsm_reg_n_2_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[27]\,
      Q => \ap_CS_fsm_reg_n_2_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[28]\,
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state30,
      Q => \ap_CS_fsm_reg_n_2_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[30]\,
      Q => ap_CS_fsm_state32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state33,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => \ap_CS_fsm_reg_n_2_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[33]\,
      Q => \ap_CS_fsm_reg_n_2_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[34]\,
      Q => \ap_CS_fsm_reg_n_2_[35]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[35]\,
      Q => \ap_CS_fsm_reg_n_2_[36]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[36]\,
      Q => \ap_CS_fsm_reg_n_2_[37]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[37]\,
      Q => \ap_CS_fsm_reg_n_2_[38]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[38]\,
      Q => \ap_CS_fsm_reg_n_2_[39]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[39]\,
      Q => \ap_CS_fsm_reg_n_2_[40]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[40]\,
      Q => \ap_CS_fsm_reg_n_2_[41]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[41]\,
      Q => \ap_CS_fsm_reg_n_2_[42]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[42]\,
      Q => \ap_CS_fsm_reg_n_2_[43]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[43]\,
      Q => \ap_CS_fsm_reg_n_2_[44]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[44]\,
      Q => \ap_CS_fsm_reg_n_2_[45]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[45]\,
      Q => \ap_CS_fsm_reg_n_2_[46]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[46]\,
      Q => \ap_CS_fsm_reg_n_2_[47]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[47]\,
      Q => \ap_CS_fsm_reg_n_2_[48]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[48]\,
      Q => \ap_CS_fsm_reg_n_2_[49]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[49]\,
      Q => \ap_CS_fsm_reg_n_2_[50]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[50]\,
      Q => \ap_CS_fsm_reg_n_2_[51]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[51]\,
      Q => ap_CS_fsm_state53,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state53,
      Q => \ap_CS_fsm_reg_n_2_[53]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[53]\,
      Q => ap_CS_fsm_state55,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(55),
      Q => \ap_CS_fsm_reg_n_2_[55]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[55]\,
      Q => \ap_CS_fsm_reg_n_2_[56]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[56]\,
      Q => \ap_CS_fsm_reg_n_2_[57]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[57]\,
      Q => \ap_CS_fsm_reg_n_2_[58]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[58]\,
      Q => \ap_CS_fsm_reg_n_2_[59]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[59]\,
      Q => \ap_CS_fsm_reg_n_2_[60]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[60]\,
      Q => \ap_CS_fsm_reg_n_2_[61]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[61]\,
      Q => \ap_CS_fsm_reg_n_2_[62]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[62]\,
      Q => \ap_CS_fsm_reg_n_2_[63]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[63]\,
      Q => \ap_CS_fsm_reg_n_2_[64]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[64]\,
      Q => \ap_CS_fsm_reg_n_2_[65]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[65]\,
      Q => \ap_CS_fsm_reg_n_2_[66]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[66]\,
      Q => \ap_CS_fsm_reg_n_2_[67]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[67]\,
      Q => \ap_CS_fsm_reg_n_2_[68]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[68]\,
      Q => \ap_CS_fsm_reg_n_2_[69]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[69]\,
      Q => \ap_CS_fsm_reg_n_2_[70]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[70]\,
      Q => \ap_CS_fsm_reg_n_2_[71]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[71]\,
      Q => \ap_CS_fsm_reg_n_2_[72]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[72]\,
      Q => \ap_CS_fsm_reg_n_2_[73]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[73]\,
      Q => \ap_CS_fsm_reg_n_2_[74]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[74]\,
      Q => \ap_CS_fsm_reg_n_2_[75]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[75]\,
      Q => \ap_CS_fsm_reg_n_2_[76]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[76]\,
      Q => \ap_CS_fsm_reg_n_2_[77]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[77]\,
      Q => \ap_CS_fsm_reg_n_2_[78]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[78]\,
      Q => \ap_CS_fsm_reg_n_2_[79]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[79]\,
      Q => \ap_CS_fsm_reg_n_2_[80]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[80]\,
      Q => \ap_CS_fsm_reg_n_2_[81]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[81]\,
      Q => \ap_CS_fsm_reg_n_2_[82]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[82]\,
      Q => \ap_CS_fsm_reg_n_2_[83]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[83]\,
      Q => \ap_CS_fsm_reg_n_2_[84]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[84]\,
      Q => \ap_CS_fsm_reg_n_2_[85]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[85]\,
      Q => \ap_CS_fsm_reg_n_2_[86]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[86]\,
      Q => \ap_CS_fsm_reg_n_2_[87]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[87]\,
      Q => \ap_CS_fsm_reg_n_2_[88]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[88]\,
      Q => ap_CS_fsm_state90,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state90,
      Q => ap_CS_fsm_state91,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state91,
      Q => ap_CS_fsm_state92,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state92,
      Q => \ap_CS_fsm_reg_n_2_[92]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[92]\,
      Q => ap_CS_fsm_state94,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state94,
      Q => ap_CS_fsm_state95,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(95),
      Q => ap_CS_fsm_state96,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(96),
      Q => ap_CS_fsm_state97,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(97),
      Q => ap_CS_fsm_state98,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
compression_buffer_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_compression_buffer_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7 downto 0) => compression_buffer_address0(7 downto 0),
      DOADO(0) => compression_buffer_q0(0),
      Q(31 downto 0) => result_4_reg_1275(31 downto 0),
      WEA(0) => compression_buffer_we0,
      ap_clk => ap_clk,
      compression_buffer_ce0 => compression_buffer_ce0,
      ram_reg_0(0) => ap_CS_fsm_state7,
      sub_ln1319_fu_164_p2(32 downto 0) => sub_ln1319_fu_164_p2(33 downto 1),
      sub_ln131_fu_731_p2(30 downto 0) => sub_ln131_fu_731_p2(31 downto 1)
    );
\compression_max_threshold_read_reg_1103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(4),
      Q => compression_max_threshold_read_reg_1103(0),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(14),
      Q => compression_max_threshold_read_reg_1103(10),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(15),
      Q => compression_max_threshold_read_reg_1103(11),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_170,
      Q => compression_max_threshold_read_reg_1103(12),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_169,
      Q => compression_max_threshold_read_reg_1103(13),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_168,
      Q => compression_max_threshold_read_reg_1103(14),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_167,
      Q => compression_max_threshold_read_reg_1103(15),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_166,
      Q => compression_max_threshold_read_reg_1103(16),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_165,
      Q => compression_max_threshold_read_reg_1103(17),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_164,
      Q => compression_max_threshold_read_reg_1103(18),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_163,
      Q => compression_max_threshold_read_reg_1103(19),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(5),
      Q => compression_max_threshold_read_reg_1103(1),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_162,
      Q => compression_max_threshold_read_reg_1103(20),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_161,
      Q => compression_max_threshold_read_reg_1103(21),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_160,
      Q => compression_max_threshold_read_reg_1103(22),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_159,
      Q => compression_max_threshold_read_reg_1103(23),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_158,
      Q => compression_max_threshold_read_reg_1103(24),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_157,
      Q => compression_max_threshold_read_reg_1103(25),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_156,
      Q => compression_max_threshold_read_reg_1103(26),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_155,
      Q => compression_max_threshold_read_reg_1103(27),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_154,
      Q => compression_max_threshold_read_reg_1103(28),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_153,
      Q => compression_max_threshold_read_reg_1103(29),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(6),
      Q => compression_max_threshold_read_reg_1103(2),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_152,
      Q => compression_max_threshold_read_reg_1103(30),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_151,
      Q => compression_max_threshold_read_reg_1103(31),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(7),
      Q => compression_max_threshold_read_reg_1103(3),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(8),
      Q => compression_max_threshold_read_reg_1103(4),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(9),
      Q => compression_max_threshold_read_reg_1103(5),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(10),
      Q => compression_max_threshold_read_reg_1103(6),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(11),
      Q => compression_max_threshold_read_reg_1103(7),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(12),
      Q => compression_max_threshold_read_reg_1103(8),
      R => '0'
    );
\compression_max_threshold_read_reg_1103_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_max_V_fu_475_p3(13),
      Q => compression_max_threshold_read_reg_1103(9),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(4),
      Q => compression_min_threshold_read_reg_1108(0),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(14),
      Q => compression_min_threshold_read_reg_1108(10),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(15),
      Q => compression_min_threshold_read_reg_1108(11),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_138,
      Q => compression_min_threshold_read_reg_1108(12),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_137,
      Q => compression_min_threshold_read_reg_1108(13),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_136,
      Q => compression_min_threshold_read_reg_1108(14),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_135,
      Q => compression_min_threshold_read_reg_1108(15),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_134,
      Q => compression_min_threshold_read_reg_1108(16),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_133,
      Q => compression_min_threshold_read_reg_1108(17),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_132,
      Q => compression_min_threshold_read_reg_1108(18),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_131,
      Q => compression_min_threshold_read_reg_1108(19),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(5),
      Q => compression_min_threshold_read_reg_1108(1),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_130,
      Q => compression_min_threshold_read_reg_1108(20),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_129,
      Q => compression_min_threshold_read_reg_1108(21),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_128,
      Q => compression_min_threshold_read_reg_1108(22),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_127,
      Q => compression_min_threshold_read_reg_1108(23),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_126,
      Q => compression_min_threshold_read_reg_1108(24),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_125,
      Q => compression_min_threshold_read_reg_1108(25),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_124,
      Q => compression_min_threshold_read_reg_1108(26),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_123,
      Q => compression_min_threshold_read_reg_1108(27),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_122,
      Q => compression_min_threshold_read_reg_1108(28),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_121,
      Q => compression_min_threshold_read_reg_1108(29),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(6),
      Q => compression_min_threshold_read_reg_1108(2),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_120,
      Q => compression_min_threshold_read_reg_1108(30),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_119,
      Q => compression_min_threshold_read_reg_1108(31),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(7),
      Q => compression_min_threshold_read_reg_1108(3),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(8),
      Q => compression_min_threshold_read_reg_1108(4),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(9),
      Q => compression_min_threshold_read_reg_1108(5),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(10),
      Q => compression_min_threshold_read_reg_1108(6),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(11),
      Q => compression_min_threshold_read_reg_1108(7),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(12),
      Q => compression_min_threshold_read_reg_1108(8),
      R => '0'
    );
\compression_min_threshold_read_reg_1108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => tmp_min_V_fu_491_p3(13),
      Q => compression_min_threshold_read_reg_1108(9),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(0),
      Q => compression_zero_threshold_read_reg_1098(0),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(10),
      Q => compression_zero_threshold_read_reg_1098(10),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(11),
      Q => compression_zero_threshold_read_reg_1098(11),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(12),
      Q => compression_zero_threshold_read_reg_1098(12),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(13),
      Q => compression_zero_threshold_read_reg_1098(13),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(14),
      Q => compression_zero_threshold_read_reg_1098(14),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(15),
      Q => compression_zero_threshold_read_reg_1098(15),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(16),
      Q => compression_zero_threshold_read_reg_1098(16),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(17),
      Q => compression_zero_threshold_read_reg_1098(17),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(18),
      Q => compression_zero_threshold_read_reg_1098(18),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(19),
      Q => compression_zero_threshold_read_reg_1098(19),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(1),
      Q => compression_zero_threshold_read_reg_1098(1),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(20),
      Q => compression_zero_threshold_read_reg_1098(20),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(21),
      Q => compression_zero_threshold_read_reg_1098(21),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(22),
      Q => compression_zero_threshold_read_reg_1098(22),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(23),
      Q => compression_zero_threshold_read_reg_1098(23),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(24),
      Q => compression_zero_threshold_read_reg_1098(24),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(25),
      Q => compression_zero_threshold_read_reg_1098(25),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(26),
      Q => compression_zero_threshold_read_reg_1098(26),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(27),
      Q => compression_zero_threshold_read_reg_1098(27),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(28),
      Q => compression_zero_threshold_read_reg_1098(28),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(29),
      Q => compression_zero_threshold_read_reg_1098(29),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(2),
      Q => compression_zero_threshold_read_reg_1098(2),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(30),
      Q => compression_zero_threshold_read_reg_1098(30),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(31),
      Q => compression_zero_threshold_read_reg_1098(31),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(3),
      Q => compression_zero_threshold_read_reg_1098(3),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(4),
      Q => compression_zero_threshold_read_reg_1098(4),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(5),
      Q => compression_zero_threshold_read_reg_1098(5),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(6),
      Q => compression_zero_threshold_read_reg_1098(6),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(7),
      Q => compression_zero_threshold_read_reg_1098(7),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(8),
      Q => compression_zero_threshold_read_reg_1098(8),
      R => '0'
    );
\compression_zero_threshold_read_reg_1098_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => compression_zero_threshold(9),
      Q => compression_zero_threshold_read_reg_1098(9),
      R => '0'
    );
control_r_s_axi_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_control_r_s_axi
     port map (
      E(0) => axilite_out_ap_vld,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_r_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_r_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_r_WREADY,
      Q(0) => ap_CS_fsm_state96,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axilite_out(31 downto 1) => ap_phi_mux_empty_38_phi_fu_368_p4(31 downto 1),
      axilite_out(0) => axilite_out(0),
      compression_max_threshold(31) => control_r_s_axi_U_n_151,
      compression_max_threshold(30) => control_r_s_axi_U_n_152,
      compression_max_threshold(29) => control_r_s_axi_U_n_153,
      compression_max_threshold(28) => control_r_s_axi_U_n_154,
      compression_max_threshold(27) => control_r_s_axi_U_n_155,
      compression_max_threshold(26) => control_r_s_axi_U_n_156,
      compression_max_threshold(25) => control_r_s_axi_U_n_157,
      compression_max_threshold(24) => control_r_s_axi_U_n_158,
      compression_max_threshold(23) => control_r_s_axi_U_n_159,
      compression_max_threshold(22) => control_r_s_axi_U_n_160,
      compression_max_threshold(21) => control_r_s_axi_U_n_161,
      compression_max_threshold(20) => control_r_s_axi_U_n_162,
      compression_max_threshold(19) => control_r_s_axi_U_n_163,
      compression_max_threshold(18) => control_r_s_axi_U_n_164,
      compression_max_threshold(17) => control_r_s_axi_U_n_165,
      compression_max_threshold(16) => control_r_s_axi_U_n_166,
      compression_max_threshold(15) => control_r_s_axi_U_n_167,
      compression_max_threshold(14) => control_r_s_axi_U_n_168,
      compression_max_threshold(13) => control_r_s_axi_U_n_169,
      compression_max_threshold(12) => control_r_s_axi_U_n_170,
      compression_max_threshold(11 downto 0) => tmp_max_V_fu_475_p3(15 downto 4),
      compression_min_threshold(31) => control_r_s_axi_U_n_119,
      compression_min_threshold(30) => control_r_s_axi_U_n_120,
      compression_min_threshold(29) => control_r_s_axi_U_n_121,
      compression_min_threshold(28) => control_r_s_axi_U_n_122,
      compression_min_threshold(27) => control_r_s_axi_U_n_123,
      compression_min_threshold(26) => control_r_s_axi_U_n_124,
      compression_min_threshold(25) => control_r_s_axi_U_n_125,
      compression_min_threshold(24) => control_r_s_axi_U_n_126,
      compression_min_threshold(23) => control_r_s_axi_U_n_127,
      compression_min_threshold(22) => control_r_s_axi_U_n_128,
      compression_min_threshold(21) => control_r_s_axi_U_n_129,
      compression_min_threshold(20) => control_r_s_axi_U_n_130,
      compression_min_threshold(19) => control_r_s_axi_U_n_131,
      compression_min_threshold(18) => control_r_s_axi_U_n_132,
      compression_min_threshold(17) => control_r_s_axi_U_n_133,
      compression_min_threshold(16) => control_r_s_axi_U_n_134,
      compression_min_threshold(15) => control_r_s_axi_U_n_135,
      compression_min_threshold(14) => control_r_s_axi_U_n_136,
      compression_min_threshold(13) => control_r_s_axi_U_n_137,
      compression_min_threshold(12) => control_r_s_axi_U_n_138,
      compression_min_threshold(11 downto 0) => tmp_min_V_fu_491_p3(15 downto 4),
      compression_zero_threshold(31 downto 0) => compression_zero_threshold(31 downto 0),
      control(3 downto 0) => control(3 downto 0),
      delay_mult(9 downto 0) => delay_mult(9 downto 0),
      delay_samples(31 downto 0) => delay_samples(31 downto 0),
      distortion_clip_factor(9 downto 0) => distortion_clip_factor(9 downto 0),
      distortion_threshold(31 downto 0) => distortion_threshold(31 downto 0),
      empty_38_reg_365(31 downto 0) => empty_38_reg_365(31 downto 0),
      \int_axilite_out_reg[31]_0\(30 downto 1) => or_ln83_fu_1033_p2(31 downto 2),
      \int_axilite_out_reg[31]_0\(0) => or_ln83_fu_1033_p2(0),
      p_0_in(31) => control_r_s_axi_U_n_41,
      p_0_in(30) => control_r_s_axi_U_n_42,
      p_0_in(29) => control_r_s_axi_U_n_43,
      p_0_in(28) => control_r_s_axi_U_n_44,
      p_0_in(27) => control_r_s_axi_U_n_45,
      p_0_in(26) => control_r_s_axi_U_n_46,
      p_0_in(25) => control_r_s_axi_U_n_47,
      p_0_in(24) => control_r_s_axi_U_n_48,
      p_0_in(23) => control_r_s_axi_U_n_49,
      p_0_in(22) => control_r_s_axi_U_n_50,
      p_0_in(21) => control_r_s_axi_U_n_51,
      p_0_in(20) => control_r_s_axi_U_n_52,
      p_0_in(19) => control_r_s_axi_U_n_53,
      p_0_in(18) => control_r_s_axi_U_n_54,
      p_0_in(17) => control_r_s_axi_U_n_55,
      p_0_in(16) => control_r_s_axi_U_n_56,
      p_0_in(15) => control_r_s_axi_U_n_57,
      p_0_in(14) => control_r_s_axi_U_n_58,
      p_0_in(13) => control_r_s_axi_U_n_59,
      p_0_in(12) => control_r_s_axi_U_n_60,
      p_0_in(11) => control_r_s_axi_U_n_61,
      p_0_in(10) => control_r_s_axi_U_n_62,
      p_0_in(9) => control_r_s_axi_U_n_63,
      p_0_in(8) => control_r_s_axi_U_n_64,
      p_0_in(7) => control_r_s_axi_U_n_65,
      p_0_in(6) => control_r_s_axi_U_n_66,
      p_0_in(5) => control_r_s_axi_U_n_67,
      p_0_in(4) => control_r_s_axi_U_n_68,
      p_0_in(3) => control_r_s_axi_U_n_69,
      p_0_in(2) => control_r_s_axi_U_n_70,
      p_0_in(1) => control_r_s_axi_U_n_71,
      p_0_in(0) => control_r_s_axi_U_n_72,
      rev_fu_435_p2 => rev_fu_435_p2,
      s_axi_control_r_ARADDR(6 downto 0) => s_axi_control_r_ARADDR(6 downto 0),
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(6 downto 0) => s_axi_control_r_AWADDR(6 downto 0),
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID,
      tmp_2_reg_1147 => tmp_2_reg_1147,
      trunc_ln19_reg_1122 => trunc_ln19_reg_1122
    );
\current_level_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(0),
      Q => current_level_fu_168(0),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(10),
      Q => current_level_fu_168(10),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(11),
      Q => current_level_fu_168(11),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(12),
      Q => current_level_fu_168(12),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(13),
      Q => current_level_fu_168(13),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(14),
      Q => current_level_fu_168(14),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(15),
      Q => current_level_fu_168(15),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(16),
      Q => current_level_fu_168(16),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(17),
      Q => current_level_fu_168(17),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(18),
      Q => current_level_fu_168(18),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(19),
      Q => current_level_fu_168(19),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(1),
      Q => current_level_fu_168(1),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(20),
      Q => current_level_fu_168(20),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(21),
      Q => current_level_fu_168(21),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(22),
      Q => current_level_fu_168(22),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(23),
      Q => current_level_fu_168(23),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(24),
      Q => current_level_fu_168(24),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(25),
      Q => current_level_fu_168(25),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(26),
      Q => current_level_fu_168(26),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(27),
      Q => current_level_fu_168(27),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(28),
      Q => current_level_fu_168(28),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(29),
      Q => current_level_fu_168(29),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(2),
      Q => current_level_fu_168(2),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(30),
      Q => current_level_fu_168(30),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(31),
      Q => current_level_fu_168(31),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(3),
      Q => current_level_fu_168(3),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(4),
      Q => current_level_fu_168(4),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(5),
      Q => current_level_fu_168(5),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(6),
      Q => current_level_fu_168(6),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(7),
      Q => current_level_fu_168(7),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(8),
      Q => current_level_fu_168(8),
      R => ap_CS_fsm_state1
    );
\current_level_fu_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(9),
      Q => current_level_fu_168(9),
      R => ap_CS_fsm_state1
    );
delay_buffer_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_delay_buffer_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(15) => grp_guitar_effects_Pipeline_2_fu_394_n_34,
      ADDRARDADDR(14) => grp_guitar_effects_Pipeline_2_fu_394_n_35,
      ADDRARDADDR(13) => grp_guitar_effects_Pipeline_2_fu_394_n_36,
      ADDRARDADDR(12) => grp_guitar_effects_Pipeline_2_fu_394_n_37,
      ADDRARDADDR(11) => grp_guitar_effects_Pipeline_2_fu_394_n_38,
      ADDRARDADDR(10) => grp_guitar_effects_Pipeline_2_fu_394_n_39,
      ADDRARDADDR(9) => grp_guitar_effects_Pipeline_2_fu_394_n_40,
      ADDRARDADDR(8) => grp_guitar_effects_Pipeline_2_fu_394_n_41,
      ADDRARDADDR(7) => grp_guitar_effects_Pipeline_2_fu_394_n_42,
      ADDRARDADDR(6) => grp_guitar_effects_Pipeline_2_fu_394_n_43,
      ADDRARDADDR(5) => grp_guitar_effects_Pipeline_2_fu_394_n_44,
      ADDRARDADDR(4) => grp_guitar_effects_Pipeline_2_fu_394_n_45,
      ADDRARDADDR(3) => grp_guitar_effects_Pipeline_2_fu_394_n_46,
      ADDRARDADDR(2) => grp_guitar_effects_Pipeline_2_fu_394_n_47,
      ADDRARDADDR(1) => grp_guitar_effects_Pipeline_2_fu_394_n_48,
      ADDRARDADDR(0) => grp_guitar_effects_Pipeline_2_fu_394_n_49,
      Q(0) => ap_CS_fsm_state96,
      WEA(0) => grp_guitar_effects_Pipeline_2_fu_394_n_108,
      ap_clk => ap_clk,
      delay_buffer_ce0 => delay_buffer_ce0,
      q0(31 downto 0) => delay_buffer_q0(31 downto 0),
      ram_reg_0_10_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_106,
      ram_reg_0_11_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_83,
      ram_reg_0_12_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_86,
      ram_reg_0_13_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_88,
      ram_reg_0_14_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_90,
      ram_reg_0_15_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_92,
      ram_reg_0_16_0 => regslice_both_OUTPUT_r_V_data_V_U_n_13,
      ram_reg_0_16_1(15) => grp_guitar_effects_Pipeline_2_fu_394_n_18,
      ram_reg_0_16_1(14) => grp_guitar_effects_Pipeline_2_fu_394_n_19,
      ram_reg_0_16_1(13) => grp_guitar_effects_Pipeline_2_fu_394_n_20,
      ram_reg_0_16_1(12) => grp_guitar_effects_Pipeline_2_fu_394_n_21,
      ram_reg_0_16_1(11) => grp_guitar_effects_Pipeline_2_fu_394_n_22,
      ram_reg_0_16_1(10) => grp_guitar_effects_Pipeline_2_fu_394_n_23,
      ram_reg_0_16_1(9) => grp_guitar_effects_Pipeline_2_fu_394_n_24,
      ram_reg_0_16_1(8) => grp_guitar_effects_Pipeline_2_fu_394_n_25,
      ram_reg_0_16_1(7) => grp_guitar_effects_Pipeline_2_fu_394_n_26,
      ram_reg_0_16_1(6) => grp_guitar_effects_Pipeline_2_fu_394_n_27,
      ram_reg_0_16_1(5) => grp_guitar_effects_Pipeline_2_fu_394_n_28,
      ram_reg_0_16_1(4) => grp_guitar_effects_Pipeline_2_fu_394_n_29,
      ram_reg_0_16_1(3) => grp_guitar_effects_Pipeline_2_fu_394_n_30,
      ram_reg_0_16_1(2) => grp_guitar_effects_Pipeline_2_fu_394_n_31,
      ram_reg_0_16_1(1) => grp_guitar_effects_Pipeline_2_fu_394_n_32,
      ram_reg_0_16_1(0) => grp_guitar_effects_Pipeline_2_fu_394_n_33,
      ram_reg_0_16_2(0) => grp_guitar_effects_Pipeline_2_fu_394_n_94,
      ram_reg_0_17_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_74,
      ram_reg_0_18_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_76,
      ram_reg_0_19_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_78,
      ram_reg_0_1_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_110,
      ram_reg_0_20_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_80,
      ram_reg_0_21_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_82,
      ram_reg_0_22_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_64,
      ram_reg_0_23_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_66,
      ram_reg_0_24_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_68,
      ram_reg_0_25_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_70,
      ram_reg_0_26_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_72,
      ram_reg_0_27_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_54,
      ram_reg_0_28_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_56,
      ram_reg_0_29_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_58,
      ram_reg_0_2_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_112,
      ram_reg_0_30_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_60,
      ram_reg_0_31_0(31 downto 0) => output_reg_1435(31 downto 0),
      ram_reg_0_31_1(0) => grp_guitar_effects_Pipeline_2_fu_394_n_62,
      ram_reg_0_3_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_114,
      ram_reg_0_4_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_116,
      ram_reg_0_5_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_96,
      ram_reg_0_6_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_98,
      ram_reg_0_7_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_100,
      ram_reg_0_8_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_102,
      ram_reg_0_9_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_104,
      ram_reg_1_0_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_107,
      ram_reg_1_10_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_105,
      ram_reg_1_11_0(1) => grp_guitar_effects_Pipeline_2_fu_394_n_84,
      ram_reg_1_11_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_85,
      ram_reg_1_12_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_87,
      ram_reg_1_13_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_89,
      ram_reg_1_14_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_91,
      ram_reg_1_15_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_93,
      ram_reg_1_16_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_95,
      ram_reg_1_17_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_73,
      ram_reg_1_18_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_75,
      ram_reg_1_19_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_77,
      ram_reg_1_1_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_109,
      ram_reg_1_20_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_79,
      ram_reg_1_21_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_81,
      ram_reg_1_22_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_63,
      ram_reg_1_23_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_65,
      ram_reg_1_24_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_67,
      ram_reg_1_25_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_69,
      ram_reg_1_26_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_71,
      ram_reg_1_27_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_53,
      ram_reg_1_28_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_55,
      ram_reg_1_29_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_57,
      ram_reg_1_2_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_111,
      ram_reg_1_30_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_59,
      ram_reg_1_31_0(15 downto 0) => delay_buffer_address0(15 downto 0),
      ram_reg_1_31_1(0) => grp_guitar_effects_Pipeline_2_fu_394_n_61,
      ram_reg_1_3_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_113,
      ram_reg_1_4_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_115,
      ram_reg_1_5_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_117,
      ram_reg_1_6_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_97,
      ram_reg_1_7_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_99,
      ram_reg_1_8_0 => regslice_both_OUTPUT_r_V_data_V_U_n_14,
      ram_reg_1_8_1(0) => grp_guitar_effects_Pipeline_2_fu_394_n_101,
      ram_reg_1_9_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_103
    );
\delay_buffer_index_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(0),
      Q => delay_buffer_index_fu_164(0),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(10),
      Q => delay_buffer_index_fu_164(10),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(11),
      Q => delay_buffer_index_fu_164(11),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(12),
      Q => delay_buffer_index_fu_164(12),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(13),
      Q => delay_buffer_index_fu_164(13),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(14),
      Q => delay_buffer_index_fu_164(14),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(15),
      Q => delay_buffer_index_fu_164(15),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(16),
      Q => delay_buffer_index_fu_164(16),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(17),
      Q => delay_buffer_index_fu_164(17),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(18),
      Q => delay_buffer_index_fu_164(18),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(19),
      Q => delay_buffer_index_fu_164(19),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(1),
      Q => delay_buffer_index_fu_164(1),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(20),
      Q => delay_buffer_index_fu_164(20),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(21),
      Q => delay_buffer_index_fu_164(21),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(22),
      Q => delay_buffer_index_fu_164(22),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(23),
      Q => delay_buffer_index_fu_164(23),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(24),
      Q => delay_buffer_index_fu_164(24),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(25),
      Q => delay_buffer_index_fu_164(25),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(26),
      Q => delay_buffer_index_fu_164(26),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(27),
      Q => delay_buffer_index_fu_164(27),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(28),
      Q => delay_buffer_index_fu_164(28),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(29),
      Q => delay_buffer_index_fu_164(29),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(2),
      Q => delay_buffer_index_fu_164(2),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(30),
      Q => delay_buffer_index_fu_164(30),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(31),
      Q => delay_buffer_index_fu_164(31),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(3),
      Q => delay_buffer_index_fu_164(3),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(4),
      Q => delay_buffer_index_fu_164(4),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(5),
      Q => delay_buffer_index_fu_164(5),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(6),
      Q => delay_buffer_index_fu_164(6),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(7),
      Q => delay_buffer_index_fu_164(7),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(8),
      Q => delay_buffer_index_fu_164(8),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_fu_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_929_p2(9),
      Q => delay_buffer_index_fu_164(9),
      R => ap_CS_fsm_state1
    );
\delay_buffer_index_load_reg_1351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(0),
      Q => delay_buffer_index_load_reg_1351(0),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(10),
      Q => delay_buffer_index_load_reg_1351(10),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(11),
      Q => delay_buffer_index_load_reg_1351(11),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(12),
      Q => delay_buffer_index_load_reg_1351(12),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(13),
      Q => delay_buffer_index_load_reg_1351(13),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(14),
      Q => delay_buffer_index_load_reg_1351(14),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(15),
      Q => delay_buffer_index_load_reg_1351(15),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(1),
      Q => delay_buffer_index_load_reg_1351(1),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(2),
      Q => delay_buffer_index_load_reg_1351(2),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(3),
      Q => delay_buffer_index_load_reg_1351(3),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(4),
      Q => delay_buffer_index_load_reg_1351(4),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(5),
      Q => delay_buffer_index_load_reg_1351(5),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(6),
      Q => delay_buffer_index_load_reg_1351(6),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(7),
      Q => delay_buffer_index_load_reg_1351(7),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(8),
      Q => delay_buffer_index_load_reg_1351(8),
      R => '0'
    );
\delay_buffer_index_load_reg_1351_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(55),
      D => delay_buffer_index_fu_164(9),
      Q => delay_buffer_index_load_reg_1351(9),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(0),
      Q => delay_samples_read_reg_1093(0),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(10),
      Q => delay_samples_read_reg_1093(10),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(11),
      Q => delay_samples_read_reg_1093(11),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(12),
      Q => delay_samples_read_reg_1093(12),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(13),
      Q => delay_samples_read_reg_1093(13),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(14),
      Q => delay_samples_read_reg_1093(14),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(15),
      Q => delay_samples_read_reg_1093(15),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(16),
      Q => delay_samples_read_reg_1093(16),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(17),
      Q => delay_samples_read_reg_1093(17),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(18),
      Q => delay_samples_read_reg_1093(18),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(19),
      Q => delay_samples_read_reg_1093(19),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(1),
      Q => delay_samples_read_reg_1093(1),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(20),
      Q => delay_samples_read_reg_1093(20),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(21),
      Q => delay_samples_read_reg_1093(21),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(22),
      Q => delay_samples_read_reg_1093(22),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(23),
      Q => delay_samples_read_reg_1093(23),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(24),
      Q => delay_samples_read_reg_1093(24),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(25),
      Q => delay_samples_read_reg_1093(25),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(26),
      Q => delay_samples_read_reg_1093(26),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(27),
      Q => delay_samples_read_reg_1093(27),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(28),
      Q => delay_samples_read_reg_1093(28),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(29),
      Q => delay_samples_read_reg_1093(29),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(2),
      Q => delay_samples_read_reg_1093(2),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(30),
      Q => delay_samples_read_reg_1093(30),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(31),
      Q => delay_samples_read_reg_1093(31),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(3),
      Q => delay_samples_read_reg_1093(3),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(4),
      Q => delay_samples_read_reg_1093(4),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(5),
      Q => delay_samples_read_reg_1093(5),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(6),
      Q => delay_samples_read_reg_1093(6),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(7),
      Q => delay_samples_read_reg_1093(7),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(8),
      Q => delay_samples_read_reg_1093(8),
      R => '0'
    );
\delay_samples_read_reg_1093_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => delay_samples(9),
      Q => delay_samples_read_reg_1093(9),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(0),
      Q => distortion_threshold_read_reg_1113(0),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(10),
      Q => distortion_threshold_read_reg_1113(10),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(11),
      Q => distortion_threshold_read_reg_1113(11),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(12),
      Q => distortion_threshold_read_reg_1113(12),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(13),
      Q => distortion_threshold_read_reg_1113(13),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(14),
      Q => distortion_threshold_read_reg_1113(14),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(15),
      Q => distortion_threshold_read_reg_1113(15),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(16),
      Q => distortion_threshold_read_reg_1113(16),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(17),
      Q => distortion_threshold_read_reg_1113(17),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(18),
      Q => distortion_threshold_read_reg_1113(18),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(19),
      Q => distortion_threshold_read_reg_1113(19),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(1),
      Q => distortion_threshold_read_reg_1113(1),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(20),
      Q => distortion_threshold_read_reg_1113(20),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(21),
      Q => distortion_threshold_read_reg_1113(21),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(22),
      Q => distortion_threshold_read_reg_1113(22),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(23),
      Q => distortion_threshold_read_reg_1113(23),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(24),
      Q => distortion_threshold_read_reg_1113(24),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(25),
      Q => distortion_threshold_read_reg_1113(25),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(26),
      Q => distortion_threshold_read_reg_1113(26),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(27),
      Q => distortion_threshold_read_reg_1113(27),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(28),
      Q => distortion_threshold_read_reg_1113(28),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(29),
      Q => distortion_threshold_read_reg_1113(29),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(2),
      Q => distortion_threshold_read_reg_1113(2),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(30),
      Q => distortion_threshold_read_reg_1113(30),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(31),
      Q => distortion_threshold_read_reg_1113(31),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(3),
      Q => distortion_threshold_read_reg_1113(3),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(4),
      Q => distortion_threshold_read_reg_1113(4),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(5),
      Q => distortion_threshold_read_reg_1113(5),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(6),
      Q => distortion_threshold_read_reg_1113(6),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(7),
      Q => distortion_threshold_read_reg_1113(7),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(8),
      Q => distortion_threshold_read_reg_1113(8),
      R => '0'
    );
\distortion_threshold_read_reg_1113_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => distortion_threshold(9),
      Q => distortion_threshold_read_reg_1113(9),
      R => '0'
    );
\empty_36_reg_1287[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => empty_fu_160(3),
      I1 => tmp_reg_1127,
      O => empty_36_fu_717_p3(3)
    );
\empty_36_reg_1287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(0),
      Q => empty_36_reg_1287(0),
      R => '0'
    );
\empty_36_reg_1287_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(10),
      Q => empty_36_reg_1287(10),
      R => '0'
    );
\empty_36_reg_1287_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(11),
      Q => empty_36_reg_1287(11),
      R => '0'
    );
\empty_36_reg_1287_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(12),
      Q => empty_36_reg_1287(12),
      R => '0'
    );
\empty_36_reg_1287_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(13),
      Q => empty_36_reg_1287(13),
      R => '0'
    );
\empty_36_reg_1287_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(14),
      Q => empty_36_reg_1287(14),
      R => '0'
    );
\empty_36_reg_1287_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(15),
      Q => empty_36_reg_1287(15),
      R => '0'
    );
\empty_36_reg_1287_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(16),
      Q => empty_36_reg_1287(16),
      R => '0'
    );
\empty_36_reg_1287_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(17),
      Q => empty_36_reg_1287(17),
      R => '0'
    );
\empty_36_reg_1287_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(18),
      Q => empty_36_reg_1287(18),
      R => '0'
    );
\empty_36_reg_1287_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(19),
      Q => empty_36_reg_1287(19),
      R => '0'
    );
\empty_36_reg_1287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(1),
      Q => empty_36_reg_1287(1),
      R => '0'
    );
\empty_36_reg_1287_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(20),
      Q => empty_36_reg_1287(20),
      R => '0'
    );
\empty_36_reg_1287_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(21),
      Q => empty_36_reg_1287(21),
      R => '0'
    );
\empty_36_reg_1287_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(22),
      Q => empty_36_reg_1287(22),
      R => '0'
    );
\empty_36_reg_1287_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(23),
      Q => empty_36_reg_1287(23),
      R => '0'
    );
\empty_36_reg_1287_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(24),
      Q => empty_36_reg_1287(24),
      R => '0'
    );
\empty_36_reg_1287_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(25),
      Q => empty_36_reg_1287(25),
      R => '0'
    );
\empty_36_reg_1287_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(26),
      Q => empty_36_reg_1287(26),
      R => '0'
    );
\empty_36_reg_1287_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(27),
      Q => empty_36_reg_1287(27),
      R => '0'
    );
\empty_36_reg_1287_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(28),
      Q => empty_36_reg_1287(28),
      R => '0'
    );
\empty_36_reg_1287_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(29),
      Q => empty_36_reg_1287(29),
      R => '0'
    );
\empty_36_reg_1287_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(30),
      Q => empty_36_reg_1287(30),
      R => '0'
    );
\empty_36_reg_1287_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(31),
      Q => empty_36_reg_1287(31),
      R => '0'
    );
\empty_36_reg_1287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_36_fu_717_p3(3),
      Q => empty_36_reg_1287(3),
      R => '0'
    );
\empty_36_reg_1287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(4),
      Q => empty_36_reg_1287(4),
      R => '0'
    );
\empty_36_reg_1287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(5),
      Q => empty_36_reg_1287(5),
      R => '0'
    );
\empty_36_reg_1287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(6),
      Q => empty_36_reg_1287(6),
      R => '0'
    );
\empty_36_reg_1287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(7),
      Q => empty_36_reg_1287(7),
      R => '0'
    );
\empty_36_reg_1287_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(8),
      Q => empty_36_reg_1287(8),
      R => '0'
    );
\empty_36_reg_1287_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => empty_fu_160(9),
      Q => empty_36_reg_1287(9),
      R => '0'
    );
\empty_37_reg_333[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_1_reg_1138,
      I1 => ap_CS_fsm_state7,
      O => \empty_37_reg_333[2]_i_2_n_2\
    );
\empty_37_reg_333[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => and_ln159_1_reg_1315,
      I1 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I2 => icmp_ln160_reg_1311,
      I3 => tmp_1_reg_1138,
      O => \empty_37_reg_333[2]_i_3_n_2\
    );
\empty_37_reg_333[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln160_reg_1311,
      I1 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I2 => and_ln159_1_reg_1315,
      O => \empty_37_reg_333[31]_i_4_n_2\
    );
\empty_37_reg_333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47,
      Q => or_ln83_fu_1033_p2(0),
      R => '0'
    );
\empty_37_reg_333_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37,
      Q => or_ln83_fu_1033_p2(10),
      R => '0'
    );
\empty_37_reg_333_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36,
      Q => or_ln83_fu_1033_p2(11),
      R => '0'
    );
\empty_37_reg_333_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35,
      Q => or_ln83_fu_1033_p2(12),
      R => '0'
    );
\empty_37_reg_333_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34,
      Q => or_ln83_fu_1033_p2(13),
      R => '0'
    );
\empty_37_reg_333_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33,
      Q => or_ln83_fu_1033_p2(14),
      R => '0'
    );
\empty_37_reg_333_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32,
      Q => or_ln83_fu_1033_p2(15),
      R => '0'
    );
\empty_37_reg_333_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31,
      Q => or_ln83_fu_1033_p2(16),
      R => '0'
    );
\empty_37_reg_333_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30,
      Q => or_ln83_fu_1033_p2(17),
      R => '0'
    );
\empty_37_reg_333_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29,
      Q => or_ln83_fu_1033_p2(18),
      R => '0'
    );
\empty_37_reg_333_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28,
      Q => or_ln83_fu_1033_p2(19),
      R => '0'
    );
\empty_37_reg_333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46,
      Q => \empty_37_reg_333_reg_n_2_[1]\,
      R => '0'
    );
\empty_37_reg_333_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27,
      Q => or_ln83_fu_1033_p2(20),
      R => '0'
    );
\empty_37_reg_333_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26,
      Q => or_ln83_fu_1033_p2(21),
      R => '0'
    );
\empty_37_reg_333_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25,
      Q => or_ln83_fu_1033_p2(22),
      R => '0'
    );
\empty_37_reg_333_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24,
      Q => or_ln83_fu_1033_p2(23),
      R => '0'
    );
\empty_37_reg_333_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23,
      Q => or_ln83_fu_1033_p2(24),
      R => '0'
    );
\empty_37_reg_333_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22,
      Q => or_ln83_fu_1033_p2(25),
      R => '0'
    );
\empty_37_reg_333_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21,
      Q => or_ln83_fu_1033_p2(26),
      R => '0'
    );
\empty_37_reg_333_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20,
      Q => or_ln83_fu_1033_p2(27),
      R => '0'
    );
\empty_37_reg_333_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19,
      Q => or_ln83_fu_1033_p2(28),
      R => '0'
    );
\empty_37_reg_333_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18,
      Q => or_ln83_fu_1033_p2(29),
      R => '0'
    );
\empty_37_reg_333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45,
      Q => or_ln83_fu_1033_p2(2),
      R => '0'
    );
\empty_37_reg_333_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17,
      Q => or_ln83_fu_1033_p2(30),
      R => '0'
    );
\empty_37_reg_333_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16,
      Q => or_ln83_fu_1033_p2(31),
      R => '0'
    );
\empty_37_reg_333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44,
      Q => or_ln83_fu_1033_p2(3),
      R => '0'
    );
\empty_37_reg_333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43,
      Q => or_ln83_fu_1033_p2(4),
      R => '0'
    );
\empty_37_reg_333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42,
      Q => or_ln83_fu_1033_p2(5),
      R => '0'
    );
\empty_37_reg_333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41,
      Q => or_ln83_fu_1033_p2(6),
      R => '0'
    );
\empty_37_reg_333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40,
      Q => or_ln83_fu_1033_p2(7),
      R => '0'
    );
\empty_37_reg_333_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39,
      Q => or_ln83_fu_1033_p2(8),
      R => '0'
    );
\empty_37_reg_333_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38,
      Q => or_ln83_fu_1033_p2(9),
      R => '0'
    );
\empty_38_reg_365[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(0),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(0),
      O => \empty_38_reg_365[0]_i_1_n_2\
    );
\empty_38_reg_365[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(10),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(10),
      O => \empty_38_reg_365[10]_i_1_n_2\
    );
\empty_38_reg_365[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(11),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(11),
      O => \empty_38_reg_365[11]_i_1_n_2\
    );
\empty_38_reg_365[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(12),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(12),
      O => \empty_38_reg_365[12]_i_1_n_2\
    );
\empty_38_reg_365[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(13),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(13),
      O => \empty_38_reg_365[13]_i_1_n_2\
    );
\empty_38_reg_365[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(14),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(14),
      O => \empty_38_reg_365[14]_i_1_n_2\
    );
\empty_38_reg_365[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(15),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(15),
      O => \empty_38_reg_365[15]_i_1_n_2\
    );
\empty_38_reg_365[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(16),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(16),
      O => \empty_38_reg_365[16]_i_1_n_2\
    );
\empty_38_reg_365[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(17),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(17),
      O => \empty_38_reg_365[17]_i_1_n_2\
    );
\empty_38_reg_365[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(18),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(18),
      O => \empty_38_reg_365[18]_i_1_n_2\
    );
\empty_38_reg_365[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(19),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(19),
      O => \empty_38_reg_365[19]_i_1_n_2\
    );
\empty_38_reg_365[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFBBB"
    )
        port map (
      I0 => tmp_2_reg_1147,
      I1 => ap_CS_fsm_state33,
      I2 => \empty_37_reg_333_reg_n_2_[1]\,
      I3 => \empty_37_reg_333[2]_i_3_n_2\,
      I4 => or_ln78_reg_1299(1),
      O => \empty_38_reg_365[1]_i_1_n_2\
    );
\empty_38_reg_365[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(20),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(20),
      O => \empty_38_reg_365[20]_i_1_n_2\
    );
\empty_38_reg_365[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(21),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(21),
      O => \empty_38_reg_365[21]_i_1_n_2\
    );
\empty_38_reg_365[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(22),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(22),
      O => \empty_38_reg_365[22]_i_1_n_2\
    );
\empty_38_reg_365[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(23),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(23),
      O => \empty_38_reg_365[23]_i_1_n_2\
    );
\empty_38_reg_365[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(24),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(24),
      O => \empty_38_reg_365[24]_i_1_n_2\
    );
\empty_38_reg_365[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(25),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(25),
      O => \empty_38_reg_365[25]_i_1_n_2\
    );
\empty_38_reg_365[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(26),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(26),
      O => \empty_38_reg_365[26]_i_1_n_2\
    );
\empty_38_reg_365[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(27),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(27),
      O => \empty_38_reg_365[27]_i_1_n_2\
    );
\empty_38_reg_365[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(28),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(28),
      O => \empty_38_reg_365[28]_i_1_n_2\
    );
\empty_38_reg_365[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(29),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(29),
      O => \empty_38_reg_365[29]_i_1_n_2\
    );
\empty_38_reg_365[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(30),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(30),
      O => \empty_38_reg_365[30]_i_1_n_2\
    );
\empty_38_reg_365[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(31),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(31),
      O => \empty_38_reg_365[31]_i_1_n_2\
    );
\empty_38_reg_365[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(3),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(3),
      O => \empty_38_reg_365[3]_i_1_n_2\
    );
\empty_38_reg_365[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(4),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(4),
      O => \empty_38_reg_365[4]_i_1_n_2\
    );
\empty_38_reg_365[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(5),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(5),
      O => \empty_38_reg_365[5]_i_1_n_2\
    );
\empty_38_reg_365[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(6),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(6),
      O => \empty_38_reg_365[6]_i_1_n_2\
    );
\empty_38_reg_365[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(7),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(7),
      O => \empty_38_reg_365[7]_i_1_n_2\
    );
\empty_38_reg_365[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(8),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(8),
      O => \empty_38_reg_365[8]_i_1_n_2\
    );
\empty_38_reg_365[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => or_ln83_fu_1033_p2(9),
      I1 => \empty_37_reg_333[2]_i_3_n_2\,
      I2 => ap_CS_fsm_state33,
      I3 => tmp_2_reg_1147,
      I4 => or_ln78_reg_1299(9),
      O => \empty_38_reg_365[9]_i_1_n_2\
    );
\empty_38_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[0]_i_1_n_2\,
      Q => empty_38_reg_365(0),
      R => '0'
    );
\empty_38_reg_365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[10]_i_1_n_2\,
      Q => empty_38_reg_365(10),
      R => '0'
    );
\empty_38_reg_365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[11]_i_1_n_2\,
      Q => empty_38_reg_365(11),
      R => '0'
    );
\empty_38_reg_365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[12]_i_1_n_2\,
      Q => empty_38_reg_365(12),
      R => '0'
    );
\empty_38_reg_365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[13]_i_1_n_2\,
      Q => empty_38_reg_365(13),
      R => '0'
    );
\empty_38_reg_365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[14]_i_1_n_2\,
      Q => empty_38_reg_365(14),
      R => '0'
    );
\empty_38_reg_365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[15]_i_1_n_2\,
      Q => empty_38_reg_365(15),
      R => '0'
    );
\empty_38_reg_365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[16]_i_1_n_2\,
      Q => empty_38_reg_365(16),
      R => '0'
    );
\empty_38_reg_365_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[17]_i_1_n_2\,
      Q => empty_38_reg_365(17),
      R => '0'
    );
\empty_38_reg_365_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[18]_i_1_n_2\,
      Q => empty_38_reg_365(18),
      R => '0'
    );
\empty_38_reg_365_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[19]_i_1_n_2\,
      Q => empty_38_reg_365(19),
      R => '0'
    );
\empty_38_reg_365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[1]_i_1_n_2\,
      Q => empty_38_reg_365(1),
      R => '0'
    );
\empty_38_reg_365_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[20]_i_1_n_2\,
      Q => empty_38_reg_365(20),
      R => '0'
    );
\empty_38_reg_365_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[21]_i_1_n_2\,
      Q => empty_38_reg_365(21),
      R => '0'
    );
\empty_38_reg_365_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[22]_i_1_n_2\,
      Q => empty_38_reg_365(22),
      R => '0'
    );
\empty_38_reg_365_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[23]_i_1_n_2\,
      Q => empty_38_reg_365(23),
      R => '0'
    );
\empty_38_reg_365_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[24]_i_1_n_2\,
      Q => empty_38_reg_365(24),
      R => '0'
    );
\empty_38_reg_365_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[25]_i_1_n_2\,
      Q => empty_38_reg_365(25),
      R => '0'
    );
\empty_38_reg_365_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[26]_i_1_n_2\,
      Q => empty_38_reg_365(26),
      R => '0'
    );
\empty_38_reg_365_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[27]_i_1_n_2\,
      Q => empty_38_reg_365(27),
      R => '0'
    );
\empty_38_reg_365_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[28]_i_1_n_2\,
      Q => empty_38_reg_365(28),
      R => '0'
    );
\empty_38_reg_365_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[29]_i_1_n_2\,
      Q => empty_38_reg_365(29),
      R => '0'
    );
\empty_38_reg_365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_OUTPUT_r_V_data_V_U_n_2,
      Q => empty_38_reg_365(2),
      R => '0'
    );
\empty_38_reg_365_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[30]_i_1_n_2\,
      Q => empty_38_reg_365(30),
      R => '0'
    );
\empty_38_reg_365_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[31]_i_1_n_2\,
      Q => empty_38_reg_365(31),
      R => '0'
    );
\empty_38_reg_365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[3]_i_1_n_2\,
      Q => empty_38_reg_365(3),
      R => '0'
    );
\empty_38_reg_365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[4]_i_1_n_2\,
      Q => empty_38_reg_365(4),
      R => '0'
    );
\empty_38_reg_365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[5]_i_1_n_2\,
      Q => empty_38_reg_365(5),
      R => '0'
    );
\empty_38_reg_365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[6]_i_1_n_2\,
      Q => empty_38_reg_365(6),
      R => '0'
    );
\empty_38_reg_365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[7]_i_1_n_2\,
      Q => empty_38_reg_365(7),
      R => '0'
    );
\empty_38_reg_365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[8]_i_1_n_2\,
      Q => empty_38_reg_365(8),
      R => '0'
    );
\empty_38_reg_365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \empty_38_reg_365[9]_i_1_n_2\,
      Q => empty_38_reg_365(9),
      R => '0'
    );
\empty_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => axilite_out(0),
      Q => empty_fu_160(0),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(10),
      Q => empty_fu_160(10),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(11),
      Q => empty_fu_160(11),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(12),
      Q => empty_fu_160(12),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(13),
      Q => empty_fu_160(13),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(14),
      Q => empty_fu_160(14),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(15),
      Q => empty_fu_160(15),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(16),
      Q => empty_fu_160(16),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(17),
      Q => empty_fu_160(17),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(18),
      Q => empty_fu_160(18),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(19),
      Q => empty_fu_160(19),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(1),
      Q => empty_fu_160(1),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(20),
      Q => empty_fu_160(20),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(21),
      Q => empty_fu_160(21),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(22),
      Q => empty_fu_160(22),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(23),
      Q => empty_fu_160(23),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(24),
      Q => empty_fu_160(24),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(25),
      Q => empty_fu_160(25),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(26),
      Q => empty_fu_160(26),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(27),
      Q => empty_fu_160(27),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(28),
      Q => empty_fu_160(28),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(29),
      Q => empty_fu_160(29),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(2),
      Q => empty_fu_160(2),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(30),
      Q => empty_fu_160(30),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(31),
      Q => empty_fu_160(31),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(3),
      Q => empty_fu_160(3),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(4),
      Q => empty_fu_160(4),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(5),
      Q => empty_fu_160(5),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(6),
      Q => empty_fu_160(6),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(7),
      Q => empty_fu_160(7),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(8),
      Q => empty_fu_160(8),
      R => ap_CS_fsm_state1
    );
\empty_fu_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vld_in1,
      D => ap_phi_mux_empty_38_phi_fu_368_p4(9),
      Q => empty_fu_160(9),
      R => ap_CS_fsm_state1
    );
grp_guitar_effects_Pipeline_1_fu_388: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_1
     port map (
      ADDRARDADDR(4 downto 3) => compression_buffer_address0(5 downto 4),
      ADDRARDADDR(2 downto 0) => compression_buffer_address0(2 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(5) => ap_CS_fsm_state97,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      WEA(0) => compression_buffer_we0,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      add_ln141_reg_275(4 downto 3) => add_ln141_reg_275(5 downto 4),
      add_ln141_reg_275(2 downto 0) => add_ln141_reg_275(2 downto 0),
      \ap_CS_fsm_reg[0]\ => grp_guitar_effects_Pipeline_1_fu_388_n_11,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2_n_2\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_2\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_4_n_2\,
      \ap_CS_fsm_reg[1]_2\ => \ap_CS_fsm[1]_i_5_n_2\,
      \ap_CS_fsm_reg[2]\ => grp_guitar_effects_Pipeline_2_fu_394_n_51,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => grp_guitar_effects_Pipeline_1_fu_388_n_5,
      ap_loop_init_int_reg => grp_guitar_effects_Pipeline_1_fu_388_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_24_reg[7]_0\(2) => grp_guitar_effects_Pipeline_1_fu_388_n_12,
      \empty_fu_24_reg[7]_0\(1) => grp_guitar_effects_Pipeline_1_fu_388_n_13,
      \empty_fu_24_reg[7]_0\(0) => grp_guitar_effects_Pipeline_1_fu_388_n_14,
      grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      tmp_1_reg_1138 => tmp_1_reg_1138
    );
grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_1_fu_388_n_11,
      Q => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_guitar_effects_Pipeline_2_fu_394: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_2
     port map (
      ADDRARDADDR(15) => grp_guitar_effects_Pipeline_2_fu_394_n_34,
      ADDRARDADDR(14) => grp_guitar_effects_Pipeline_2_fu_394_n_35,
      ADDRARDADDR(13) => grp_guitar_effects_Pipeline_2_fu_394_n_36,
      ADDRARDADDR(12) => grp_guitar_effects_Pipeline_2_fu_394_n_37,
      ADDRARDADDR(11) => grp_guitar_effects_Pipeline_2_fu_394_n_38,
      ADDRARDADDR(10) => grp_guitar_effects_Pipeline_2_fu_394_n_39,
      ADDRARDADDR(9) => grp_guitar_effects_Pipeline_2_fu_394_n_40,
      ADDRARDADDR(8) => grp_guitar_effects_Pipeline_2_fu_394_n_41,
      ADDRARDADDR(7) => grp_guitar_effects_Pipeline_2_fu_394_n_42,
      ADDRARDADDR(6) => grp_guitar_effects_Pipeline_2_fu_394_n_43,
      ADDRARDADDR(5) => grp_guitar_effects_Pipeline_2_fu_394_n_44,
      ADDRARDADDR(4) => grp_guitar_effects_Pipeline_2_fu_394_n_45,
      ADDRARDADDR(3) => grp_guitar_effects_Pipeline_2_fu_394_n_46,
      ADDRARDADDR(2) => grp_guitar_effects_Pipeline_2_fu_394_n_47,
      ADDRARDADDR(1) => grp_guitar_effects_Pipeline_2_fu_394_n_48,
      ADDRARDADDR(0) => grp_guitar_effects_Pipeline_2_fu_394_n_49,
      Q(3) => ap_CS_fsm_state96,
      Q(2) => ap_CS_fsm_state91,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      WEA(0) => grp_guitar_effects_Pipeline_2_fu_394_n_108,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      \ap_CS_fsm_reg[90]\(15 downto 0) => delay_buffer_address0(15 downto 0),
      \ap_CS_fsm_reg[90]_0\(15) => grp_guitar_effects_Pipeline_2_fu_394_n_18,
      \ap_CS_fsm_reg[90]_0\(14) => grp_guitar_effects_Pipeline_2_fu_394_n_19,
      \ap_CS_fsm_reg[90]_0\(13) => grp_guitar_effects_Pipeline_2_fu_394_n_20,
      \ap_CS_fsm_reg[90]_0\(12) => grp_guitar_effects_Pipeline_2_fu_394_n_21,
      \ap_CS_fsm_reg[90]_0\(11) => grp_guitar_effects_Pipeline_2_fu_394_n_22,
      \ap_CS_fsm_reg[90]_0\(10) => grp_guitar_effects_Pipeline_2_fu_394_n_23,
      \ap_CS_fsm_reg[90]_0\(9) => grp_guitar_effects_Pipeline_2_fu_394_n_24,
      \ap_CS_fsm_reg[90]_0\(8) => grp_guitar_effects_Pipeline_2_fu_394_n_25,
      \ap_CS_fsm_reg[90]_0\(7) => grp_guitar_effects_Pipeline_2_fu_394_n_26,
      \ap_CS_fsm_reg[90]_0\(6) => grp_guitar_effects_Pipeline_2_fu_394_n_27,
      \ap_CS_fsm_reg[90]_0\(5) => grp_guitar_effects_Pipeline_2_fu_394_n_28,
      \ap_CS_fsm_reg[90]_0\(4) => grp_guitar_effects_Pipeline_2_fu_394_n_29,
      \ap_CS_fsm_reg[90]_0\(3) => grp_guitar_effects_Pipeline_2_fu_394_n_30,
      \ap_CS_fsm_reg[90]_0\(2) => grp_guitar_effects_Pipeline_2_fu_394_n_31,
      \ap_CS_fsm_reg[90]_0\(1) => grp_guitar_effects_Pipeline_2_fu_394_n_32,
      \ap_CS_fsm_reg[90]_0\(0) => grp_guitar_effects_Pipeline_2_fu_394_n_33,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_24_reg[4]_0\ => grp_guitar_effects_Pipeline_2_fu_394_n_51,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg => grp_guitar_effects_Pipeline_2_fu_394_n_50,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_0(0) => grp_guitar_effects_Pipeline_2_fu_394_n_53,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_1(0) => grp_guitar_effects_Pipeline_2_fu_394_n_54,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_10(0) => grp_guitar_effects_Pipeline_2_fu_394_n_63,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_11(0) => grp_guitar_effects_Pipeline_2_fu_394_n_64,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_12(0) => grp_guitar_effects_Pipeline_2_fu_394_n_65,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_13(0) => grp_guitar_effects_Pipeline_2_fu_394_n_66,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_14(0) => grp_guitar_effects_Pipeline_2_fu_394_n_67,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_15(0) => grp_guitar_effects_Pipeline_2_fu_394_n_68,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_16(0) => grp_guitar_effects_Pipeline_2_fu_394_n_69,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_17(0) => grp_guitar_effects_Pipeline_2_fu_394_n_70,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_18(0) => grp_guitar_effects_Pipeline_2_fu_394_n_71,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_19(0) => grp_guitar_effects_Pipeline_2_fu_394_n_72,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_2(0) => grp_guitar_effects_Pipeline_2_fu_394_n_55,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_20(0) => grp_guitar_effects_Pipeline_2_fu_394_n_73,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_21(0) => grp_guitar_effects_Pipeline_2_fu_394_n_74,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_22(0) => grp_guitar_effects_Pipeline_2_fu_394_n_75,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_23(0) => grp_guitar_effects_Pipeline_2_fu_394_n_76,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_24(0) => grp_guitar_effects_Pipeline_2_fu_394_n_77,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_25(0) => grp_guitar_effects_Pipeline_2_fu_394_n_78,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_26(0) => grp_guitar_effects_Pipeline_2_fu_394_n_79,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_27(0) => grp_guitar_effects_Pipeline_2_fu_394_n_80,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_28(0) => grp_guitar_effects_Pipeline_2_fu_394_n_81,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_29(0) => grp_guitar_effects_Pipeline_2_fu_394_n_82,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_3(0) => grp_guitar_effects_Pipeline_2_fu_394_n_56,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_30(0) => grp_guitar_effects_Pipeline_2_fu_394_n_83,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(1) => grp_guitar_effects_Pipeline_2_fu_394_n_84,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_31(0) => grp_guitar_effects_Pipeline_2_fu_394_n_85,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_32(0) => grp_guitar_effects_Pipeline_2_fu_394_n_86,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_33(0) => grp_guitar_effects_Pipeline_2_fu_394_n_87,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_34(0) => grp_guitar_effects_Pipeline_2_fu_394_n_88,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_35(0) => grp_guitar_effects_Pipeline_2_fu_394_n_89,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_36(0) => grp_guitar_effects_Pipeline_2_fu_394_n_90,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_37(0) => grp_guitar_effects_Pipeline_2_fu_394_n_91,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_38(0) => grp_guitar_effects_Pipeline_2_fu_394_n_92,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_39(0) => grp_guitar_effects_Pipeline_2_fu_394_n_93,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_4(0) => grp_guitar_effects_Pipeline_2_fu_394_n_57,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_40(0) => grp_guitar_effects_Pipeline_2_fu_394_n_94,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_41(0) => grp_guitar_effects_Pipeline_2_fu_394_n_95,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_42(0) => grp_guitar_effects_Pipeline_2_fu_394_n_96,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_43(0) => grp_guitar_effects_Pipeline_2_fu_394_n_97,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_44(0) => grp_guitar_effects_Pipeline_2_fu_394_n_98,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_45(0) => grp_guitar_effects_Pipeline_2_fu_394_n_99,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_46(0) => grp_guitar_effects_Pipeline_2_fu_394_n_100,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_47(0) => grp_guitar_effects_Pipeline_2_fu_394_n_101,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_48(0) => grp_guitar_effects_Pipeline_2_fu_394_n_102,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_49(0) => grp_guitar_effects_Pipeline_2_fu_394_n_103,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_5(0) => grp_guitar_effects_Pipeline_2_fu_394_n_58,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_50(0) => grp_guitar_effects_Pipeline_2_fu_394_n_104,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_51(0) => grp_guitar_effects_Pipeline_2_fu_394_n_105,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_52(0) => grp_guitar_effects_Pipeline_2_fu_394_n_106,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_53(0) => grp_guitar_effects_Pipeline_2_fu_394_n_107,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_54(0) => grp_guitar_effects_Pipeline_2_fu_394_n_109,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_55(0) => grp_guitar_effects_Pipeline_2_fu_394_n_110,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_56(0) => grp_guitar_effects_Pipeline_2_fu_394_n_111,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_57(0) => grp_guitar_effects_Pipeline_2_fu_394_n_112,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_58(0) => grp_guitar_effects_Pipeline_2_fu_394_n_113,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_59(0) => grp_guitar_effects_Pipeline_2_fu_394_n_114,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_6(0) => grp_guitar_effects_Pipeline_2_fu_394_n_59,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_60(0) => grp_guitar_effects_Pipeline_2_fu_394_n_115,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_61(0) => grp_guitar_effects_Pipeline_2_fu_394_n_116,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_62(0) => grp_guitar_effects_Pipeline_2_fu_394_n_117,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_7(0) => grp_guitar_effects_Pipeline_2_fu_394_n_60,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_8(0) => grp_guitar_effects_Pipeline_2_fu_394_n_61,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg_9(0) => grp_guitar_effects_Pipeline_2_fu_394_n_62,
      ram_reg_1_8(15 downto 0) => srem_ln180_reg_1398(15 downto 0),
      ram_reg_1_8_0(15 downto 0) => delay_buffer_index_load_reg_1351(15 downto 0),
      tmp_2_reg_1147 => tmp_2_reg_1147
    );
grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_2_fu_394_n_50,
      Q => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_400: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_guitar_effects_Pipeline_LPF_Loop
     port map (
      ADDRARDADDR(2 downto 1) => compression_buffer_address0(7 downto 6),
      ADDRARDADDR(0) => compression_buffer_address0(3),
      CO(0) => icmp_ln149_fu_756_p229_in,
      D(4 downto 3) => ap_NS_fsm(33 downto 32),
      D(2 downto 0) => ap_NS_fsm(10 downto 8),
      DOADO(0) => compression_buffer_q0(0),
      E(0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      Q(7) => ap_CS_fsm_state55,
      Q(6) => ap_CS_fsm_state33,
      Q(5) => ap_CS_fsm_state32,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state2,
      \add_ln141_reg_275_reg[5]_0\(4 downto 3) => add_ln141_reg_275(5 downto 4),
      \add_ln141_reg_275_reg[5]_0\(2 downto 0) => add_ln141_reg_275(2 downto 0),
      and_ln159_1_reg_1315 => and_ln159_1_reg_1315,
      \ap_CS_fsm_reg[7]\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116,
      \ap_CS_fsm_reg[8]\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2,
      \ap_CS_fsm_reg[9]\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_117,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      compression_buffer_ce0 => compression_buffer_ce0,
      compression_max_threshold_read_reg_1103(31 downto 0) => compression_max_threshold_read_reg_1103(31 downto 0),
      compression_min_threshold_read_reg_1108(31 downto 0) => compression_min_threshold_read_reg_1108(31 downto 0),
      \empty_36_reg_1287_reg[31]\(31) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_16,
      \empty_36_reg_1287_reg[31]\(30) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_17,
      \empty_36_reg_1287_reg[31]\(29) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_18,
      \empty_36_reg_1287_reg[31]\(28) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_19,
      \empty_36_reg_1287_reg[31]\(27) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_20,
      \empty_36_reg_1287_reg[31]\(26) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_21,
      \empty_36_reg_1287_reg[31]\(25) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_22,
      \empty_36_reg_1287_reg[31]\(24) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_23,
      \empty_36_reg_1287_reg[31]\(23) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_24,
      \empty_36_reg_1287_reg[31]\(22) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_25,
      \empty_36_reg_1287_reg[31]\(21) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_26,
      \empty_36_reg_1287_reg[31]\(20) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_27,
      \empty_36_reg_1287_reg[31]\(19) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_28,
      \empty_36_reg_1287_reg[31]\(18) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_29,
      \empty_36_reg_1287_reg[31]\(17) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_30,
      \empty_36_reg_1287_reg[31]\(16) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_31,
      \empty_36_reg_1287_reg[31]\(15) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_32,
      \empty_36_reg_1287_reg[31]\(14) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_33,
      \empty_36_reg_1287_reg[31]\(13) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_34,
      \empty_36_reg_1287_reg[31]\(12) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_35,
      \empty_36_reg_1287_reg[31]\(11) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_36,
      \empty_36_reg_1287_reg[31]\(10) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_37,
      \empty_36_reg_1287_reg[31]\(9) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_38,
      \empty_36_reg_1287_reg[31]\(8) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_39,
      \empty_36_reg_1287_reg[31]\(7) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_40,
      \empty_36_reg_1287_reg[31]\(6) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_41,
      \empty_36_reg_1287_reg[31]\(5) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_42,
      \empty_36_reg_1287_reg[31]\(4) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_43,
      \empty_36_reg_1287_reg[31]\(3) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_44,
      \empty_36_reg_1287_reg[31]\(2) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_45,
      \empty_36_reg_1287_reg[31]\(1) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_46,
      \empty_36_reg_1287_reg[31]\(0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_47,
      \empty_37_reg_333_reg[2]\ => \empty_37_reg_333[2]_i_3_n_2\,
      \empty_37_reg_333_reg[2]_0\ => \empty_37_reg_333[2]_i_2_n_2\,
      \empty_37_reg_333_reg[31]\(30 downto 2) => empty_36_reg_1287(31 downto 3),
      \empty_37_reg_333_reg[31]\(1 downto 0) => empty_36_reg_1287(1 downto 0),
      \empty_37_reg_333_reg[31]_0\(31 downto 2) => or_ln83_fu_1033_p2(31 downto 2),
      \empty_37_reg_333_reg[31]_0\(1) => \empty_37_reg_333_reg_n_2_[1]\,
      \empty_37_reg_333_reg[31]_0\(0) => or_ln83_fu_1033_p2(0),
      \empty_37_reg_333_reg[31]_1\(31 downto 0) => empty_fu_160(31 downto 0),
      \empty_37_reg_333_reg[31]_2\(30 downto 2) => or_ln78_reg_1299(31 downto 3),
      \empty_37_reg_333_reg[31]_2\(1 downto 0) => or_ln78_reg_1299(1 downto 0),
      \empty_37_reg_333_reg[31]_3\ => \empty_37_reg_333[31]_i_4_n_2\,
      \empty_fu_54_reg[30]_0\(0) => icmp_ln160_fu_761_p225_in,
      \empty_fu_54_reg[31]_0\(31 downto 0) => current_level_fu_168(31 downto 0),
      grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg => grp_guitar_effects_Pipeline_1_fu_388_ap_start_reg,
      grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      icmp_ln160_reg_1311 => icmp_ln160_reg_1311,
      lpf_coefficients_V_q0 => lpf_coefficients_V_q0,
      p_out(31 downto 0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(31 downto 0),
      \q0_reg[0]\ => grp_guitar_effects_Pipeline_1_fu_388_n_5,
      \r_V_2_reg_291_reg[33]_0\ => lpf_coefficients_V_U_n_3,
      ram_reg => grp_guitar_effects_Pipeline_1_fu_388_n_15,
      ram_reg_0(2) => grp_guitar_effects_Pipeline_1_fu_388_n_12,
      ram_reg_0(1) => grp_guitar_effects_Pipeline_1_fu_388_n_13,
      ram_reg_0(0) => grp_guitar_effects_Pipeline_1_fu_388_n_14,
      \result_4_reg_1275_reg[31]\(31 downto 0) => p_1_in(31 downto 0),
      ret_V_18_fu_901_p3(31 downto 0) => ret_V_18_fu_901_p3(31 downto 0),
      ret_V_19_fu_869_p3(31 downto 0) => ret_V_19_fu_869_p3(31 downto 0),
      start0_reg_i_3_0(31 downto 0) => compression_zero_threshold_read_reg_1098(31 downto 0),
      sub_ln1319_fu_164_p2(32 downto 0) => sub_ln1319_fu_164_p2(33 downto 1),
      tmp_1_reg_1138 => tmp_1_reg_1138,
      \tmp_int_4_reg_349_reg[0]\ => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      \tmp_int_4_reg_349_reg[31]\(31 downto 0) => result_4_reg_1275(31 downto 0),
      tmp_reg_1127 => tmp_reg_1127
    );
grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_116,
      Q => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln116_reg_1211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => icmp_ln116_fu_531_p2,
      Q => icmp_ln116_reg_1211,
      R => '0'
    );
\icmp_ln149_reg_1307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => icmp_ln149_fu_756_p229_in,
      Q => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      R => '0'
    );
\icmp_ln160_reg_1311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => icmp_ln160_fu_761_p225_in,
      Q => icmp_ln160_reg_1311,
      R => '0'
    );
lpf_coefficients_V_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_lpf_coefficients_V_RAM_AUTO_1R1W
     port map (
      ap_clk => ap_clk,
      lpf_coefficients_V_q0 => lpf_coefficients_V_q0,
      \q0_reg[0]_0\ => lpf_coefficients_V_U_n_3,
      \q0_reg[0]_1\ => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_2
    );
mul_32s_10s_42_2_1_U15: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1
     port map (
      Q(1) => ap_CS_fsm_state92,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      delay_mult(9 downto 0) => delay_mult(9 downto 0),
      \dout_reg__0\(40) => \dout_reg__0\(41),
      \dout_reg__0\(39 downto 0) => \dout_reg__0\(39 downto 0),
      q0(31 downto 0) => delay_buffer_q0(31 downto 0)
    );
mul_32s_10s_42_2_1_U7: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_0
     port map (
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      distortion_clip_factor(9 downto 0) => distortion_clip_factor(9 downto 0),
      \dout_reg__0\(40) => \dout_reg__0_0\(41),
      \dout_reg__0\(39 downto 0) => \dout_reg__0_0\(39 downto 0),
      r_V_3_fu_536_p2(31 downto 0) => r_V_3_fu_536_p2(31 downto 0)
    );
mul_32s_10s_42_2_1_U8: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_10s_42_2_1_1
     port map (
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      distortion_clip_factor(9 downto 0) => distortion_clip_factor(9 downto 0),
      \dout_reg__0\(40) => \dout_reg__0_1\(41),
      \dout_reg__0\(39 downto 0) => \dout_reg__0_1\(39 downto 0),
      r_V_fu_541_p2(31 downto 0) => r_V_fu_541_p2(31 downto 0)
    );
mul_32s_32s_48_2_1_U11: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1
     port map (
      O(3) => \tmp_product_i_21__1_n_6\,
      O(2) => \tmp_product_i_21__1_n_7\,
      O(1) => \tmp_product_i_21__1_n_8\,
      O(0) => \tmp_product_i_21__1_n_9\,
      O52(18) => sdiv_17s_32ns_32_21_seq_1_U9_n_36,
      O52(17) => sdiv_17s_32ns_32_21_seq_1_U9_n_37,
      O52(16) => sdiv_17s_32ns_32_21_seq_1_U9_n_38,
      O52(15) => sdiv_17s_32ns_32_21_seq_1_U9_n_39,
      O52(14) => sdiv_17s_32ns_32_21_seq_1_U9_n_40,
      O52(13) => sdiv_17s_32ns_32_21_seq_1_U9_n_41,
      O52(12) => sdiv_17s_32ns_32_21_seq_1_U9_n_42,
      O52(11) => sdiv_17s_32ns_32_21_seq_1_U9_n_43,
      O52(10) => sdiv_17s_32ns_32_21_seq_1_U9_n_44,
      O52(9) => sdiv_17s_32ns_32_21_seq_1_U9_n_45,
      O52(8) => sdiv_17s_32ns_32_21_seq_1_U9_n_46,
      O52(7) => sdiv_17s_32ns_32_21_seq_1_U9_n_47,
      O52(6) => sdiv_17s_32ns_32_21_seq_1_U9_n_48,
      O52(5) => sdiv_17s_32ns_32_21_seq_1_U9_n_49,
      O52(4) => sdiv_17s_32ns_32_21_seq_1_U9_n_50,
      O52(3) => sdiv_17s_32ns_32_21_seq_1_U9_n_51,
      O52(2) => sdiv_17s_32ns_32_21_seq_1_U9_n_52,
      O52(1) => sdiv_17s_32ns_32_21_seq_1_U9_n_53,
      O52(0) => sdiv_17s_32ns_32_21_seq_1_U9_n_54,
      Q(1) => ap_CS_fsm_state30,
      Q(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      done0 => done0_4,
      \dout_reg[15]__0_0\(15) => mul_32s_32s_48_2_1_U11_n_34,
      \dout_reg[15]__0_0\(14) => mul_32s_32s_48_2_1_U11_n_35,
      \dout_reg[15]__0_0\(13) => mul_32s_32s_48_2_1_U11_n_36,
      \dout_reg[15]__0_0\(12) => mul_32s_32s_48_2_1_U11_n_37,
      \dout_reg[15]__0_0\(11) => mul_32s_32s_48_2_1_U11_n_38,
      \dout_reg[15]__0_0\(10) => mul_32s_32s_48_2_1_U11_n_39,
      \dout_reg[15]__0_0\(9) => mul_32s_32s_48_2_1_U11_n_40,
      \dout_reg[15]__0_0\(8) => mul_32s_32s_48_2_1_U11_n_41,
      \dout_reg[15]__0_0\(7) => mul_32s_32s_48_2_1_U11_n_42,
      \dout_reg[15]__0_0\(6) => mul_32s_32s_48_2_1_U11_n_43,
      \dout_reg[15]__0_0\(5) => mul_32s_32s_48_2_1_U11_n_44,
      \dout_reg[15]__0_0\(4) => mul_32s_32s_48_2_1_U11_n_45,
      \dout_reg[15]__0_0\(3) => mul_32s_32s_48_2_1_U11_n_46,
      \dout_reg[15]__0_0\(2) => mul_32s_32s_48_2_1_U11_n_47,
      \dout_reg[15]__0_0\(1) => mul_32s_32s_48_2_1_U11_n_48,
      \dout_reg[15]__0_0\(0) => mul_32s_32s_48_2_1_U11_n_49,
      \dout_reg__0_0\(20) => \dout_reg__1\(47),
      \dout_reg__0_0\(19 downto 0) => \dout_reg__1\(35 downto 16),
      or_ln118_reg_1226 => or_ln118_reg_1226,
      result_4_fu_702_p3(31 downto 0) => result_4_fu_702_p3(31 downto 0),
      tmp_product_0(31 downto 0) => tmp_data_V_1_reg_1177(31 downto 0),
      tmp_product_1(3) => \tmp_product_i_22__2_n_6\,
      tmp_product_1(2) => \tmp_product_i_22__2_n_7\,
      tmp_product_1(1) => \tmp_product_i_22__2_n_8\,
      tmp_product_1(0) => \tmp_product_i_22__2_n_9\,
      tmp_product_2(3) => \tmp_product_i_23__1_n_6\,
      tmp_product_2(2) => \tmp_product_i_23__1_n_7\,
      tmp_product_2(1) => \tmp_product_i_23__1_n_8\,
      tmp_product_2(0) => \tmp_product_i_23__1_n_9\,
      tmp_product_3(3) => \tmp_product_i_24__1_n_6\,
      tmp_product_3(2) => \tmp_product_i_24__1_n_7\,
      tmp_product_3(1) => \tmp_product_i_24__1_n_8\,
      tmp_product_3(0) => \tmp_product_i_24__1_n_9\,
      \tmp_product__0_0\(3) => \tmp_product__0_i_18_n_6\,
      \tmp_product__0_0\(2) => \tmp_product__0_i_18_n_7\,
      \tmp_product__0_0\(1) => \tmp_product__0_i_18_n_8\,
      \tmp_product__0_0\(0) => \tmp_product__0_i_18_n_9\,
      \tmp_product__0_1\(3) => \tmp_product__0_i_19_n_6\,
      \tmp_product__0_1\(2) => \tmp_product__0_i_19_n_7\,
      \tmp_product__0_1\(1) => \tmp_product__0_i_19_n_8\,
      \tmp_product__0_1\(0) => \tmp_product__0_i_19_n_9\,
      \tmp_product__0_2\(3) => \tmp_product__0_i_20_n_6\,
      \tmp_product__0_2\(2) => \tmp_product__0_i_20_n_7\,
      \tmp_product__0_2\(1) => \tmp_product__0_i_20_n_8\,
      \tmp_product__0_2\(0) => \tmp_product__0_i_20_n_9\,
      \tmp_product__0_3\(3) => \tmp_product__0_i_21_n_6\,
      \tmp_product__0_3\(2) => \tmp_product__0_i_21_n_7\,
      \tmp_product__0_3\(1) => \tmp_product__0_i_21_n_8\,
      \tmp_product__0_3\(0) => \tmp_product__0_i_21_n_9\
    );
mul_32s_32s_48_2_1_U14: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_mul_32s_32s_48_2_1_2
     port map (
      O52(18) => sdiv_17s_32ns_32_21_seq_1_U10_n_4,
      O52(17) => sdiv_17s_32ns_32_21_seq_1_U10_n_5,
      O52(16) => sdiv_17s_32ns_32_21_seq_1_U10_n_6,
      O52(15) => sdiv_17s_32ns_32_21_seq_1_U10_n_7,
      O52(14) => sdiv_17s_32ns_32_21_seq_1_U10_n_8,
      O52(13) => sdiv_17s_32ns_32_21_seq_1_U10_n_9,
      O52(12) => sdiv_17s_32ns_32_21_seq_1_U10_n_10,
      O52(11) => sdiv_17s_32ns_32_21_seq_1_U10_n_11,
      O52(10) => sdiv_17s_32ns_32_21_seq_1_U10_n_12,
      O52(9) => sdiv_17s_32ns_32_21_seq_1_U10_n_13,
      O52(8) => sdiv_17s_32ns_32_21_seq_1_U10_n_14,
      O52(7) => sdiv_17s_32ns_32_21_seq_1_U10_n_15,
      O52(6) => sdiv_17s_32ns_32_21_seq_1_U10_n_16,
      O52(5) => sdiv_17s_32ns_32_21_seq_1_U10_n_17,
      O52(4) => sdiv_17s_32ns_32_21_seq_1_U10_n_18,
      O52(3) => sdiv_17s_32ns_32_21_seq_1_U10_n_19,
      O52(2) => sdiv_17s_32ns_32_21_seq_1_U10_n_20,
      O52(1) => sdiv_17s_32ns_32_21_seq_1_U10_n_21,
      O52(0) => sdiv_17s_32ns_32_21_seq_1_U10_n_22,
      Q(1) => ap_CS_fsm_state53,
      Q(0) => ap_CS_fsm_state6,
      ap_clk => ap_clk,
      done0 => done0,
      \dout_reg[15]__0_0\(15) => mul_32s_32s_48_2_1_U14_n_2,
      \dout_reg[15]__0_0\(14) => mul_32s_32s_48_2_1_U14_n_3,
      \dout_reg[15]__0_0\(13) => mul_32s_32s_48_2_1_U14_n_4,
      \dout_reg[15]__0_0\(12) => mul_32s_32s_48_2_1_U14_n_5,
      \dout_reg[15]__0_0\(11) => mul_32s_32s_48_2_1_U14_n_6,
      \dout_reg[15]__0_0\(10) => mul_32s_32s_48_2_1_U14_n_7,
      \dout_reg[15]__0_0\(9) => mul_32s_32s_48_2_1_U14_n_8,
      \dout_reg[15]__0_0\(8) => mul_32s_32s_48_2_1_U14_n_9,
      \dout_reg[15]__0_0\(7) => mul_32s_32s_48_2_1_U14_n_10,
      \dout_reg[15]__0_0\(6) => mul_32s_32s_48_2_1_U14_n_11,
      \dout_reg[15]__0_0\(5) => mul_32s_32s_48_2_1_U14_n_12,
      \dout_reg[15]__0_0\(4) => mul_32s_32s_48_2_1_U14_n_13,
      \dout_reg[15]__0_0\(3) => mul_32s_32s_48_2_1_U14_n_14,
      \dout_reg[15]__0_0\(2) => mul_32s_32s_48_2_1_U14_n_15,
      \dout_reg[15]__0_0\(1) => mul_32s_32s_48_2_1_U14_n_16,
      \dout_reg[15]__0_0\(0) => mul_32s_32s_48_2_1_U14_n_17,
      \dout_reg__0_0\(20) => \dout_reg__1_2\(47),
      \dout_reg__0_0\(19 downto 0) => \dout_reg__1_2\(35 downto 16),
      result_4_fu_702_p3(31 downto 0) => result_4_fu_702_p3(31 downto 0)
    );
\negative_threshold_reg_1151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_72,
      Q => negative_threshold_reg_1151(0),
      R => '0'
    );
\negative_threshold_reg_1151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_62,
      Q => negative_threshold_reg_1151(10),
      R => '0'
    );
\negative_threshold_reg_1151_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_61,
      Q => negative_threshold_reg_1151(11),
      R => '0'
    );
\negative_threshold_reg_1151_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_60,
      Q => negative_threshold_reg_1151(12),
      R => '0'
    );
\negative_threshold_reg_1151_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_59,
      Q => negative_threshold_reg_1151(13),
      R => '0'
    );
\negative_threshold_reg_1151_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_58,
      Q => negative_threshold_reg_1151(14),
      R => '0'
    );
\negative_threshold_reg_1151_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_57,
      Q => negative_threshold_reg_1151(15),
      R => '0'
    );
\negative_threshold_reg_1151_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_56,
      Q => negative_threshold_reg_1151(16),
      R => '0'
    );
\negative_threshold_reg_1151_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_55,
      Q => negative_threshold_reg_1151(17),
      R => '0'
    );
\negative_threshold_reg_1151_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_54,
      Q => negative_threshold_reg_1151(18),
      R => '0'
    );
\negative_threshold_reg_1151_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_53,
      Q => negative_threshold_reg_1151(19),
      R => '0'
    );
\negative_threshold_reg_1151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_71,
      Q => negative_threshold_reg_1151(1),
      R => '0'
    );
\negative_threshold_reg_1151_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_52,
      Q => negative_threshold_reg_1151(20),
      R => '0'
    );
\negative_threshold_reg_1151_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_51,
      Q => negative_threshold_reg_1151(21),
      R => '0'
    );
\negative_threshold_reg_1151_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_50,
      Q => negative_threshold_reg_1151(22),
      R => '0'
    );
\negative_threshold_reg_1151_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_49,
      Q => negative_threshold_reg_1151(23),
      R => '0'
    );
\negative_threshold_reg_1151_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_48,
      Q => negative_threshold_reg_1151(24),
      R => '0'
    );
\negative_threshold_reg_1151_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_47,
      Q => negative_threshold_reg_1151(25),
      R => '0'
    );
\negative_threshold_reg_1151_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_46,
      Q => negative_threshold_reg_1151(26),
      R => '0'
    );
\negative_threshold_reg_1151_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_45,
      Q => negative_threshold_reg_1151(27),
      R => '0'
    );
\negative_threshold_reg_1151_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_44,
      Q => negative_threshold_reg_1151(28),
      R => '0'
    );
\negative_threshold_reg_1151_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_43,
      Q => negative_threshold_reg_1151(29),
      R => '0'
    );
\negative_threshold_reg_1151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_70,
      Q => negative_threshold_reg_1151(2),
      R => '0'
    );
\negative_threshold_reg_1151_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_42,
      Q => negative_threshold_reg_1151(30),
      R => '0'
    );
\negative_threshold_reg_1151_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_41,
      Q => negative_threshold_reg_1151(31),
      R => '0'
    );
\negative_threshold_reg_1151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_69,
      Q => negative_threshold_reg_1151(3),
      R => '0'
    );
\negative_threshold_reg_1151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_68,
      Q => negative_threshold_reg_1151(4),
      R => '0'
    );
\negative_threshold_reg_1151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_67,
      Q => negative_threshold_reg_1151(5),
      R => '0'
    );
\negative_threshold_reg_1151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_66,
      Q => negative_threshold_reg_1151(6),
      R => '0'
    );
\negative_threshold_reg_1151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_65,
      Q => negative_threshold_reg_1151(7),
      R => '0'
    );
\negative_threshold_reg_1151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_64,
      Q => negative_threshold_reg_1151(8),
      R => '0'
    );
\negative_threshold_reg_1151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control_r_s_axi_U_n_63,
      Q => negative_threshold_reg_1151(9),
      R => '0'
    );
\or_ln118_reg_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => or_ln118_fu_569_p2,
      Q => or_ln118_reg_1226,
      R => '0'
    );
\or_ln78_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(0),
      Q => or_ln78_reg_1299(0),
      R => '0'
    );
\or_ln78_reg_1299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(10),
      Q => or_ln78_reg_1299(10),
      R => '0'
    );
\or_ln78_reg_1299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(11),
      Q => or_ln78_reg_1299(11),
      R => '0'
    );
\or_ln78_reg_1299_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(12),
      Q => or_ln78_reg_1299(12),
      R => '0'
    );
\or_ln78_reg_1299_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(13),
      Q => or_ln78_reg_1299(13),
      R => '0'
    );
\or_ln78_reg_1299_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(14),
      Q => or_ln78_reg_1299(14),
      R => '0'
    );
\or_ln78_reg_1299_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(15),
      Q => or_ln78_reg_1299(15),
      R => '0'
    );
\or_ln78_reg_1299_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(16),
      Q => or_ln78_reg_1299(16),
      R => '0'
    );
\or_ln78_reg_1299_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(17),
      Q => or_ln78_reg_1299(17),
      R => '0'
    );
\or_ln78_reg_1299_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(18),
      Q => or_ln78_reg_1299(18),
      R => '0'
    );
\or_ln78_reg_1299_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(19),
      Q => or_ln78_reg_1299(19),
      R => '0'
    );
\or_ln78_reg_1299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(1),
      Q => or_ln78_reg_1299(1),
      R => '0'
    );
\or_ln78_reg_1299_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(20),
      Q => or_ln78_reg_1299(20),
      R => '0'
    );
\or_ln78_reg_1299_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(21),
      Q => or_ln78_reg_1299(21),
      R => '0'
    );
\or_ln78_reg_1299_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(22),
      Q => or_ln78_reg_1299(22),
      R => '0'
    );
\or_ln78_reg_1299_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(23),
      Q => or_ln78_reg_1299(23),
      R => '0'
    );
\or_ln78_reg_1299_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(24),
      Q => or_ln78_reg_1299(24),
      R => '0'
    );
\or_ln78_reg_1299_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(25),
      Q => or_ln78_reg_1299(25),
      R => '0'
    );
\or_ln78_reg_1299_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(26),
      Q => or_ln78_reg_1299(26),
      R => '0'
    );
\or_ln78_reg_1299_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(27),
      Q => or_ln78_reg_1299(27),
      R => '0'
    );
\or_ln78_reg_1299_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(28),
      Q => or_ln78_reg_1299(28),
      R => '0'
    );
\or_ln78_reg_1299_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(29),
      Q => or_ln78_reg_1299(29),
      R => '0'
    );
\or_ln78_reg_1299_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(30),
      Q => or_ln78_reg_1299(30),
      R => '0'
    );
\or_ln78_reg_1299_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(31),
      Q => or_ln78_reg_1299(31),
      R => '0'
    );
\or_ln78_reg_1299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(3),
      Q => or_ln78_reg_1299(3),
      R => '0'
    );
\or_ln78_reg_1299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(4),
      Q => or_ln78_reg_1299(4),
      R => '0'
    );
\or_ln78_reg_1299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(5),
      Q => or_ln78_reg_1299(5),
      R => '0'
    );
\or_ln78_reg_1299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(6),
      Q => or_ln78_reg_1299(6),
      R => '0'
    );
\or_ln78_reg_1299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(7),
      Q => or_ln78_reg_1299(7),
      R => '0'
    );
\or_ln78_reg_1299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(8),
      Q => or_ln78_reg_1299(8),
      R => '0'
    );
\or_ln78_reg_1299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => empty_36_reg_1287(9),
      Q => or_ln78_reg_1299(9),
      R => '0'
    );
\output_reg_1435[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(11),
      I1 => tmp_int_4_reg_349(11),
      O => \output_reg_1435[11]_i_2_n_2\
    );
\output_reg_1435[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(10),
      I1 => tmp_int_4_reg_349(10),
      O => \output_reg_1435[11]_i_3_n_2\
    );
\output_reg_1435[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(9),
      I1 => tmp_int_4_reg_349(9),
      O => \output_reg_1435[11]_i_4_n_2\
    );
\output_reg_1435[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(8),
      I1 => tmp_int_4_reg_349(8),
      O => \output_reg_1435[11]_i_5_n_2\
    );
\output_reg_1435[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(15),
      I1 => tmp_int_4_reg_349(15),
      O => \output_reg_1435[15]_i_2_n_2\
    );
\output_reg_1435[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(14),
      I1 => tmp_int_4_reg_349(14),
      O => \output_reg_1435[15]_i_3_n_2\
    );
\output_reg_1435[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(13),
      I1 => tmp_int_4_reg_349(13),
      O => \output_reg_1435[15]_i_4_n_2\
    );
\output_reg_1435[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(12),
      I1 => tmp_int_4_reg_349(12),
      O => \output_reg_1435[15]_i_5_n_2\
    );
\output_reg_1435[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(19),
      I1 => tmp_int_4_reg_349(19),
      O => \output_reg_1435[19]_i_2_n_2\
    );
\output_reg_1435[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(18),
      I1 => tmp_int_4_reg_349(18),
      O => \output_reg_1435[19]_i_3_n_2\
    );
\output_reg_1435[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(17),
      I1 => tmp_int_4_reg_349(17),
      O => \output_reg_1435[19]_i_4_n_2\
    );
\output_reg_1435[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(16),
      I1 => tmp_int_4_reg_349(16),
      O => \output_reg_1435[19]_i_5_n_2\
    );
\output_reg_1435[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(23),
      I1 => tmp_int_4_reg_349(23),
      O => \output_reg_1435[23]_i_2_n_2\
    );
\output_reg_1435[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(22),
      I1 => tmp_int_4_reg_349(22),
      O => \output_reg_1435[23]_i_3_n_2\
    );
\output_reg_1435[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(21),
      I1 => tmp_int_4_reg_349(21),
      O => \output_reg_1435[23]_i_4_n_2\
    );
\output_reg_1435[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(20),
      I1 => tmp_int_4_reg_349(20),
      O => \output_reg_1435[23]_i_5_n_2\
    );
\output_reg_1435[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(27),
      I1 => tmp_int_4_reg_349(27),
      O => \output_reg_1435[27]_i_2_n_2\
    );
\output_reg_1435[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(26),
      I1 => tmp_int_4_reg_349(26),
      O => \output_reg_1435[27]_i_3_n_2\
    );
\output_reg_1435[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(25),
      I1 => tmp_int_4_reg_349(25),
      O => \output_reg_1435[27]_i_4_n_2\
    );
\output_reg_1435[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(24),
      I1 => tmp_int_4_reg_349(24),
      O => \output_reg_1435[27]_i_5_n_2\
    );
\output_reg_1435[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(31),
      I1 => tmp_int_4_reg_349(31),
      O => \output_reg_1435[31]_i_2_n_2\
    );
\output_reg_1435[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(30),
      I1 => tmp_int_4_reg_349(30),
      O => \output_reg_1435[31]_i_3_n_2\
    );
\output_reg_1435[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(29),
      I1 => tmp_int_4_reg_349(29),
      O => \output_reg_1435[31]_i_4_n_2\
    );
\output_reg_1435[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(28),
      I1 => tmp_int_4_reg_349(28),
      O => \output_reg_1435[31]_i_5_n_2\
    );
\output_reg_1435[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEF0F0"
    )
        port map (
      I0 => trunc_ln1049_4_reg_1430(1),
      I1 => trunc_ln1049_4_reg_1430(0),
      I2 => \output_reg_1435[3]_i_7_n_2\,
      I3 => trunc_ln1049_4_reg_1430(2),
      I4 => p_0_in1_in,
      O => p_2_out
    );
\output_reg_1435[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(3),
      I1 => tmp_int_4_reg_349(3),
      O => \output_reg_1435[3]_i_3_n_2\
    );
\output_reg_1435[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(2),
      I1 => tmp_int_4_reg_349(2),
      O => \output_reg_1435[3]_i_4_n_2\
    );
\output_reg_1435[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(1),
      I1 => tmp_int_4_reg_349(1),
      O => \output_reg_1435[3]_i_5_n_2\
    );
\output_reg_1435[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(0),
      I1 => tmp_int_4_reg_349(0),
      O => \output_reg_1435[3]_i_6_n_2\
    );
\output_reg_1435[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => trunc_ln1049_4_reg_1430(3),
      I1 => trunc_ln1049_4_reg_1430(6),
      I2 => trunc_ln1049_4_reg_1430(7),
      I3 => trunc_ln1049_4_reg_1430(5),
      I4 => p_0_in1_in,
      I5 => trunc_ln1049_4_reg_1430(4),
      O => \output_reg_1435[3]_i_7_n_2\
    );
\output_reg_1435[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(7),
      I1 => tmp_int_4_reg_349(7),
      O => \output_reg_1435[7]_i_2_n_2\
    );
\output_reg_1435[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(6),
      I1 => tmp_int_4_reg_349(6),
      O => \output_reg_1435[7]_i_3_n_2\
    );
\output_reg_1435[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(5),
      I1 => tmp_int_4_reg_349(5),
      O => \output_reg_1435[7]_i_4_n_2\
    );
\output_reg_1435[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_15_cast_reg_1423(4),
      I1 => tmp_int_4_reg_349(4),
      O => \output_reg_1435[7]_i_5_n_2\
    );
\output_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(0),
      Q => output_reg_1435(0),
      R => '0'
    );
\output_reg_1435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(10),
      Q => output_reg_1435(10),
      R => '0'
    );
\output_reg_1435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(11),
      Q => output_reg_1435(11),
      R => '0'
    );
\output_reg_1435_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[7]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[11]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[11]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[11]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[11]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(11 downto 8),
      O(3 downto 0) => output_fu_1027_p2(11 downto 8),
      S(3) => \output_reg_1435[11]_i_2_n_2\,
      S(2) => \output_reg_1435[11]_i_3_n_2\,
      S(1) => \output_reg_1435[11]_i_4_n_2\,
      S(0) => \output_reg_1435[11]_i_5_n_2\
    );
\output_reg_1435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(12),
      Q => output_reg_1435(12),
      R => '0'
    );
\output_reg_1435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(13),
      Q => output_reg_1435(13),
      R => '0'
    );
\output_reg_1435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(14),
      Q => output_reg_1435(14),
      R => '0'
    );
\output_reg_1435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(15),
      Q => output_reg_1435(15),
      R => '0'
    );
\output_reg_1435_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[11]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[15]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[15]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[15]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[15]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(15 downto 12),
      O(3 downto 0) => output_fu_1027_p2(15 downto 12),
      S(3) => \output_reg_1435[15]_i_2_n_2\,
      S(2) => \output_reg_1435[15]_i_3_n_2\,
      S(1) => \output_reg_1435[15]_i_4_n_2\,
      S(0) => \output_reg_1435[15]_i_5_n_2\
    );
\output_reg_1435_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(16),
      Q => output_reg_1435(16),
      R => '0'
    );
\output_reg_1435_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(17),
      Q => output_reg_1435(17),
      R => '0'
    );
\output_reg_1435_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(18),
      Q => output_reg_1435(18),
      R => '0'
    );
\output_reg_1435_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(19),
      Q => output_reg_1435(19),
      R => '0'
    );
\output_reg_1435_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[15]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[19]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[19]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[19]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[19]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(19 downto 16),
      O(3 downto 0) => output_fu_1027_p2(19 downto 16),
      S(3) => \output_reg_1435[19]_i_2_n_2\,
      S(2) => \output_reg_1435[19]_i_3_n_2\,
      S(1) => \output_reg_1435[19]_i_4_n_2\,
      S(0) => \output_reg_1435[19]_i_5_n_2\
    );
\output_reg_1435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(1),
      Q => output_reg_1435(1),
      R => '0'
    );
\output_reg_1435_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(20),
      Q => output_reg_1435(20),
      R => '0'
    );
\output_reg_1435_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(21),
      Q => output_reg_1435(21),
      R => '0'
    );
\output_reg_1435_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(22),
      Q => output_reg_1435(22),
      R => '0'
    );
\output_reg_1435_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(23),
      Q => output_reg_1435(23),
      R => '0'
    );
\output_reg_1435_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[19]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[23]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[23]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[23]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[23]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(23 downto 20),
      O(3 downto 0) => output_fu_1027_p2(23 downto 20),
      S(3) => \output_reg_1435[23]_i_2_n_2\,
      S(2) => \output_reg_1435[23]_i_3_n_2\,
      S(1) => \output_reg_1435[23]_i_4_n_2\,
      S(0) => \output_reg_1435[23]_i_5_n_2\
    );
\output_reg_1435_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(24),
      Q => output_reg_1435(24),
      R => '0'
    );
\output_reg_1435_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(25),
      Q => output_reg_1435(25),
      R => '0'
    );
\output_reg_1435_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(26),
      Q => output_reg_1435(26),
      R => '0'
    );
\output_reg_1435_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(27),
      Q => output_reg_1435(27),
      R => '0'
    );
\output_reg_1435_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[23]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[27]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[27]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[27]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[27]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(27 downto 24),
      O(3 downto 0) => output_fu_1027_p2(27 downto 24),
      S(3) => \output_reg_1435[27]_i_2_n_2\,
      S(2) => \output_reg_1435[27]_i_3_n_2\,
      S(1) => \output_reg_1435[27]_i_4_n_2\,
      S(0) => \output_reg_1435[27]_i_5_n_2\
    );
\output_reg_1435_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(28),
      Q => output_reg_1435(28),
      R => '0'
    );
\output_reg_1435_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(29),
      Q => output_reg_1435(29),
      R => '0'
    );
\output_reg_1435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(2),
      Q => output_reg_1435(2),
      R => '0'
    );
\output_reg_1435_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(30),
      Q => output_reg_1435(30),
      R => '0'
    );
\output_reg_1435_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(31),
      Q => output_reg_1435(31),
      R => '0'
    );
\output_reg_1435_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[27]_i_1_n_2\,
      CO(3) => \NLW_output_reg_1435_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \output_reg_1435_reg[31]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[31]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[31]_i_1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ret_V_15_cast_reg_1423(30 downto 28),
      O(3 downto 0) => output_fu_1027_p2(31 downto 28),
      S(3) => \output_reg_1435[31]_i_2_n_2\,
      S(2) => \output_reg_1435[31]_i_3_n_2\,
      S(1) => \output_reg_1435[31]_i_4_n_2\,
      S(0) => \output_reg_1435[31]_i_5_n_2\
    );
\output_reg_1435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(3),
      Q => output_reg_1435(3),
      R => '0'
    );
\output_reg_1435_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \output_reg_1435_reg[3]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[3]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[3]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[3]_i_1_n_5\,
      CYINIT => p_2_out,
      DI(3 downto 0) => ret_V_15_cast_reg_1423(3 downto 0),
      O(3 downto 0) => output_fu_1027_p2(3 downto 0),
      S(3) => \output_reg_1435[3]_i_3_n_2\,
      S(2) => \output_reg_1435[3]_i_4_n_2\,
      S(1) => \output_reg_1435[3]_i_5_n_2\,
      S(0) => \output_reg_1435[3]_i_6_n_2\
    );
\output_reg_1435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(4),
      Q => output_reg_1435(4),
      R => '0'
    );
\output_reg_1435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(5),
      Q => output_reg_1435(5),
      R => '0'
    );
\output_reg_1435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(6),
      Q => output_reg_1435(6),
      R => '0'
    );
\output_reg_1435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(7),
      Q => output_reg_1435(7),
      R => '0'
    );
\output_reg_1435_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \output_reg_1435_reg[3]_i_1_n_2\,
      CO(3) => \output_reg_1435_reg[7]_i_1_n_2\,
      CO(2) => \output_reg_1435_reg[7]_i_1_n_3\,
      CO(1) => \output_reg_1435_reg[7]_i_1_n_4\,
      CO(0) => \output_reg_1435_reg[7]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_15_cast_reg_1423(7 downto 4),
      O(3 downto 0) => output_fu_1027_p2(7 downto 4),
      S(3) => \output_reg_1435[7]_i_2_n_2\,
      S(2) => \output_reg_1435[7]_i_3_n_2\,
      S(1) => \output_reg_1435[7]_i_4_n_2\,
      S(0) => \output_reg_1435[7]_i_5_n_2\
    );
\output_reg_1435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(8),
      Q => output_reg_1435(8),
      R => '0'
    );
\output_reg_1435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state95,
      D => output_fu_1027_p2(9),
      Q => output_reg_1435(9),
      R => '0'
    );
\r_V_12_reg_1241_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(41),
      Q => p_0_in10_in,
      R => '0'
    );
\r_V_13_reg_1258[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => or_ln118_reg_1226,
      O => r_V_12_reg_12410
    );
\r_V_13_reg_1258_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(41),
      Q => p_0_in13_in,
      R => '0'
    );
\r_V_14_reg_1381_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(47),
      Q => p_0_in7_in,
      R => '0'
    );
\r_V_15_reg_1334_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(47),
      Q => p_0_in4_in,
      R => '0'
    );
\r_V_16_reg_1418_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(41),
      Q => p_0_in1_in,
      R => '0'
    );
ram_reg_i_45: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_46_n_2,
      CO(3) => ram_reg_i_45_n_2,
      CO(2) => ram_reg_i_45_n_3,
      CO(1) => ram_reg_i_45_n_4,
      CO(0) => ram_reg_i_45_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(16 downto 13),
      S(3) => ram_reg_i_54_n_2,
      S(2) => ram_reg_i_55_n_2,
      S(1) => ram_reg_i_56_n_2,
      S(0) => ram_reg_i_57_n_2
    );
ram_reg_i_46: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_47_n_2,
      CO(3) => ram_reg_i_46_n_2,
      CO(2) => ram_reg_i_46_n_3,
      CO(1) => ram_reg_i_46_n_4,
      CO(0) => ram_reg_i_46_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(12 downto 9),
      S(3) => ram_reg_i_58_n_2,
      S(2) => ram_reg_i_59_n_2,
      S(1) => ram_reg_i_60_n_2,
      S(0) => ram_reg_i_61_n_2
    );
ram_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_48_n_2,
      CO(3) => ram_reg_i_47_n_2,
      CO(2) => ram_reg_i_47_n_3,
      CO(1) => ram_reg_i_47_n_4,
      CO(0) => ram_reg_i_47_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(8 downto 5),
      S(3) => ram_reg_i_62_n_2,
      S(2) => ram_reg_i_63_n_2,
      S(1) => ram_reg_i_64_n_2,
      S(0) => ram_reg_i_65_n_2
    );
ram_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_i_48_n_2,
      CO(2) => ram_reg_i_48_n_3,
      CO(1) => ram_reg_i_48_n_4,
      CO(0) => ram_reg_i_48_n_5,
      CYINIT => ram_reg_i_66_n_2,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(4 downto 1),
      S(3) => ram_reg_i_67_n_2,
      S(2) => ram_reg_i_68_n_2,
      S(1) => ram_reg_i_69_n_2,
      S(0) => ram_reg_i_70_n_2
    );
ram_reg_i_49: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_50_n_2,
      CO(3 downto 2) => NLW_ram_reg_i_49_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram_reg_i_49_n_4,
      CO(0) => ram_reg_i_49_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_ram_reg_i_49_O_UNCONNECTED(3),
      O(2 downto 0) => sub_ln131_fu_731_p2(31 downto 29),
      S(3) => '0',
      S(2) => ram_reg_i_71_n_2,
      S(1) => ram_reg_i_72_n_2,
      S(0) => ram_reg_i_73_n_2
    );
ram_reg_i_50: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_51_n_2,
      CO(3) => ram_reg_i_50_n_2,
      CO(2) => ram_reg_i_50_n_3,
      CO(1) => ram_reg_i_50_n_4,
      CO(0) => ram_reg_i_50_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(28 downto 25),
      S(3) => ram_reg_i_74_n_2,
      S(2) => ram_reg_i_75_n_2,
      S(1) => ram_reg_i_76_n_2,
      S(0) => ram_reg_i_77_n_2
    );
ram_reg_i_51: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_52_n_2,
      CO(3) => ram_reg_i_51_n_2,
      CO(2) => ram_reg_i_51_n_3,
      CO(1) => ram_reg_i_51_n_4,
      CO(0) => ram_reg_i_51_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(24 downto 21),
      S(3) => ram_reg_i_78_n_2,
      S(2) => ram_reg_i_79_n_2,
      S(1) => ram_reg_i_80_n_2,
      S(0) => ram_reg_i_81_n_2
    );
ram_reg_i_52: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_i_45_n_2,
      CO(3) => ram_reg_i_52_n_2,
      CO(2) => ram_reg_i_52_n_3,
      CO(1) => ram_reg_i_52_n_4,
      CO(0) => ram_reg_i_52_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln131_fu_731_p2(20 downto 17),
      S(3) => ram_reg_i_82_n_2,
      S(2) => ram_reg_i_83_n_2,
      S(1) => ram_reg_i_84_n_2,
      S(0) => ram_reg_i_85_n_2
    );
ram_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(16),
      O => ram_reg_i_54_n_2
    );
ram_reg_i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(15),
      O => ram_reg_i_55_n_2
    );
ram_reg_i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(14),
      O => ram_reg_i_56_n_2
    );
ram_reg_i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(13),
      O => ram_reg_i_57_n_2
    );
ram_reg_i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(12),
      O => ram_reg_i_58_n_2
    );
ram_reg_i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(11),
      O => ram_reg_i_59_n_2
    );
ram_reg_i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(10),
      O => ram_reg_i_60_n_2
    );
ram_reg_i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(9),
      O => ram_reg_i_61_n_2
    );
ram_reg_i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(8),
      O => ram_reg_i_62_n_2
    );
ram_reg_i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(7),
      O => ram_reg_i_63_n_2
    );
ram_reg_i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(6),
      O => ram_reg_i_64_n_2
    );
ram_reg_i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(5),
      O => ram_reg_i_65_n_2
    );
ram_reg_i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(0),
      O => ram_reg_i_66_n_2
    );
ram_reg_i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(4),
      O => ram_reg_i_67_n_2
    );
ram_reg_i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(3),
      O => ram_reg_i_68_n_2
    );
ram_reg_i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(2),
      O => ram_reg_i_69_n_2
    );
ram_reg_i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(1),
      O => ram_reg_i_70_n_2
    );
ram_reg_i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(31),
      O => ram_reg_i_71_n_2
    );
ram_reg_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(30),
      O => ram_reg_i_72_n_2
    );
ram_reg_i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(29),
      O => ram_reg_i_73_n_2
    );
ram_reg_i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(28),
      O => ram_reg_i_74_n_2
    );
ram_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(27),
      O => ram_reg_i_75_n_2
    );
ram_reg_i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(26),
      O => ram_reg_i_76_n_2
    );
ram_reg_i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(25),
      O => ram_reg_i_77_n_2
    );
ram_reg_i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(24),
      O => ram_reg_i_78_n_2
    );
ram_reg_i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(23),
      O => ram_reg_i_79_n_2
    );
ram_reg_i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(22),
      O => ram_reg_i_80_n_2
    );
ram_reg_i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(21),
      O => ram_reg_i_81_n_2
    );
ram_reg_i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(20),
      O => ram_reg_i_82_n_2
    );
ram_reg_i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(19),
      O => ram_reg_i_83_n_2
    );
ram_reg_i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(18),
      O => ram_reg_i_84_n_2
    );
ram_reg_i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => result_4_reg_1275(17),
      O => ram_reg_i_85_n_2
    );
regslice_both_INPUT_r_V_data_V_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both
     port map (
      B_V_data_1_sel_rd_reg_0(0) => ap_CS_fsm_state3,
      CO(0) => icmp_ln116_fu_531_p2,
      D(0) => ap_NS_fsm(3),
      INPUT_r_TDATA(31 downto 0) => INPUT_r_TDATA(31 downto 0),
      INPUT_r_TDATA_int_regslice(31 downto 0) => INPUT_r_TDATA_int_regslice(31 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(31 downto 0) => distortion_threshold_read_reg_1113(31 downto 0),
      ack_in => INPUT_r_TREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      or_ln118_fu_569_p2 => or_ln118_fu_569_p2,
      \or_ln118_reg_1226_reg[0]_i_2_0\(31 downto 0) => negative_threshold_reg_1151(31 downto 0),
      r_V_3_fu_536_p2(31 downto 0) => r_V_3_fu_536_p2(31 downto 0),
      r_V_fu_541_p2(31 downto 0) => r_V_fu_541_p2(31 downto 0),
      rev_reg_1133 => rev_reg_1133
    );
regslice_both_INPUT_r_V_dest_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4\
     port map (
      D(5 downto 0) => INPUT_r_TDEST_int_regslice(5 downto 0),
      INPUT_r_TDEST(5 downto 0) => INPUT_r_TDEST(5 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_id_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3\
     port map (
      D(4 downto 0) => INPUT_r_TID_int_regslice(4 downto 0),
      INPUT_r_TID(4 downto 0) => INPUT_r_TID(4 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_keep_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0\
     port map (
      D(3 downto 0) => INPUT_r_TKEEP_int_regslice(3 downto 0),
      INPUT_r_TKEEP(3 downto 0) => INPUT_r_TKEEP(3 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_last_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2\
     port map (
      INPUT_r_TLAST(0) => INPUT_r_TLAST(0),
      INPUT_r_TLAST_int_regslice => INPUT_r_TLAST_int_regslice,
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_strb_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_3\
     port map (
      D(3 downto 0) => INPUT_r_TSTRB_int_regslice(3 downto 0),
      INPUT_r_TSTRB(3 downto 0) => INPUT_r_TSTRB(3 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_INPUT_r_V_user_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1\
     port map (
      D(1 downto 0) => INPUT_r_TUSER_int_regslice(1 downto 0),
      INPUT_r_TUSER(1 downto 0) => INPUT_r_TUSER(1 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      INPUT_r_TVALID_int_regslice => INPUT_r_TVALID_int_regslice,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_data_V_U: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both_4
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31) => \tmp_int_reg_375_reg_n_2_[31]\,
      \B_V_data_1_payload_B_reg[31]_0\(30) => \tmp_int_reg_375_reg_n_2_[30]\,
      \B_V_data_1_payload_B_reg[31]_0\(29) => \tmp_int_reg_375_reg_n_2_[29]\,
      \B_V_data_1_payload_B_reg[31]_0\(28) => \tmp_int_reg_375_reg_n_2_[28]\,
      \B_V_data_1_payload_B_reg[31]_0\(27) => \tmp_int_reg_375_reg_n_2_[27]\,
      \B_V_data_1_payload_B_reg[31]_0\(26) => \tmp_int_reg_375_reg_n_2_[26]\,
      \B_V_data_1_payload_B_reg[31]_0\(25) => \tmp_int_reg_375_reg_n_2_[25]\,
      \B_V_data_1_payload_B_reg[31]_0\(24) => \tmp_int_reg_375_reg_n_2_[24]\,
      \B_V_data_1_payload_B_reg[31]_0\(23) => \tmp_int_reg_375_reg_n_2_[23]\,
      \B_V_data_1_payload_B_reg[31]_0\(22) => \tmp_int_reg_375_reg_n_2_[22]\,
      \B_V_data_1_payload_B_reg[31]_0\(21) => \tmp_int_reg_375_reg_n_2_[21]\,
      \B_V_data_1_payload_B_reg[31]_0\(20) => \tmp_int_reg_375_reg_n_2_[20]\,
      \B_V_data_1_payload_B_reg[31]_0\(19) => \tmp_int_reg_375_reg_n_2_[19]\,
      \B_V_data_1_payload_B_reg[31]_0\(18) => \tmp_int_reg_375_reg_n_2_[18]\,
      \B_V_data_1_payload_B_reg[31]_0\(17) => \tmp_int_reg_375_reg_n_2_[17]\,
      \B_V_data_1_payload_B_reg[31]_0\(16) => \tmp_int_reg_375_reg_n_2_[16]\,
      \B_V_data_1_payload_B_reg[31]_0\(15) => \tmp_int_reg_375_reg_n_2_[15]\,
      \B_V_data_1_payload_B_reg[31]_0\(14) => \tmp_int_reg_375_reg_n_2_[14]\,
      \B_V_data_1_payload_B_reg[31]_0\(13) => \tmp_int_reg_375_reg_n_2_[13]\,
      \B_V_data_1_payload_B_reg[31]_0\(12) => \tmp_int_reg_375_reg_n_2_[12]\,
      \B_V_data_1_payload_B_reg[31]_0\(11) => \tmp_int_reg_375_reg_n_2_[11]\,
      \B_V_data_1_payload_B_reg[31]_0\(10) => \tmp_int_reg_375_reg_n_2_[10]\,
      \B_V_data_1_payload_B_reg[31]_0\(9) => \tmp_int_reg_375_reg_n_2_[9]\,
      \B_V_data_1_payload_B_reg[31]_0\(8) => \tmp_int_reg_375_reg_n_2_[8]\,
      \B_V_data_1_payload_B_reg[31]_0\(7) => \tmp_int_reg_375_reg_n_2_[7]\,
      \B_V_data_1_payload_B_reg[31]_0\(6) => \tmp_int_reg_375_reg_n_2_[6]\,
      \B_V_data_1_payload_B_reg[31]_0\(5) => \tmp_int_reg_375_reg_n_2_[5]\,
      \B_V_data_1_payload_B_reg[31]_0\(4) => \tmp_int_reg_375_reg_n_2_[4]\,
      \B_V_data_1_payload_B_reg[31]_0\(3) => \tmp_int_reg_375_reg_n_2_[3]\,
      \B_V_data_1_payload_B_reg[31]_0\(2) => \tmp_int_reg_375_reg_n_2_[2]\,
      \B_V_data_1_payload_B_reg[31]_0\(1) => \tmp_int_reg_375_reg_n_2_[1]\,
      \B_V_data_1_payload_B_reg[31]_0\(0) => \tmp_int_reg_375_reg_n_2_[0]\,
      \B_V_data_1_payload_B_reg[31]_1\(31 downto 0) => output_reg_1435(31 downto 0),
      \B_V_data_1_state_reg[0]_0\ => OUTPUT_r_TVALID,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_OUTPUT_r_V_data_V_U_n_13,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_OUTPUT_r_V_data_V_U_n_14,
      D(3 downto 1) => ap_NS_fsm(97 downto 95),
      D(0) => ap_NS_fsm(0),
      E(0) => axilite_out_ap_vld,
      OUTPUT_r_TDATA(31 downto 0) => OUTPUT_r_TDATA(31 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      Q(0) => or_ln83_fu_1033_p2(2),
      ack_in => OUTPUT_r_TREADY_int_regslice,
      \ap_CS_fsm_reg[0]\(6) => ap_CS_fsm_state98,
      \ap_CS_fsm_reg[0]\(5) => ap_CS_fsm_state97,
      \ap_CS_fsm_reg[0]\(4) => ap_CS_fsm_state96,
      \ap_CS_fsm_reg[0]\(3) => ap_CS_fsm_state95,
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state91,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state33,
      \ap_CS_fsm_reg[0]\(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[95]\(0) => vld_in1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      delay_buffer_ce0 => delay_buffer_ce0,
      empty_38_reg_365(0) => empty_38_reg_365(2),
      \empty_38_reg_365_reg[2]\ => regslice_both_OUTPUT_r_V_data_V_U_n_2,
      \empty_38_reg_365_reg[2]_0\ => \empty_37_reg_333[2]_i_3_n_2\,
      grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg => grp_guitar_effects_Pipeline_2_fu_394_ap_start_reg,
      tmp_2_reg_1147 => tmp_2_reg_1147,
      tmp_int_reg_375 => tmp_int_reg_375,
      tmp_last_V_reg_1197 => tmp_last_V_reg_1197
    );
regslice_both_OUTPUT_r_V_dest_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized4_5\
     port map (
      \B_V_data_1_payload_A_reg[5]_0\(5 downto 0) => tmp_dest_V_reg_1206(5 downto 0),
      OUTPUT_r_TDEST(5 downto 0) => OUTPUT_r_TDEST(5 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_id_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized3_6\
     port map (
      \B_V_data_1_payload_A_reg[4]_0\(4 downto 0) => tmp_id_V_reg_1201(4 downto 0),
      OUTPUT_r_TID(4 downto 0) => OUTPUT_r_TID(4 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_keep_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_7\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_keep_V_reg_1182(3 downto 0),
      OUTPUT_r_TKEEP(3 downto 0) => OUTPUT_r_TKEEP(3 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_last_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized2_8\
     port map (
      OUTPUT_r_TLAST(0) => OUTPUT_r_TLAST(0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      tmp_last_V_reg_1197 => tmp_last_V_reg_1197
    );
regslice_both_OUTPUT_r_V_strb_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized0_9\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_strb_V_reg_1187(3 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TSTRB(3 downto 0) => OUTPUT_r_TSTRB(3 downto 0),
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_OUTPUT_r_V_user_V_U: entity work.\guitar_effects_design_guitar_effects_0_21_guitar_effects_regslice_both__parameterized1_10\
     port map (
      \B_V_data_1_payload_A_reg[1]_0\(1 downto 0) => tmp_user_V_reg_1192(1 downto 0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TUSER(1 downto 0) => OUTPUT_r_TUSER(1 downto 0),
      Q(0) => ap_CS_fsm_state96,
      ack_in => OUTPUT_r_TREADY_int_regslice,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
\result_4_reg_1275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(0),
      Q => result_4_reg_1275(0),
      R => '0'
    );
\result_4_reg_1275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(10),
      Q => result_4_reg_1275(10),
      R => '0'
    );
\result_4_reg_1275_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(11),
      Q => result_4_reg_1275(11),
      R => '0'
    );
\result_4_reg_1275_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(12),
      Q => result_4_reg_1275(12),
      R => '0'
    );
\result_4_reg_1275_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(13),
      Q => result_4_reg_1275(13),
      R => '0'
    );
\result_4_reg_1275_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(14),
      Q => result_4_reg_1275(14),
      R => '0'
    );
\result_4_reg_1275_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(15),
      Q => result_4_reg_1275(15),
      R => '0'
    );
\result_4_reg_1275_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(16),
      Q => result_4_reg_1275(16),
      R => '0'
    );
\result_4_reg_1275_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(17),
      Q => result_4_reg_1275(17),
      R => '0'
    );
\result_4_reg_1275_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(18),
      Q => result_4_reg_1275(18),
      R => '0'
    );
\result_4_reg_1275_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(19),
      Q => result_4_reg_1275(19),
      R => '0'
    );
\result_4_reg_1275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(1),
      Q => result_4_reg_1275(1),
      R => '0'
    );
\result_4_reg_1275_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(20),
      Q => result_4_reg_1275(20),
      R => '0'
    );
\result_4_reg_1275_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(21),
      Q => result_4_reg_1275(21),
      R => '0'
    );
\result_4_reg_1275_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(22),
      Q => result_4_reg_1275(22),
      R => '0'
    );
\result_4_reg_1275_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(23),
      Q => result_4_reg_1275(23),
      R => '0'
    );
\result_4_reg_1275_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(24),
      Q => result_4_reg_1275(24),
      R => '0'
    );
\result_4_reg_1275_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(25),
      Q => result_4_reg_1275(25),
      R => '0'
    );
\result_4_reg_1275_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(26),
      Q => result_4_reg_1275(26),
      R => '0'
    );
\result_4_reg_1275_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(27),
      Q => result_4_reg_1275(27),
      R => '0'
    );
\result_4_reg_1275_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(28),
      Q => result_4_reg_1275(28),
      R => '0'
    );
\result_4_reg_1275_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(29),
      Q => result_4_reg_1275(29),
      R => '0'
    );
\result_4_reg_1275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(2),
      Q => result_4_reg_1275(2),
      R => '0'
    );
\result_4_reg_1275_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(30),
      Q => result_4_reg_1275(30),
      R => '0'
    );
\result_4_reg_1275_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(31),
      Q => result_4_reg_1275(31),
      R => '0'
    );
\result_4_reg_1275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(3),
      Q => result_4_reg_1275(3),
      R => '0'
    );
\result_4_reg_1275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(4),
      Q => result_4_reg_1275(4),
      R => '0'
    );
\result_4_reg_1275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(5),
      Q => result_4_reg_1275(5),
      R => '0'
    );
\result_4_reg_1275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(6),
      Q => result_4_reg_1275(6),
      R => '0'
    );
\result_4_reg_1275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(7),
      Q => result_4_reg_1275(7),
      R => '0'
    );
\result_4_reg_1275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(8),
      Q => result_4_reg_1275(8),
      R => '0'
    );
\result_4_reg_1275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => result_4_fu_702_p3(9),
      Q => result_4_reg_1275(9),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_45,
      Q => ret_V_10_cast_reg_1339(0),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_35,
      Q => ret_V_10_cast_reg_1339(10),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_34,
      Q => ret_V_10_cast_reg_1339(11),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(16),
      Q => ret_V_10_cast_reg_1339(12),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(17),
      Q => ret_V_10_cast_reg_1339(13),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(18),
      Q => ret_V_10_cast_reg_1339(14),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(19),
      Q => ret_V_10_cast_reg_1339(15),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(20),
      Q => ret_V_10_cast_reg_1339(16),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(21),
      Q => ret_V_10_cast_reg_1339(17),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(22),
      Q => ret_V_10_cast_reg_1339(18),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(23),
      Q => ret_V_10_cast_reg_1339(19),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_44,
      Q => ret_V_10_cast_reg_1339(1),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(24),
      Q => ret_V_10_cast_reg_1339(20),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(25),
      Q => ret_V_10_cast_reg_1339(21),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(26),
      Q => ret_V_10_cast_reg_1339(22),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(27),
      Q => ret_V_10_cast_reg_1339(23),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(28),
      Q => ret_V_10_cast_reg_1339(24),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(29),
      Q => ret_V_10_cast_reg_1339(25),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(30),
      Q => ret_V_10_cast_reg_1339(26),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(31),
      Q => ret_V_10_cast_reg_1339(27),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(32),
      Q => ret_V_10_cast_reg_1339(28),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(33),
      Q => ret_V_10_cast_reg_1339(29),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_43,
      Q => ret_V_10_cast_reg_1339(2),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(34),
      Q => ret_V_10_cast_reg_1339(30),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => \dout_reg__1\(35),
      Q => ret_V_10_cast_reg_1339(31),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_42,
      Q => ret_V_10_cast_reg_1339(3),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_41,
      Q => ret_V_10_cast_reg_1339(4),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_40,
      Q => ret_V_10_cast_reg_1339(5),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_39,
      Q => ret_V_10_cast_reg_1339(6),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_38,
      Q => ret_V_10_cast_reg_1339(7),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_37,
      Q => ret_V_10_cast_reg_1339(8),
      R => '0'
    );
\ret_V_10_cast_reg_1339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_36,
      Q => ret_V_10_cast_reg_1339(9),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(8),
      Q => ret_V_15_cast_reg_1423(0),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(18),
      Q => ret_V_15_cast_reg_1423(10),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(19),
      Q => ret_V_15_cast_reg_1423(11),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(20),
      Q => ret_V_15_cast_reg_1423(12),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(21),
      Q => ret_V_15_cast_reg_1423(13),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(22),
      Q => ret_V_15_cast_reg_1423(14),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(23),
      Q => ret_V_15_cast_reg_1423(15),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(24),
      Q => ret_V_15_cast_reg_1423(16),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(25),
      Q => ret_V_15_cast_reg_1423(17),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(26),
      Q => ret_V_15_cast_reg_1423(18),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(27),
      Q => ret_V_15_cast_reg_1423(19),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(9),
      Q => ret_V_15_cast_reg_1423(1),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(28),
      Q => ret_V_15_cast_reg_1423(20),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(29),
      Q => ret_V_15_cast_reg_1423(21),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(30),
      Q => ret_V_15_cast_reg_1423(22),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(31),
      Q => ret_V_15_cast_reg_1423(23),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(32),
      Q => ret_V_15_cast_reg_1423(24),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(33),
      Q => ret_V_15_cast_reg_1423(25),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(34),
      Q => ret_V_15_cast_reg_1423(26),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(35),
      Q => ret_V_15_cast_reg_1423(27),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(36),
      Q => ret_V_15_cast_reg_1423(28),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(37),
      Q => ret_V_15_cast_reg_1423(29),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(10),
      Q => ret_V_15_cast_reg_1423(2),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(38),
      Q => ret_V_15_cast_reg_1423(30),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(39),
      Q => ret_V_15_cast_reg_1423(31),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(11),
      Q => ret_V_15_cast_reg_1423(3),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(12),
      Q => ret_V_15_cast_reg_1423(4),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(13),
      Q => ret_V_15_cast_reg_1423(5),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(14),
      Q => ret_V_15_cast_reg_1423(6),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(15),
      Q => ret_V_15_cast_reg_1423(7),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(16),
      Q => ret_V_15_cast_reg_1423(8),
      R => '0'
    );
\ret_V_15_cast_reg_1423_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(17),
      Q => ret_V_15_cast_reg_1423(9),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(8),
      Q => ret_V_3_cast_reg_1263(0),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(18),
      Q => ret_V_3_cast_reg_1263(10),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(19),
      Q => ret_V_3_cast_reg_1263(11),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(20),
      Q => ret_V_3_cast_reg_1263(12),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(21),
      Q => ret_V_3_cast_reg_1263(13),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(22),
      Q => ret_V_3_cast_reg_1263(14),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(23),
      Q => ret_V_3_cast_reg_1263(15),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(24),
      Q => ret_V_3_cast_reg_1263(16),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(25),
      Q => ret_V_3_cast_reg_1263(17),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(26),
      Q => ret_V_3_cast_reg_1263(18),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(27),
      Q => ret_V_3_cast_reg_1263(19),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(9),
      Q => ret_V_3_cast_reg_1263(1),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(28),
      Q => ret_V_3_cast_reg_1263(20),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(29),
      Q => ret_V_3_cast_reg_1263(21),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(30),
      Q => ret_V_3_cast_reg_1263(22),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(31),
      Q => ret_V_3_cast_reg_1263(23),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(32),
      Q => ret_V_3_cast_reg_1263(24),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(33),
      Q => ret_V_3_cast_reg_1263(25),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(34),
      Q => ret_V_3_cast_reg_1263(26),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(35),
      Q => ret_V_3_cast_reg_1263(27),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(36),
      Q => ret_V_3_cast_reg_1263(28),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(37),
      Q => ret_V_3_cast_reg_1263(29),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(10),
      Q => ret_V_3_cast_reg_1263(2),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(38),
      Q => ret_V_3_cast_reg_1263(30),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(39),
      Q => ret_V_3_cast_reg_1263(31),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(11),
      Q => ret_V_3_cast_reg_1263(3),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(12),
      Q => ret_V_3_cast_reg_1263(4),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(13),
      Q => ret_V_3_cast_reg_1263(5),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(14),
      Q => ret_V_3_cast_reg_1263(6),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(15),
      Q => ret_V_3_cast_reg_1263(7),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(16),
      Q => ret_V_3_cast_reg_1263(8),
      R => '0'
    );
\ret_V_3_cast_reg_1263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(17),
      Q => ret_V_3_cast_reg_1263(9),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_13,
      Q => ret_V_9_cast_reg_1386(0),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_3,
      Q => ret_V_9_cast_reg_1386(10),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_2,
      Q => ret_V_9_cast_reg_1386(11),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(16),
      Q => ret_V_9_cast_reg_1386(12),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(17),
      Q => ret_V_9_cast_reg_1386(13),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(18),
      Q => ret_V_9_cast_reg_1386(14),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(19),
      Q => ret_V_9_cast_reg_1386(15),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(20),
      Q => ret_V_9_cast_reg_1386(16),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(21),
      Q => ret_V_9_cast_reg_1386(17),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(22),
      Q => ret_V_9_cast_reg_1386(18),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(23),
      Q => ret_V_9_cast_reg_1386(19),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_12,
      Q => ret_V_9_cast_reg_1386(1),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(24),
      Q => ret_V_9_cast_reg_1386(20),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(25),
      Q => ret_V_9_cast_reg_1386(21),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(26),
      Q => ret_V_9_cast_reg_1386(22),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(27),
      Q => ret_V_9_cast_reg_1386(23),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(28),
      Q => ret_V_9_cast_reg_1386(24),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(29),
      Q => ret_V_9_cast_reg_1386(25),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(30),
      Q => ret_V_9_cast_reg_1386(26),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(31),
      Q => ret_V_9_cast_reg_1386(27),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(32),
      Q => ret_V_9_cast_reg_1386(28),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(33),
      Q => ret_V_9_cast_reg_1386(29),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_11,
      Q => ret_V_9_cast_reg_1386(2),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(34),
      Q => ret_V_9_cast_reg_1386(30),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => \dout_reg__1_2\(35),
      Q => ret_V_9_cast_reg_1386(31),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_10,
      Q => ret_V_9_cast_reg_1386(3),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_9,
      Q => ret_V_9_cast_reg_1386(4),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_8,
      Q => ret_V_9_cast_reg_1386(5),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_7,
      Q => ret_V_9_cast_reg_1386(6),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_6,
      Q => ret_V_9_cast_reg_1386(7),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_5,
      Q => ret_V_9_cast_reg_1386(8),
      R => '0'
    );
\ret_V_9_cast_reg_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_4,
      Q => ret_V_9_cast_reg_1386(9),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(8),
      Q => ret_V_cast_reg_1246(0),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(18),
      Q => ret_V_cast_reg_1246(10),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(19),
      Q => ret_V_cast_reg_1246(11),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(20),
      Q => ret_V_cast_reg_1246(12),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(21),
      Q => ret_V_cast_reg_1246(13),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(22),
      Q => ret_V_cast_reg_1246(14),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(23),
      Q => ret_V_cast_reg_1246(15),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(24),
      Q => ret_V_cast_reg_1246(16),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(25),
      Q => ret_V_cast_reg_1246(17),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(26),
      Q => ret_V_cast_reg_1246(18),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(27),
      Q => ret_V_cast_reg_1246(19),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(9),
      Q => ret_V_cast_reg_1246(1),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(28),
      Q => ret_V_cast_reg_1246(20),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(29),
      Q => ret_V_cast_reg_1246(21),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(30),
      Q => ret_V_cast_reg_1246(22),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(31),
      Q => ret_V_cast_reg_1246(23),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(32),
      Q => ret_V_cast_reg_1246(24),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(33),
      Q => ret_V_cast_reg_1246(25),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(34),
      Q => ret_V_cast_reg_1246(26),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(35),
      Q => ret_V_cast_reg_1246(27),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(36),
      Q => ret_V_cast_reg_1246(28),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(37),
      Q => ret_V_cast_reg_1246(29),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(10),
      Q => ret_V_cast_reg_1246(2),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(38),
      Q => ret_V_cast_reg_1246(30),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(39),
      Q => ret_V_cast_reg_1246(31),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(11),
      Q => ret_V_cast_reg_1246(3),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(12),
      Q => ret_V_cast_reg_1246(4),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(13),
      Q => ret_V_cast_reg_1246(5),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(14),
      Q => ret_V_cast_reg_1246(6),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(15),
      Q => ret_V_cast_reg_1246(7),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(16),
      Q => ret_V_cast_reg_1246(8),
      R => '0'
    );
\ret_V_cast_reg_1246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(17),
      Q => ret_V_cast_reg_1246(9),
      R => '0'
    );
\rev_reg_1133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => rev_fu_435_p2,
      Q => rev_reg_1133,
      R => '0'
    );
sdiv_17s_32ns_32_21_seq_1_U10: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1
     port map (
      D(0) => ap_NS_fsm(33),
      O52(18) => sdiv_17s_32ns_32_21_seq_1_U10_n_4,
      O52(17) => sdiv_17s_32ns_32_21_seq_1_U10_n_5,
      O52(16) => sdiv_17s_32ns_32_21_seq_1_U10_n_6,
      O52(15) => sdiv_17s_32ns_32_21_seq_1_U10_n_7,
      O52(14) => sdiv_17s_32ns_32_21_seq_1_U10_n_8,
      O52(13) => sdiv_17s_32ns_32_21_seq_1_U10_n_9,
      O52(12) => sdiv_17s_32ns_32_21_seq_1_U10_n_10,
      O52(11) => sdiv_17s_32ns_32_21_seq_1_U10_n_11,
      O52(10) => sdiv_17s_32ns_32_21_seq_1_U10_n_12,
      O52(9) => sdiv_17s_32ns_32_21_seq_1_U10_n_13,
      O52(8) => sdiv_17s_32ns_32_21_seq_1_U10_n_14,
      O52(7) => sdiv_17s_32ns_32_21_seq_1_U10_n_15,
      O52(6) => sdiv_17s_32ns_32_21_seq_1_U10_n_16,
      O52(5) => sdiv_17s_32ns_32_21_seq_1_U10_n_17,
      O52(4) => sdiv_17s_32ns_32_21_seq_1_U10_n_18,
      O52(3) => sdiv_17s_32ns_32_21_seq_1_U10_n_19,
      O52(2) => sdiv_17s_32ns_32_21_seq_1_U10_n_20,
      O52(1) => sdiv_17s_32ns_32_21_seq_1_U10_n_21,
      O52(0) => sdiv_17s_32ns_32_21_seq_1_U10_n_22,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      compression_max_threshold_read_reg_1103(11 downto 0) => compression_max_threshold_read_reg_1103(11 downto 0),
      \divisor0_reg[31]_inv\(31 downto 1) => divisor_u(31 downto 1),
      \divisor0_reg[31]_inv\(0) => sdiv_17s_32ns_32_21_seq_1_U9_n_33,
      done0 => done0,
      p_1_in => p_1_in_3,
      \r_stage_reg[17]\ => srem_32ns_17ns_16_36_seq_1_U12_n_5,
      sign_i(0) => sign_i(1)
    );
sdiv_17s_32ns_32_21_seq_1_U9: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_sdiv_17s_32ns_32_21_seq_1_11
     port map (
      D(31 downto 0) => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_p_out(31 downto 0),
      O52(18) => sdiv_17s_32ns_32_21_seq_1_U9_n_36,
      O52(17) => sdiv_17s_32ns_32_21_seq_1_U9_n_37,
      O52(16) => sdiv_17s_32ns_32_21_seq_1_U9_n_38,
      O52(15) => sdiv_17s_32ns_32_21_seq_1_U9_n_39,
      O52(14) => sdiv_17s_32ns_32_21_seq_1_U9_n_40,
      O52(13) => sdiv_17s_32ns_32_21_seq_1_U9_n_41,
      O52(12) => sdiv_17s_32ns_32_21_seq_1_U9_n_42,
      O52(11) => sdiv_17s_32ns_32_21_seq_1_U9_n_43,
      O52(10) => sdiv_17s_32ns_32_21_seq_1_U9_n_44,
      O52(9) => sdiv_17s_32ns_32_21_seq_1_U9_n_45,
      O52(8) => sdiv_17s_32ns_32_21_seq_1_U9_n_46,
      O52(7) => sdiv_17s_32ns_32_21_seq_1_U9_n_47,
      O52(6) => sdiv_17s_32ns_32_21_seq_1_U9_n_48,
      O52(5) => sdiv_17s_32ns_32_21_seq_1_U9_n_49,
      O52(4) => sdiv_17s_32ns_32_21_seq_1_U9_n_50,
      O52(3) => sdiv_17s_32ns_32_21_seq_1_U9_n_51,
      O52(2) => sdiv_17s_32ns_32_21_seq_1_U9_n_52,
      O52(1) => sdiv_17s_32ns_32_21_seq_1_U9_n_53,
      O52(0) => sdiv_17s_32ns_32_21_seq_1_U9_n_54,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      compression_min_threshold_read_reg_1108(11 downto 0) => compression_min_threshold_read_reg_1108(11 downto 0),
      \divisor0_reg[31]_0\(31 downto 1) => divisor_u(31 downto 1),
      \divisor0_reg[31]_0\(0) => sdiv_17s_32ns_32_21_seq_1_U9_n_33,
      done0 => done0_4,
      p_1_in => p_1_in_3,
      \r_stage_reg[17]\ => srem_32ns_17ns_16_36_seq_1_U12_n_5,
      sign_i(0) => sign_i(1),
      start0_reg_0(0) => ap_NS_fsm(10)
    );
srem_32ns_17ns_16_36_seq_1_U12: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_16_36_seq_1
     port map (
      E(0) => start0,
      Q(0) => ap_CS_fsm_state33,
      S(3) => srem_32ns_17ns_16_36_seq_1_U12_n_7,
      S(2) => srem_32ns_17ns_16_36_seq_1_U12_n_8,
      S(1) => srem_32ns_17ns_16_36_seq_1_U12_n_9,
      S(0) => srem_32ns_17ns_16_36_seq_1_U12_n_10,
      \ap_CS_fsm_reg[32]\(0) => ap_NS_fsm(55),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cal_tmp_carry => srem_32ns_17ns_32_36_seq_1_U13_n_2,
      cal_tmp_carry_0 => srem_32ns_17ns_32_36_seq_1_U13_n_26,
      \cal_tmp_carry__0\ => srem_32ns_17ns_32_36_seq_1_U13_n_5,
      \cal_tmp_carry__0_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_4,
      \cal_tmp_carry__0_1\ => srem_32ns_17ns_32_36_seq_1_U13_n_3,
      \cal_tmp_carry__1\ => srem_32ns_17ns_32_36_seq_1_U13_n_7,
      \cal_tmp_carry__1_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_6,
      \cal_tmp_carry__2\ => srem_32ns_17ns_32_36_seq_1_U13_n_9,
      \cal_tmp_carry__2_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_8,
      \cal_tmp_carry__3\ => srem_32ns_17ns_32_36_seq_1_U13_n_13,
      \cal_tmp_carry__3_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_12,
      \cal_tmp_carry__3_1\ => srem_32ns_17ns_32_36_seq_1_U13_n_11,
      \cal_tmp_carry__3_2\ => srem_32ns_17ns_32_36_seq_1_U13_n_10,
      \cal_tmp_carry__4\ => srem_32ns_17ns_32_36_seq_1_U13_n_17,
      \cal_tmp_carry__4_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_16,
      \cal_tmp_carry__4_1\ => srem_32ns_17ns_32_36_seq_1_U13_n_15,
      \cal_tmp_carry__4_2\ => srem_32ns_17ns_32_36_seq_1_U13_n_14,
      \cal_tmp_carry__5\ => srem_32ns_17ns_32_36_seq_1_U13_n_21,
      \cal_tmp_carry__5_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_20,
      \cal_tmp_carry__5_1\ => srem_32ns_17ns_32_36_seq_1_U13_n_19,
      \cal_tmp_carry__5_2\ => srem_32ns_17ns_32_36_seq_1_U13_n_18,
      \dividend0_reg[31]_0\(31 downto 0) => delay_buffer_index_fu_164(31 downto 0),
      \dividend0_reg[31]_1\(31 downto 0) => delay_samples_read_reg_1093(31 downto 0),
      \dividend_tmp_reg[0]\ => srem_32ns_17ns_32_36_seq_1_U13_n_25,
      \dividend_tmp_reg[0]_0\ => srem_32ns_17ns_32_36_seq_1_U13_n_24,
      \dividend_tmp_reg[0]_1\ => srem_32ns_17ns_32_36_seq_1_U13_n_23,
      \dividend_tmp_reg[0]_2\ => srem_32ns_17ns_32_36_seq_1_U13_n_22,
      dout(15 downto 0) => grp_fu_917_p2(15 downto 0),
      \r_stage_reg[0]\ => srem_32ns_17ns_16_36_seq_1_U12_n_4,
      \r_stage_reg[0]_0\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_11,
      \r_stage_reg[0]_0\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_12,
      \r_stage_reg[0]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_13,
      \r_stage_reg[0]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_14,
      \r_stage_reg[0]_1\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_15,
      \r_stage_reg[0]_1\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_16,
      \r_stage_reg[0]_1\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_17,
      \r_stage_reg[0]_1\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_18,
      \r_stage_reg[0]_2\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_19,
      \r_stage_reg[0]_2\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_20,
      \r_stage_reg[0]_2\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_21,
      \r_stage_reg[0]_2\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_22,
      \r_stage_reg[0]_3\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_23,
      \r_stage_reg[0]_3\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_24,
      \r_stage_reg[0]_4\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_25,
      \r_stage_reg[0]_4\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_26,
      \r_stage_reg[0]_5\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_27,
      \r_stage_reg[0]_5\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_28,
      \r_stage_reg[0]_5\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_29,
      \r_stage_reg[0]_6\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_30,
      \r_stage_reg[0]_6\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_31,
      \r_stage_reg[32]\(0) => done0_5,
      r_stage_reg_r_14 => srem_32ns_17ns_16_36_seq_1_U12_n_5,
      tmp_2_reg_1147 => tmp_2_reg_1147
    );
srem_32ns_17ns_32_36_seq_1_U13: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects_srem_32ns_17ns_32_36_seq_1
     port map (
      E(0) => start0,
      Q(31 downto 0) => delay_buffer_index_fu_164(31 downto 0),
      S(3) => srem_32ns_17ns_16_36_seq_1_U12_n_7,
      S(2) => srem_32ns_17ns_16_36_seq_1_U12_n_8,
      S(1) => srem_32ns_17ns_16_36_seq_1_U12_n_9,
      S(0) => srem_32ns_17ns_16_36_seq_1_U12_n_10,
      ap_clk => ap_clk,
      \dividend_tmp_reg[0]\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_11,
      \dividend_tmp_reg[0]\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_12,
      \dividend_tmp_reg[0]\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_13,
      \dividend_tmp_reg[0]\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_14,
      \remd_reg[0]_0\(0) => done0_5,
      \remd_reg[31]_0\(31 downto 0) => grp_fu_929_p2(31 downto 0),
      \remd_tmp_reg[0]\ => srem_32ns_17ns_32_36_seq_1_U13_n_26,
      \remd_tmp_reg[11]\ => srem_32ns_17ns_32_36_seq_1_U13_n_8,
      \remd_tmp_reg[11]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_25,
      \remd_tmp_reg[11]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_26,
      \remd_tmp_reg[13]\ => srem_32ns_17ns_32_36_seq_1_U13_n_9,
      \remd_tmp_reg[15]\ => srem_32ns_17ns_32_36_seq_1_U13_n_10,
      \remd_tmp_reg[15]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_23,
      \remd_tmp_reg[15]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_24,
      \remd_tmp_reg[16]\ => srem_32ns_17ns_32_36_seq_1_U13_n_11,
      \remd_tmp_reg[17]\ => srem_32ns_17ns_32_36_seq_1_U13_n_12,
      \remd_tmp_reg[18]\ => srem_32ns_17ns_32_36_seq_1_U13_n_13,
      \remd_tmp_reg[19]\ => srem_32ns_17ns_32_36_seq_1_U13_n_14,
      \remd_tmp_reg[19]_0\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_19,
      \remd_tmp_reg[19]_0\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_20,
      \remd_tmp_reg[19]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_21,
      \remd_tmp_reg[19]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_22,
      \remd_tmp_reg[20]\ => srem_32ns_17ns_32_36_seq_1_U13_n_15,
      \remd_tmp_reg[21]\ => srem_32ns_17ns_32_36_seq_1_U13_n_16,
      \remd_tmp_reg[22]\ => srem_32ns_17ns_32_36_seq_1_U13_n_17,
      \remd_tmp_reg[23]\ => srem_32ns_17ns_32_36_seq_1_U13_n_18,
      \remd_tmp_reg[23]_0\(3) => srem_32ns_17ns_16_36_seq_1_U12_n_15,
      \remd_tmp_reg[23]_0\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_16,
      \remd_tmp_reg[23]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_17,
      \remd_tmp_reg[23]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_18,
      \remd_tmp_reg[24]\ => srem_32ns_17ns_32_36_seq_1_U13_n_19,
      \remd_tmp_reg[25]\ => srem_32ns_17ns_32_36_seq_1_U13_n_20,
      \remd_tmp_reg[26]\ => srem_32ns_17ns_32_36_seq_1_U13_n_21,
      \remd_tmp_reg[27]\ => srem_32ns_17ns_32_36_seq_1_U13_n_22,
      \remd_tmp_reg[28]\ => srem_32ns_17ns_32_36_seq_1_U13_n_23,
      \remd_tmp_reg[29]\ => srem_32ns_17ns_32_36_seq_1_U13_n_24,
      \remd_tmp_reg[2]\ => srem_32ns_17ns_32_36_seq_1_U13_n_2,
      \remd_tmp_reg[30]\ => srem_32ns_17ns_32_36_seq_1_U13_n_25,
      \remd_tmp_reg[31]\ => srem_32ns_17ns_16_36_seq_1_U12_n_4,
      \remd_tmp_reg[3]\ => srem_32ns_17ns_32_36_seq_1_U13_n_3,
      \remd_tmp_reg[3]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_30,
      \remd_tmp_reg[3]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_31,
      \remd_tmp_reg[4]\ => srem_32ns_17ns_32_36_seq_1_U13_n_4,
      \remd_tmp_reg[6]\ => srem_32ns_17ns_32_36_seq_1_U13_n_5,
      \remd_tmp_reg[7]\ => srem_32ns_17ns_32_36_seq_1_U13_n_6,
      \remd_tmp_reg[7]_0\(2) => srem_32ns_17ns_16_36_seq_1_U12_n_27,
      \remd_tmp_reg[7]_0\(1) => srem_32ns_17ns_16_36_seq_1_U12_n_28,
      \remd_tmp_reg[7]_0\(0) => srem_32ns_17ns_16_36_seq_1_U12_n_29,
      \remd_tmp_reg[8]\ => srem_32ns_17ns_32_36_seq_1_U13_n_7
    );
\srem_ln180_reg_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(0),
      Q => srem_ln180_reg_1398(0),
      R => '0'
    );
\srem_ln180_reg_1398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(10),
      Q => srem_ln180_reg_1398(10),
      R => '0'
    );
\srem_ln180_reg_1398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(11),
      Q => srem_ln180_reg_1398(11),
      R => '0'
    );
\srem_ln180_reg_1398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(12),
      Q => srem_ln180_reg_1398(12),
      R => '0'
    );
\srem_ln180_reg_1398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(13),
      Q => srem_ln180_reg_1398(13),
      R => '0'
    );
\srem_ln180_reg_1398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(14),
      Q => srem_ln180_reg_1398(14),
      R => '0'
    );
\srem_ln180_reg_1398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(15),
      Q => srem_ln180_reg_1398(15),
      R => '0'
    );
\srem_ln180_reg_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(1),
      Q => srem_ln180_reg_1398(1),
      R => '0'
    );
\srem_ln180_reg_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(2),
      Q => srem_ln180_reg_1398(2),
      R => '0'
    );
\srem_ln180_reg_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(3),
      Q => srem_ln180_reg_1398(3),
      R => '0'
    );
\srem_ln180_reg_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(4),
      Q => srem_ln180_reg_1398(4),
      R => '0'
    );
\srem_ln180_reg_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(5),
      Q => srem_ln180_reg_1398(5),
      R => '0'
    );
\srem_ln180_reg_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(6),
      Q => srem_ln180_reg_1398(6),
      R => '0'
    );
\srem_ln180_reg_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(7),
      Q => srem_ln180_reg_1398(7),
      R => '0'
    );
\srem_ln180_reg_1398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(8),
      Q => srem_ln180_reg_1398(8),
      R => '0'
    );
\srem_ln180_reg_1398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state90,
      D => grp_fu_917_p2(9),
      Q => srem_ln180_reg_1398(9),
      R => '0'
    );
\tmp_1_reg_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control(2),
      Q => tmp_1_reg_1138,
      R => '0'
    );
\tmp_2_reg_1147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control(1),
      Q => tmp_2_reg_1147,
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(0),
      Q => tmp_data_V_1_reg_1177(0),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(10),
      Q => tmp_data_V_1_reg_1177(10),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(11),
      Q => tmp_data_V_1_reg_1177(11),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(12),
      Q => tmp_data_V_1_reg_1177(12),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(13),
      Q => tmp_data_V_1_reg_1177(13),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(14),
      Q => tmp_data_V_1_reg_1177(14),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(15),
      Q => tmp_data_V_1_reg_1177(15),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(16),
      Q => tmp_data_V_1_reg_1177(16),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(17),
      Q => tmp_data_V_1_reg_1177(17),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(18),
      Q => tmp_data_V_1_reg_1177(18),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(19),
      Q => tmp_data_V_1_reg_1177(19),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(1),
      Q => tmp_data_V_1_reg_1177(1),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(20),
      Q => tmp_data_V_1_reg_1177(20),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(21),
      Q => tmp_data_V_1_reg_1177(21),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(22),
      Q => tmp_data_V_1_reg_1177(22),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(23),
      Q => tmp_data_V_1_reg_1177(23),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(24),
      Q => tmp_data_V_1_reg_1177(24),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(25),
      Q => tmp_data_V_1_reg_1177(25),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(26),
      Q => tmp_data_V_1_reg_1177(26),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(27),
      Q => tmp_data_V_1_reg_1177(27),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(28),
      Q => tmp_data_V_1_reg_1177(28),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(29),
      Q => tmp_data_V_1_reg_1177(29),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(2),
      Q => tmp_data_V_1_reg_1177(2),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(30),
      Q => tmp_data_V_1_reg_1177(30),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(31),
      Q => tmp_data_V_1_reg_1177(31),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(3),
      Q => tmp_data_V_1_reg_1177(3),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(4),
      Q => tmp_data_V_1_reg_1177(4),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(5),
      Q => tmp_data_V_1_reg_1177(5),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(6),
      Q => tmp_data_V_1_reg_1177(6),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(7),
      Q => tmp_data_V_1_reg_1177(7),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(8),
      Q => tmp_data_V_1_reg_1177(8),
      R => '0'
    );
\tmp_data_V_1_reg_1177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDATA_int_regslice(9),
      Q => tmp_data_V_1_reg_1177(9),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(0),
      Q => tmp_dest_V_reg_1206(0),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(1),
      Q => tmp_dest_V_reg_1206(1),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(2),
      Q => tmp_dest_V_reg_1206(2),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(3),
      Q => tmp_dest_V_reg_1206(3),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(4),
      Q => tmp_dest_V_reg_1206(4),
      R => '0'
    );
\tmp_dest_V_reg_1206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TDEST_int_regslice(5),
      Q => tmp_dest_V_reg_1206(5),
      R => '0'
    );
\tmp_id_V_reg_1201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TID_int_regslice(0),
      Q => tmp_id_V_reg_1201(0),
      R => '0'
    );
\tmp_id_V_reg_1201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TID_int_regslice(1),
      Q => tmp_id_V_reg_1201(1),
      R => '0'
    );
\tmp_id_V_reg_1201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TID_int_regslice(2),
      Q => tmp_id_V_reg_1201(2),
      R => '0'
    );
\tmp_id_V_reg_1201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TID_int_regslice(3),
      Q => tmp_id_V_reg_1201(3),
      R => '0'
    );
\tmp_id_V_reg_1201_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TID_int_regslice(4),
      Q => tmp_id_V_reg_1201(4),
      R => '0'
    );
\tmp_int_4_reg_349[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => ret_V_10_cast_reg_1339(0),
      I1 => trunc_ln1049_3_reg_1346(2),
      I2 => p_0_in4_in,
      I3 => trunc_ln1049_3_reg_1346(3),
      I4 => trunc_ln1049_3_reg_1346(0),
      I5 => trunc_ln1049_3_reg_1346(1),
      O => \tmp_int_4_reg_349[3]_i_4_n_2\
    );
\tmp_int_4_reg_349[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A6A"
    )
        port map (
      I0 => ret_V_9_cast_reg_1386(0),
      I1 => trunc_ln1049_2_reg_1393(2),
      I2 => p_0_in7_in,
      I3 => trunc_ln1049_2_reg_1393(3),
      I4 => trunc_ln1049_2_reg_1393(0),
      I5 => trunc_ln1049_2_reg_1393(1),
      O => \tmp_int_4_reg_349[3]_i_5_n_2\
    );
\tmp_int_4_reg_349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(0),
      Q => tmp_int_4_reg_349(0),
      R => '0'
    );
\tmp_int_4_reg_349_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(10),
      Q => tmp_int_4_reg_349(10),
      R => '0'
    );
\tmp_int_4_reg_349_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(11),
      Q => tmp_int_4_reg_349(11),
      R => '0'
    );
\tmp_int_4_reg_349_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[7]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[11]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[11]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[11]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[11]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(11 downto 8),
      S(3 downto 0) => ret_V_10_cast_reg_1339(11 downto 8)
    );
\tmp_int_4_reg_349_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[7]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[11]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[11]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[11]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[11]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(11 downto 8),
      S(3 downto 0) => ret_V_9_cast_reg_1386(11 downto 8)
    );
\tmp_int_4_reg_349_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(12),
      Q => tmp_int_4_reg_349(12),
      R => '0'
    );
\tmp_int_4_reg_349_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(13),
      Q => tmp_int_4_reg_349(13),
      R => '0'
    );
\tmp_int_4_reg_349_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(14),
      Q => tmp_int_4_reg_349(14),
      R => '0'
    );
\tmp_int_4_reg_349_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(15),
      Q => tmp_int_4_reg_349(15),
      R => '0'
    );
\tmp_int_4_reg_349_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[11]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[15]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[15]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[15]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[15]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(15 downto 12),
      S(3 downto 0) => ret_V_10_cast_reg_1339(15 downto 12)
    );
\tmp_int_4_reg_349_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[11]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[15]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[15]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[15]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[15]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(15 downto 12),
      S(3 downto 0) => ret_V_9_cast_reg_1386(15 downto 12)
    );
\tmp_int_4_reg_349_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(16),
      Q => tmp_int_4_reg_349(16),
      R => '0'
    );
\tmp_int_4_reg_349_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(17),
      Q => tmp_int_4_reg_349(17),
      R => '0'
    );
\tmp_int_4_reg_349_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(18),
      Q => tmp_int_4_reg_349(18),
      R => '0'
    );
\tmp_int_4_reg_349_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(19),
      Q => tmp_int_4_reg_349(19),
      R => '0'
    );
\tmp_int_4_reg_349_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[15]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[19]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[19]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[19]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[19]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(19 downto 16),
      S(3 downto 0) => ret_V_10_cast_reg_1339(19 downto 16)
    );
\tmp_int_4_reg_349_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[15]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[19]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[19]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[19]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[19]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(19 downto 16),
      S(3 downto 0) => ret_V_9_cast_reg_1386(19 downto 16)
    );
\tmp_int_4_reg_349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(1),
      Q => tmp_int_4_reg_349(1),
      R => '0'
    );
\tmp_int_4_reg_349_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(20),
      Q => tmp_int_4_reg_349(20),
      R => '0'
    );
\tmp_int_4_reg_349_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(21),
      Q => tmp_int_4_reg_349(21),
      R => '0'
    );
\tmp_int_4_reg_349_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(22),
      Q => tmp_int_4_reg_349(22),
      R => '0'
    );
\tmp_int_4_reg_349_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(23),
      Q => tmp_int_4_reg_349(23),
      R => '0'
    );
\tmp_int_4_reg_349_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[19]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[23]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[23]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[23]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[23]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(23 downto 20),
      S(3 downto 0) => ret_V_10_cast_reg_1339(23 downto 20)
    );
\tmp_int_4_reg_349_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[19]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[23]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[23]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[23]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[23]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(23 downto 20),
      S(3 downto 0) => ret_V_9_cast_reg_1386(23 downto 20)
    );
\tmp_int_4_reg_349_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(24),
      Q => tmp_int_4_reg_349(24),
      R => '0'
    );
\tmp_int_4_reg_349_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(25),
      Q => tmp_int_4_reg_349(25),
      R => '0'
    );
\tmp_int_4_reg_349_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(26),
      Q => tmp_int_4_reg_349(26),
      R => '0'
    );
\tmp_int_4_reg_349_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(27),
      Q => tmp_int_4_reg_349(27),
      R => '0'
    );
\tmp_int_4_reg_349_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[23]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[27]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[27]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[27]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[27]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(27 downto 24),
      S(3 downto 0) => ret_V_10_cast_reg_1339(27 downto 24)
    );
\tmp_int_4_reg_349_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[23]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[27]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[27]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[27]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[27]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(27 downto 24),
      S(3 downto 0) => ret_V_9_cast_reg_1386(27 downto 24)
    );
\tmp_int_4_reg_349_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(28),
      Q => tmp_int_4_reg_349(28),
      R => '0'
    );
\tmp_int_4_reg_349_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(29),
      Q => tmp_int_4_reg_349(29),
      R => '0'
    );
\tmp_int_4_reg_349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(2),
      Q => tmp_int_4_reg_349(2),
      R => '0'
    );
\tmp_int_4_reg_349_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(30),
      Q => tmp_int_4_reg_349(30),
      R => '0'
    );
\tmp_int_4_reg_349_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(31),
      Q => tmp_int_4_reg_349(31),
      R => '0'
    );
\tmp_int_4_reg_349_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[27]_i_2_n_2\,
      CO(3) => \NLW_tmp_int_4_reg_349_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \tmp_int_4_reg_349_reg[31]_i_5_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[31]_i_5_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[31]_i_5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(31 downto 28),
      S(3 downto 0) => ret_V_10_cast_reg_1339(31 downto 28)
    );
\tmp_int_4_reg_349_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[27]_i_3_n_2\,
      CO(3) => \NLW_tmp_int_4_reg_349_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \tmp_int_4_reg_349_reg[31]_i_7_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[31]_i_7_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[31]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(31 downto 28),
      S(3 downto 0) => ret_V_9_cast_reg_1386(31 downto 28)
    );
\tmp_int_4_reg_349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(3),
      Q => tmp_int_4_reg_349(3),
      R => '0'
    );
\tmp_int_4_reg_349_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_int_4_reg_349_reg[3]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[3]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[3]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[3]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_10_cast_reg_1339(0),
      O(3 downto 0) => ret_V_19_fu_869_p3(3 downto 0),
      S(3 downto 1) => ret_V_10_cast_reg_1339(3 downto 1),
      S(0) => \tmp_int_4_reg_349[3]_i_4_n_2\
    );
\tmp_int_4_reg_349_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_int_4_reg_349_reg[3]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[3]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[3]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[3]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_9_cast_reg_1386(0),
      O(3 downto 0) => ret_V_18_fu_901_p3(3 downto 0),
      S(3 downto 1) => ret_V_9_cast_reg_1386(3 downto 1),
      S(0) => \tmp_int_4_reg_349[3]_i_5_n_2\
    );
\tmp_int_4_reg_349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(4),
      Q => tmp_int_4_reg_349(4),
      R => '0'
    );
\tmp_int_4_reg_349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(5),
      Q => tmp_int_4_reg_349(5),
      R => '0'
    );
\tmp_int_4_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(6),
      Q => tmp_int_4_reg_349(6),
      R => '0'
    );
\tmp_int_4_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(7),
      Q => tmp_int_4_reg_349(7),
      R => '0'
    );
\tmp_int_4_reg_349_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[3]_i_2_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[7]_i_2_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[7]_i_2_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[7]_i_2_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[7]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_19_fu_869_p3(7 downto 4),
      S(3 downto 0) => ret_V_10_cast_reg_1339(7 downto 4)
    );
\tmp_int_4_reg_349_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_int_4_reg_349_reg[3]_i_3_n_2\,
      CO(3) => \tmp_int_4_reg_349_reg[7]_i_3_n_2\,
      CO(2) => \tmp_int_4_reg_349_reg[7]_i_3_n_3\,
      CO(1) => \tmp_int_4_reg_349_reg[7]_i_3_n_4\,
      CO(0) => \tmp_int_4_reg_349_reg[7]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_18_fu_901_p3(7 downto 4),
      S(3 downto 0) => ret_V_9_cast_reg_1386(7 downto 4)
    );
\tmp_int_4_reg_349_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(8),
      Q => tmp_int_4_reg_349(8),
      R => '0'
    );
\tmp_int_4_reg_349_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_guitar_effects_Pipeline_LPF_Loop_fu_400_n_82,
      D => p_1_in(9),
      Q => tmp_int_4_reg_349(9),
      R => '0'
    );
\tmp_int_reg_375[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(0),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[0]_i_2_n_2\,
      O => \tmp_int_reg_375[0]_i_1_n_2\
    );
\tmp_int_reg_375[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(0),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(0),
      I4 => ret_V_19_fu_869_p3(0),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[0]_i_2_n_2\
    );
\tmp_int_reg_375[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(10),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[10]_i_2_n_2\,
      O => \tmp_int_reg_375[10]_i_1_n_2\
    );
\tmp_int_reg_375[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(10),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(10),
      I4 => ret_V_19_fu_869_p3(10),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[10]_i_2_n_2\
    );
\tmp_int_reg_375[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(11),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[11]_i_2_n_2\,
      O => \tmp_int_reg_375[11]_i_1_n_2\
    );
\tmp_int_reg_375[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(11),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(11),
      I4 => ret_V_19_fu_869_p3(11),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[11]_i_2_n_2\
    );
\tmp_int_reg_375[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(12),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[12]_i_2_n_2\,
      O => \tmp_int_reg_375[12]_i_1_n_2\
    );
\tmp_int_reg_375[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(12),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(12),
      I4 => ret_V_19_fu_869_p3(12),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[12]_i_2_n_2\
    );
\tmp_int_reg_375[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(13),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[13]_i_2_n_2\,
      O => \tmp_int_reg_375[13]_i_1_n_2\
    );
\tmp_int_reg_375[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(13),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(13),
      I4 => ret_V_19_fu_869_p3(13),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[13]_i_2_n_2\
    );
\tmp_int_reg_375[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(14),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[14]_i_2_n_2\,
      O => \tmp_int_reg_375[14]_i_1_n_2\
    );
\tmp_int_reg_375[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(14),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(14),
      I4 => ret_V_19_fu_869_p3(14),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[14]_i_2_n_2\
    );
\tmp_int_reg_375[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(15),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[15]_i_2_n_2\,
      O => \tmp_int_reg_375[15]_i_1_n_2\
    );
\tmp_int_reg_375[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(15),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(15),
      I4 => ret_V_19_fu_869_p3(15),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[15]_i_2_n_2\
    );
\tmp_int_reg_375[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(16),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[16]_i_2_n_2\,
      O => \tmp_int_reg_375[16]_i_1_n_2\
    );
\tmp_int_reg_375[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(16),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(16),
      I4 => ret_V_19_fu_869_p3(16),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[16]_i_2_n_2\
    );
\tmp_int_reg_375[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(17),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[17]_i_2_n_2\,
      O => \tmp_int_reg_375[17]_i_1_n_2\
    );
\tmp_int_reg_375[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(17),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(17),
      I4 => ret_V_19_fu_869_p3(17),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[17]_i_2_n_2\
    );
\tmp_int_reg_375[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(18),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[18]_i_2_n_2\,
      O => \tmp_int_reg_375[18]_i_1_n_2\
    );
\tmp_int_reg_375[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(18),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(18),
      I4 => ret_V_19_fu_869_p3(18),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[18]_i_2_n_2\
    );
\tmp_int_reg_375[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(19),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[19]_i_2_n_2\,
      O => \tmp_int_reg_375[19]_i_1_n_2\
    );
\tmp_int_reg_375[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(19),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(19),
      I4 => ret_V_19_fu_869_p3(19),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[19]_i_2_n_2\
    );
\tmp_int_reg_375[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(1),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[1]_i_2_n_2\,
      O => \tmp_int_reg_375[1]_i_1_n_2\
    );
\tmp_int_reg_375[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(1),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(1),
      I4 => ret_V_19_fu_869_p3(1),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[1]_i_2_n_2\
    );
\tmp_int_reg_375[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(20),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[20]_i_2_n_2\,
      O => \tmp_int_reg_375[20]_i_1_n_2\
    );
\tmp_int_reg_375[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(20),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(20),
      I4 => ret_V_19_fu_869_p3(20),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[20]_i_2_n_2\
    );
\tmp_int_reg_375[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(21),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[21]_i_2_n_2\,
      O => \tmp_int_reg_375[21]_i_1_n_2\
    );
\tmp_int_reg_375[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(21),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(21),
      I4 => ret_V_19_fu_869_p3(21),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[21]_i_2_n_2\
    );
\tmp_int_reg_375[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(22),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[22]_i_2_n_2\,
      O => \tmp_int_reg_375[22]_i_1_n_2\
    );
\tmp_int_reg_375[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(22),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(22),
      I4 => ret_V_19_fu_869_p3(22),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[22]_i_2_n_2\
    );
\tmp_int_reg_375[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(23),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[23]_i_2_n_2\,
      O => \tmp_int_reg_375[23]_i_1_n_2\
    );
\tmp_int_reg_375[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(23),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(23),
      I4 => ret_V_19_fu_869_p3(23),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[23]_i_2_n_2\
    );
\tmp_int_reg_375[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(24),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[24]_i_2_n_2\,
      O => \tmp_int_reg_375[24]_i_1_n_2\
    );
\tmp_int_reg_375[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(24),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(24),
      I4 => ret_V_19_fu_869_p3(24),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[24]_i_2_n_2\
    );
\tmp_int_reg_375[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(25),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[25]_i_2_n_2\,
      O => \tmp_int_reg_375[25]_i_1_n_2\
    );
\tmp_int_reg_375[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(25),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(25),
      I4 => ret_V_19_fu_869_p3(25),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[25]_i_2_n_2\
    );
\tmp_int_reg_375[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(26),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[26]_i_2_n_2\,
      O => \tmp_int_reg_375[26]_i_1_n_2\
    );
\tmp_int_reg_375[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(26),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(26),
      I4 => ret_V_19_fu_869_p3(26),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[26]_i_2_n_2\
    );
\tmp_int_reg_375[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(27),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[27]_i_2_n_2\,
      O => \tmp_int_reg_375[27]_i_1_n_2\
    );
\tmp_int_reg_375[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(27),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(27),
      I4 => ret_V_19_fu_869_p3(27),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[27]_i_2_n_2\
    );
\tmp_int_reg_375[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(28),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[28]_i_2_n_2\,
      O => \tmp_int_reg_375[28]_i_1_n_2\
    );
\tmp_int_reg_375[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(28),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(28),
      I4 => ret_V_19_fu_869_p3(28),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[28]_i_2_n_2\
    );
\tmp_int_reg_375[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(29),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[29]_i_2_n_2\,
      O => \tmp_int_reg_375[29]_i_1_n_2\
    );
\tmp_int_reg_375[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(29),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(29),
      I4 => ret_V_19_fu_869_p3(29),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[29]_i_2_n_2\
    );
\tmp_int_reg_375[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(2),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[2]_i_2_n_2\,
      O => \tmp_int_reg_375[2]_i_1_n_2\
    );
\tmp_int_reg_375[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(2),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(2),
      I4 => ret_V_19_fu_869_p3(2),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[2]_i_2_n_2\
    );
\tmp_int_reg_375[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(30),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[30]_i_2_n_2\,
      O => \tmp_int_reg_375[30]_i_1_n_2\
    );
\tmp_int_reg_375[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(30),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(30),
      I4 => ret_V_19_fu_869_p3(30),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[30]_i_2_n_2\
    );
\tmp_int_reg_375[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(31),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[31]_i_4_n_2\,
      O => \tmp_int_reg_375[31]_i_2_n_2\
    );
\tmp_int_reg_375[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_2_reg_1147,
      I1 => ap_CS_fsm_state33,
      O => \tmp_int_reg_375[31]_i_3_n_2\
    );
\tmp_int_reg_375[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(31),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(31),
      I4 => ret_V_19_fu_869_p3(31),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[31]_i_4_n_2\
    );
\tmp_int_reg_375[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I1 => and_ln159_1_reg_1315,
      I2 => tmp_1_reg_1138,
      I3 => ap_CS_fsm_state33,
      I4 => tmp_2_reg_1147,
      O => \tmp_int_reg_375[31]_i_5_n_2\
    );
\tmp_int_reg_375[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(3),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[3]_i_2_n_2\,
      O => \tmp_int_reg_375[3]_i_1_n_2\
    );
\tmp_int_reg_375[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(3),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(3),
      I4 => ret_V_19_fu_869_p3(3),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[3]_i_2_n_2\
    );
\tmp_int_reg_375[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(4),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[4]_i_2_n_2\,
      O => \tmp_int_reg_375[4]_i_1_n_2\
    );
\tmp_int_reg_375[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(4),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(4),
      I4 => ret_V_19_fu_869_p3(4),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[4]_i_2_n_2\
    );
\tmp_int_reg_375[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(5),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[5]_i_2_n_2\,
      O => \tmp_int_reg_375[5]_i_1_n_2\
    );
\tmp_int_reg_375[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(5),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(5),
      I4 => ret_V_19_fu_869_p3(5),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[5]_i_2_n_2\
    );
\tmp_int_reg_375[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(6),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[6]_i_2_n_2\,
      O => \tmp_int_reg_375[6]_i_1_n_2\
    );
\tmp_int_reg_375[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(6),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(6),
      I4 => ret_V_19_fu_869_p3(6),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[6]_i_2_n_2\
    );
\tmp_int_reg_375[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(7),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[7]_i_2_n_2\,
      O => \tmp_int_reg_375[7]_i_1_n_2\
    );
\tmp_int_reg_375[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(7),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(7),
      I4 => ret_V_19_fu_869_p3(7),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[7]_i_2_n_2\
    );
\tmp_int_reg_375[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(8),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[8]_i_2_n_2\,
      O => \tmp_int_reg_375[8]_i_1_n_2\
    );
\tmp_int_reg_375[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(8),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(8),
      I4 => ret_V_19_fu_869_p3(8),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[8]_i_2_n_2\
    );
\tmp_int_reg_375[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => ret_V_18_fu_901_p3(9),
      I1 => \tmp_int_reg_375[31]_i_3_n_2\,
      I2 => tmp_1_reg_1138,
      I3 => \icmp_ln149_reg_1307_reg_n_2_[0]\,
      I4 => icmp_ln160_reg_1311,
      I5 => \tmp_int_reg_375[9]_i_2_n_2\,
      O => \tmp_int_reg_375[9]_i_1_n_2\
    );
\tmp_int_reg_375[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEA40EA40EA40"
    )
        port map (
      I0 => \tmp_int_reg_375[31]_i_3_n_2\,
      I1 => tmp_int_4_reg_349(9),
      I2 => \empty_37_reg_333[2]_i_3_n_2\,
      I3 => output_reg_1435(9),
      I4 => ret_V_19_fu_869_p3(9),
      I5 => \tmp_int_reg_375[31]_i_5_n_2\,
      O => \tmp_int_reg_375[9]_i_2_n_2\
    );
\tmp_int_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[0]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[0]\,
      R => '0'
    );
\tmp_int_reg_375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[10]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[10]\,
      R => '0'
    );
\tmp_int_reg_375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[11]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[11]\,
      R => '0'
    );
\tmp_int_reg_375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[12]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[12]\,
      R => '0'
    );
\tmp_int_reg_375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[13]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[13]\,
      R => '0'
    );
\tmp_int_reg_375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[14]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[14]\,
      R => '0'
    );
\tmp_int_reg_375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[15]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[15]\,
      R => '0'
    );
\tmp_int_reg_375_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[16]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[16]\,
      R => '0'
    );
\tmp_int_reg_375_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[17]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[17]\,
      R => '0'
    );
\tmp_int_reg_375_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[18]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[18]\,
      R => '0'
    );
\tmp_int_reg_375_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[19]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[19]\,
      R => '0'
    );
\tmp_int_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[1]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[1]\,
      R => '0'
    );
\tmp_int_reg_375_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[20]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[20]\,
      R => '0'
    );
\tmp_int_reg_375_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[21]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[21]\,
      R => '0'
    );
\tmp_int_reg_375_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[22]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[22]\,
      R => '0'
    );
\tmp_int_reg_375_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[23]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[23]\,
      R => '0'
    );
\tmp_int_reg_375_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[24]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[24]\,
      R => '0'
    );
\tmp_int_reg_375_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[25]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[25]\,
      R => '0'
    );
\tmp_int_reg_375_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[26]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[26]\,
      R => '0'
    );
\tmp_int_reg_375_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[27]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[27]\,
      R => '0'
    );
\tmp_int_reg_375_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[28]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[28]\,
      R => '0'
    );
\tmp_int_reg_375_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[29]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[29]\,
      R => '0'
    );
\tmp_int_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[2]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[2]\,
      R => '0'
    );
\tmp_int_reg_375_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[30]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[30]\,
      R => '0'
    );
\tmp_int_reg_375_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[31]_i_2_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[31]\,
      R => '0'
    );
\tmp_int_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[3]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[3]\,
      R => '0'
    );
\tmp_int_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[4]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[4]\,
      R => '0'
    );
\tmp_int_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[5]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[5]\,
      R => '0'
    );
\tmp_int_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[6]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[6]\,
      R => '0'
    );
\tmp_int_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[7]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[7]\,
      R => '0'
    );
\tmp_int_reg_375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[8]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[8]\,
      R => '0'
    );
\tmp_int_reg_375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_int_reg_375,
      D => \tmp_int_reg_375[9]_i_1_n_2\,
      Q => \tmp_int_reg_375_reg_n_2_[9]\,
      R => '0'
    );
\tmp_keep_V_reg_1182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TKEEP_int_regslice(0),
      Q => tmp_keep_V_reg_1182(0),
      R => '0'
    );
\tmp_keep_V_reg_1182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TKEEP_int_regslice(1),
      Q => tmp_keep_V_reg_1182(1),
      R => '0'
    );
\tmp_keep_V_reg_1182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TKEEP_int_regslice(2),
      Q => tmp_keep_V_reg_1182(2),
      R => '0'
    );
\tmp_keep_V_reg_1182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TKEEP_int_regslice(3),
      Q => tmp_keep_V_reg_1182(3),
      R => '0'
    );
\tmp_last_V_reg_1197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TLAST_int_regslice,
      Q => tmp_last_V_reg_1197,
      R => '0'
    );
\tmp_product__0_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_19_n_2\,
      CO(3) => \tmp_product__0_i_18_n_2\,
      CO(2) => \tmp_product__0_i_18_n_3\,
      CO(1) => \tmp_product__0_i_18_n_4\,
      CO(0) => \tmp_product__0_i_18_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_i_22_n_2\,
      DI(2) => \tmp_product__0_i_23_n_2\,
      DI(1) => \tmp_product__0_i_24_n_2\,
      DI(0) => \tmp_product__0_i_25_n_2\,
      O(3) => \tmp_product__0_i_18_n_6\,
      O(2) => \tmp_product__0_i_18_n_7\,
      O(1) => \tmp_product__0_i_18_n_8\,
      O(0) => \tmp_product__0_i_18_n_9\,
      S(3) => \tmp_product__0_i_26_n_2\,
      S(2) => \tmp_product__0_i_27_n_2\,
      S(1) => \tmp_product__0_i_28_n_2\,
      S(0) => \tmp_product__0_i_29_n_2\
    );
\tmp_product__0_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_20_n_2\,
      CO(3) => \tmp_product__0_i_19_n_2\,
      CO(2) => \tmp_product__0_i_19_n_3\,
      CO(1) => \tmp_product__0_i_19_n_4\,
      CO(0) => \tmp_product__0_i_19_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_i_30_n_2\,
      DI(2) => \tmp_product__0_i_31_n_2\,
      DI(1) => \tmp_product__0_i_32_n_2\,
      DI(0) => \tmp_product__0_i_33_n_2\,
      O(3) => \tmp_product__0_i_19_n_6\,
      O(2) => \tmp_product__0_i_19_n_7\,
      O(1) => \tmp_product__0_i_19_n_8\,
      O(0) => \tmp_product__0_i_19_n_9\,
      S(3) => \tmp_product__0_i_34_n_2\,
      S(2) => \tmp_product__0_i_35_n_2\,
      S(1) => \tmp_product__0_i_36_n_2\,
      S(0) => \tmp_product__0_i_37_n_2\
    );
\tmp_product__0_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_21_n_2\,
      CO(3) => \tmp_product__0_i_20_n_2\,
      CO(2) => \tmp_product__0_i_20_n_3\,
      CO(1) => \tmp_product__0_i_20_n_4\,
      CO(0) => \tmp_product__0_i_20_n_5\,
      CYINIT => '0',
      DI(3) => \tmp_product__0_i_38_n_2\,
      DI(2) => \tmp_product__0_i_39_n_2\,
      DI(1) => \tmp_product__0_i_40_n_2\,
      DI(0) => \tmp_product__0_i_41_n_2\,
      O(3) => \tmp_product__0_i_20_n_6\,
      O(2) => \tmp_product__0_i_20_n_7\,
      O(1) => \tmp_product__0_i_20_n_8\,
      O(0) => \tmp_product__0_i_20_n_9\,
      S(3) => \tmp_product__0_i_42_n_2\,
      S(2) => \tmp_product__0_i_43_n_2\,
      S(1) => \tmp_product__0_i_44_n_2\,
      S(0) => \tmp_product__0_i_45_n_2\
    );
\tmp_product__0_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_i_21_n_2\,
      CO(2) => \tmp_product__0_i_21_n_3\,
      CO(1) => \tmp_product__0_i_21_n_4\,
      CO(0) => \tmp_product__0_i_21_n_5\,
      CYINIT => A(0),
      DI(3) => \tmp_product__0_i_47_n_2\,
      DI(2) => \tmp_product__0_i_48_n_2\,
      DI(1) => \tmp_product__0_i_49_n_2\,
      DI(0) => p_0_out,
      O(3) => \tmp_product__0_i_21_n_6\,
      O(2) => \tmp_product__0_i_21_n_7\,
      O(1) => \tmp_product__0_i_21_n_8\,
      O(0) => \tmp_product__0_i_21_n_9\,
      S(3) => \tmp_product__0_i_51_n_2\,
      S(2) => \tmp_product__0_i_52_n_2\,
      S(1) => \tmp_product__0_i_53_n_2\,
      S(0) => \tmp_product__0_i_54_n_2\
    );
\tmp_product__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(15),
      O => \tmp_product__0_i_22_n_2\
    );
\tmp_product__0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(14),
      O => \tmp_product__0_i_23_n_2\
    );
\tmp_product__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(13),
      O => \tmp_product__0_i_24_n_2\
    );
\tmp_product__0_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(12),
      O => \tmp_product__0_i_25_n_2\
    );
\tmp_product__0_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(15),
      I1 => ret_V_4_fu_642_p3(15),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(15),
      O => \tmp_product__0_i_26_n_2\
    );
\tmp_product__0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(14),
      I1 => ret_V_4_fu_642_p3(14),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(14),
      O => \tmp_product__0_i_27_n_2\
    );
\tmp_product__0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(13),
      I1 => ret_V_4_fu_642_p3(13),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(13),
      O => \tmp_product__0_i_28_n_2\
    );
\tmp_product__0_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(12),
      I1 => ret_V_4_fu_642_p3(12),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(12),
      O => \tmp_product__0_i_29_n_2\
    );
\tmp_product__0_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(11),
      O => \tmp_product__0_i_30_n_2\
    );
\tmp_product__0_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(10),
      O => \tmp_product__0_i_31_n_2\
    );
\tmp_product__0_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(9),
      O => \tmp_product__0_i_32_n_2\
    );
\tmp_product__0_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(8),
      O => \tmp_product__0_i_33_n_2\
    );
\tmp_product__0_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(11),
      I1 => ret_V_4_fu_642_p3(11),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(11),
      O => \tmp_product__0_i_34_n_2\
    );
\tmp_product__0_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(10),
      I1 => ret_V_4_fu_642_p3(10),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(10),
      O => \tmp_product__0_i_35_n_2\
    );
\tmp_product__0_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(9),
      I1 => ret_V_4_fu_642_p3(9),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(9),
      O => \tmp_product__0_i_36_n_2\
    );
\tmp_product__0_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(8),
      I1 => ret_V_4_fu_642_p3(8),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(8),
      O => \tmp_product__0_i_37_n_2\
    );
\tmp_product__0_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(7),
      O => \tmp_product__0_i_38_n_2\
    );
\tmp_product__0_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(6),
      O => \tmp_product__0_i_39_n_2\
    );
\tmp_product__0_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(5),
      O => \tmp_product__0_i_40_n_2\
    );
\tmp_product__0_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(4),
      O => \tmp_product__0_i_41_n_2\
    );
\tmp_product__0_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(7),
      I1 => ret_V_4_fu_642_p3(7),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(7),
      O => \tmp_product__0_i_42_n_2\
    );
\tmp_product__0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(6),
      I1 => ret_V_4_fu_642_p3(6),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(6),
      O => \tmp_product__0_i_43_n_2\
    );
\tmp_product__0_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(5),
      I1 => ret_V_4_fu_642_p3(5),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(5),
      O => \tmp_product__0_i_44_n_2\
    );
\tmp_product__0_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(4),
      I1 => ret_V_4_fu_642_p3(4),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(4),
      O => \tmp_product__0_i_45_n_2\
    );
\tmp_product__0_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ret_V_7_fu_678_p3(0),
      I1 => tmp_reg_1127,
      I2 => icmp_ln116_reg_1211,
      I3 => ret_V_4_fu_642_p3(0),
      O => A(0)
    );
\tmp_product__0_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(3),
      O => \tmp_product__0_i_47_n_2\
    );
\tmp_product__0_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(2),
      O => \tmp_product__0_i_48_n_2\
    );
\tmp_product__0_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(1),
      O => \tmp_product__0_i_49_n_2\
    );
\tmp_product__0_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_reg_1127,
      I1 => icmp_ln116_reg_1211,
      O => p_0_out
    );
\tmp_product__0_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(3),
      I1 => ret_V_4_fu_642_p3(3),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(3),
      O => \tmp_product__0_i_51_n_2\
    );
\tmp_product__0_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(2),
      I1 => ret_V_4_fu_642_p3(2),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(2),
      O => \tmp_product__0_i_52_n_2\
    );
\tmp_product__0_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(1),
      I1 => ret_V_4_fu_642_p3(1),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(1),
      O => \tmp_product__0_i_53_n_2\
    );
\tmp_product__0_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(0),
      O => \tmp_product__0_i_54_n_2\
    );
\tmp_product__0_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_57_n_2\,
      CO(3) => \tmp_product__0_i_55_n_2\,
      CO(2) => \tmp_product__0_i_55_n_3\,
      CO(1) => \tmp_product__0_i_55_n_4\,
      CO(0) => \tmp_product__0_i_55_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(15 downto 12),
      S(3 downto 0) => ret_V_cast_reg_1246(15 downto 12)
    );
\tmp_product__0_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_58_n_2\,
      CO(3) => \tmp_product__0_i_56_n_2\,
      CO(2) => \tmp_product__0_i_56_n_3\,
      CO(1) => \tmp_product__0_i_56_n_4\,
      CO(0) => \tmp_product__0_i_56_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(15 downto 12),
      S(3 downto 0) => ret_V_3_cast_reg_1263(15 downto 12)
    );
\tmp_product__0_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_59_n_2\,
      CO(3) => \tmp_product__0_i_57_n_2\,
      CO(2) => \tmp_product__0_i_57_n_3\,
      CO(1) => \tmp_product__0_i_57_n_4\,
      CO(0) => \tmp_product__0_i_57_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(11 downto 8),
      S(3 downto 0) => ret_V_cast_reg_1246(11 downto 8)
    );
\tmp_product__0_i_58\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_60_n_2\,
      CO(3) => \tmp_product__0_i_58_n_2\,
      CO(2) => \tmp_product__0_i_58_n_3\,
      CO(1) => \tmp_product__0_i_58_n_4\,
      CO(0) => \tmp_product__0_i_58_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(11 downto 8),
      S(3 downto 0) => ret_V_3_cast_reg_1263(11 downto 8)
    );
\tmp_product__0_i_59\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_62_n_2\,
      CO(3) => \tmp_product__0_i_59_n_2\,
      CO(2) => \tmp_product__0_i_59_n_3\,
      CO(1) => \tmp_product__0_i_59_n_4\,
      CO(0) => \tmp_product__0_i_59_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(7 downto 4),
      S(3 downto 0) => ret_V_cast_reg_1246(7 downto 4)
    );
\tmp_product__0_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_61_n_2\,
      CO(3) => \tmp_product__0_i_60_n_2\,
      CO(2) => \tmp_product__0_i_60_n_3\,
      CO(1) => \tmp_product__0_i_60_n_4\,
      CO(0) => \tmp_product__0_i_60_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(7 downto 4),
      S(3 downto 0) => ret_V_3_cast_reg_1263(7 downto 4)
    );
\tmp_product__0_i_61\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_i_61_n_2\,
      CO(2) => \tmp_product__0_i_61_n_3\,
      CO(1) => \tmp_product__0_i_61_n_4\,
      CO(0) => \tmp_product__0_i_61_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_3_cast_reg_1263(0),
      O(3 downto 0) => ret_V_7_fu_678_p3(3 downto 0),
      S(3 downto 1) => ret_V_3_cast_reg_1263(3 downto 1),
      S(0) => \tmp_product__0_i_63_n_2\
    );
\tmp_product__0_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_product__0_i_62_n_2\,
      CO(2) => \tmp_product__0_i_62_n_3\,
      CO(1) => \tmp_product__0_i_62_n_4\,
      CO(0) => \tmp_product__0_i_62_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ret_V_cast_reg_1246(0),
      O(3 downto 0) => ret_V_4_fu_642_p3(3 downto 0),
      S(3 downto 1) => ret_V_cast_reg_1246(3 downto 1),
      S(0) => \tmp_product__0_i_64_n_2\
    );
\tmp_product__0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556655665566556A"
    )
        port map (
      I0 => ret_V_3_cast_reg_1263(0),
      I1 => p_0_in13_in,
      I2 => trunc_ln1049_1_reg_1270(2),
      I3 => \tmp_product__0_i_65_n_2\,
      I4 => trunc_ln1049_1_reg_1270(0),
      I5 => trunc_ln1049_1_reg_1270(1),
      O => \tmp_product__0_i_63_n_2\
    );
\tmp_product__0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"556655665566556A"
    )
        port map (
      I0 => ret_V_cast_reg_1246(0),
      I1 => p_0_in10_in,
      I2 => trunc_ln1049_reg_1253(2),
      I3 => \tmp_product__0_i_66_n_2\,
      I4 => trunc_ln1049_reg_1253(0),
      I5 => trunc_ln1049_reg_1253(1),
      O => \tmp_product__0_i_64_n_2\
    );
\tmp_product__0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => trunc_ln1049_1_reg_1270(3),
      I1 => trunc_ln1049_1_reg_1270(6),
      I2 => trunc_ln1049_1_reg_1270(7),
      I3 => trunc_ln1049_1_reg_1270(5),
      I4 => p_0_in13_in,
      I5 => trunc_ln1049_1_reg_1270(4),
      O => \tmp_product__0_i_65_n_2\
    );
\tmp_product__0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => trunc_ln1049_reg_1253(3),
      I1 => trunc_ln1049_reg_1253(6),
      I2 => trunc_ln1049_reg_1253(7),
      I3 => trunc_ln1049_reg_1253(5),
      I4 => p_0_in10_in,
      I5 => trunc_ln1049_reg_1253(4),
      O => \tmp_product__0_i_66_n_2\
    );
\tmp_product_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_22__2_n_2\,
      CO(3) => \NLW_tmp_product_i_21__1_CO_UNCONNECTED\(3),
      CO(2) => \tmp_product_i_21__1_n_3\,
      CO(1) => \tmp_product_i_21__1_n_4\,
      CO(0) => \tmp_product_i_21__1_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_product_i_42__1_n_2\,
      DI(1) => \tmp_product_i_43__1_n_2\,
      DI(0) => \tmp_product_i_44__1_n_2\,
      O(3) => \tmp_product_i_21__1_n_6\,
      O(2) => \tmp_product_i_21__1_n_7\,
      O(1) => \tmp_product_i_21__1_n_8\,
      O(0) => \tmp_product_i_21__1_n_9\,
      S(3) => \tmp_product_i_45__0_n_2\,
      S(2) => tmp_product_i_46_n_2,
      S(1) => tmp_product_i_47_n_2,
      S(0) => tmp_product_i_48_n_2
    );
\tmp_product_i_22__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_23__1_n_2\,
      CO(3) => \tmp_product_i_22__2_n_2\,
      CO(2) => \tmp_product_i_22__2_n_3\,
      CO(1) => \tmp_product_i_22__2_n_4\,
      CO(0) => \tmp_product_i_22__2_n_5\,
      CYINIT => '0',
      DI(3) => tmp_product_i_49_n_2,
      DI(2) => tmp_product_i_50_n_2,
      DI(1) => tmp_product_i_51_n_2,
      DI(0) => tmp_product_i_52_n_2,
      O(3) => \tmp_product_i_22__2_n_6\,
      O(2) => \tmp_product_i_22__2_n_7\,
      O(1) => \tmp_product_i_22__2_n_8\,
      O(0) => \tmp_product_i_22__2_n_9\,
      S(3) => tmp_product_i_53_n_2,
      S(2) => tmp_product_i_54_n_2,
      S(1) => tmp_product_i_55_n_2,
      S(0) => tmp_product_i_56_n_2
    );
\tmp_product_i_23__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product_i_24__1_n_2\,
      CO(3) => \tmp_product_i_23__1_n_2\,
      CO(2) => \tmp_product_i_23__1_n_3\,
      CO(1) => \tmp_product_i_23__1_n_4\,
      CO(0) => \tmp_product_i_23__1_n_5\,
      CYINIT => '0',
      DI(3) => tmp_product_i_57_n_2,
      DI(2) => tmp_product_i_58_n_2,
      DI(1) => tmp_product_i_59_n_2,
      DI(0) => tmp_product_i_60_n_2,
      O(3) => \tmp_product_i_23__1_n_6\,
      O(2) => \tmp_product_i_23__1_n_7\,
      O(1) => \tmp_product_i_23__1_n_8\,
      O(0) => \tmp_product_i_23__1_n_9\,
      S(3) => tmp_product_i_61_n_2,
      S(2) => tmp_product_i_62_n_2,
      S(1) => tmp_product_i_63_n_2,
      S(0) => tmp_product_i_64_n_2
    );
\tmp_product_i_24__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_18_n_2\,
      CO(3) => \tmp_product_i_24__1_n_2\,
      CO(2) => \tmp_product_i_24__1_n_3\,
      CO(1) => \tmp_product_i_24__1_n_4\,
      CO(0) => \tmp_product_i_24__1_n_5\,
      CYINIT => '0',
      DI(3) => tmp_product_i_65_n_2,
      DI(2) => tmp_product_i_66_n_2,
      DI(1) => tmp_product_i_67_n_2,
      DI(0) => tmp_product_i_68_n_2,
      O(3) => \tmp_product_i_24__1_n_6\,
      O(2) => \tmp_product_i_24__1_n_7\,
      O(1) => \tmp_product_i_24__1_n_8\,
      O(0) => \tmp_product_i_24__1_n_9\,
      S(3) => tmp_product_i_69_n_2,
      S(2) => tmp_product_i_70_n_2,
      S(1) => tmp_product_i_71_n_2,
      S(0) => tmp_product_i_72_n_2
    );
\tmp_product_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(30),
      O => \tmp_product_i_42__1_n_2\
    );
\tmp_product_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(29),
      O => \tmp_product_i_43__1_n_2\
    );
\tmp_product_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(28),
      O => \tmp_product_i_44__1_n_2\
    );
\tmp_product_i_45__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F4080BF"
    )
        port map (
      I0 => ret_V_4_fu_642_p3(31),
      I1 => icmp_ln116_reg_1211,
      I2 => tmp_reg_1127,
      I3 => ret_V_7_fu_678_p3(31),
      I4 => distortion_threshold_read_reg_1113(31),
      O => \tmp_product_i_45__0_n_2\
    );
tmp_product_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(30),
      I1 => ret_V_4_fu_642_p3(30),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(30),
      O => tmp_product_i_46_n_2
    );
tmp_product_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(29),
      I1 => ret_V_4_fu_642_p3(29),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(29),
      O => tmp_product_i_47_n_2
    );
tmp_product_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(28),
      I1 => ret_V_4_fu_642_p3(28),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(28),
      O => tmp_product_i_48_n_2
    );
tmp_product_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(27),
      O => tmp_product_i_49_n_2
    );
tmp_product_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(26),
      O => tmp_product_i_50_n_2
    );
tmp_product_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(25),
      O => tmp_product_i_51_n_2
    );
tmp_product_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(24),
      O => tmp_product_i_52_n_2
    );
tmp_product_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(27),
      I1 => ret_V_4_fu_642_p3(27),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(27),
      O => tmp_product_i_53_n_2
    );
tmp_product_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(26),
      I1 => ret_V_4_fu_642_p3(26),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(26),
      O => tmp_product_i_54_n_2
    );
tmp_product_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(25),
      I1 => ret_V_4_fu_642_p3(25),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(25),
      O => tmp_product_i_55_n_2
    );
tmp_product_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(24),
      I1 => ret_V_4_fu_642_p3(24),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(24),
      O => tmp_product_i_56_n_2
    );
tmp_product_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(23),
      O => tmp_product_i_57_n_2
    );
tmp_product_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(22),
      O => tmp_product_i_58_n_2
    );
tmp_product_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(21),
      O => tmp_product_i_59_n_2
    );
tmp_product_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(20),
      O => tmp_product_i_60_n_2
    );
tmp_product_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(23),
      I1 => ret_V_4_fu_642_p3(23),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(23),
      O => tmp_product_i_61_n_2
    );
tmp_product_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(22),
      I1 => ret_V_4_fu_642_p3(22),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(22),
      O => tmp_product_i_62_n_2
    );
tmp_product_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(21),
      I1 => ret_V_4_fu_642_p3(21),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(21),
      O => tmp_product_i_63_n_2
    );
tmp_product_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(20),
      I1 => ret_V_4_fu_642_p3(20),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(20),
      O => tmp_product_i_64_n_2
    );
tmp_product_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(19),
      O => tmp_product_i_65_n_2
    );
tmp_product_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(18),
      O => tmp_product_i_66_n_2
    );
tmp_product_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(17),
      O => tmp_product_i_67_n_2
    );
tmp_product_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln116_reg_1211,
      I1 => tmp_reg_1127,
      I2 => distortion_threshold_read_reg_1113(16),
      O => tmp_product_i_68_n_2
    );
tmp_product_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(19),
      I1 => ret_V_4_fu_642_p3(19),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(19),
      O => tmp_product_i_69_n_2
    );
tmp_product_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(18),
      I1 => ret_V_4_fu_642_p3(18),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(18),
      O => tmp_product_i_70_n_2
    );
tmp_product_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(17),
      I1 => ret_V_4_fu_642_p3(17),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(17),
      O => tmp_product_i_71_n_2
    );
tmp_product_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA6555"
    )
        port map (
      I0 => distortion_threshold_read_reg_1113(16),
      I1 => ret_V_4_fu_642_p3(16),
      I2 => icmp_ln116_reg_1211,
      I3 => tmp_reg_1127,
      I4 => ret_V_7_fu_678_p3(16),
      O => tmp_product_i_72_n_2
    );
tmp_product_i_73: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_75_n_2,
      CO(3) => NLW_tmp_product_i_73_CO_UNCONNECTED(3),
      CO(2) => tmp_product_i_73_n_3,
      CO(1) => tmp_product_i_73_n_4,
      CO(0) => tmp_product_i_73_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(31 downto 28),
      S(3 downto 0) => ret_V_cast_reg_1246(31 downto 28)
    );
tmp_product_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_76_n_2,
      CO(3) => NLW_tmp_product_i_74_CO_UNCONNECTED(3),
      CO(2) => tmp_product_i_74_n_3,
      CO(1) => tmp_product_i_74_n_4,
      CO(0) => tmp_product_i_74_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(31 downto 28),
      S(3 downto 0) => ret_V_3_cast_reg_1263(31 downto 28)
    );
tmp_product_i_75: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_77_n_2,
      CO(3) => tmp_product_i_75_n_2,
      CO(2) => tmp_product_i_75_n_3,
      CO(1) => tmp_product_i_75_n_4,
      CO(0) => tmp_product_i_75_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(27 downto 24),
      S(3 downto 0) => ret_V_cast_reg_1246(27 downto 24)
    );
tmp_product_i_76: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_78_n_2,
      CO(3) => tmp_product_i_76_n_2,
      CO(2) => tmp_product_i_76_n_3,
      CO(1) => tmp_product_i_76_n_4,
      CO(0) => tmp_product_i_76_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(27 downto 24),
      S(3 downto 0) => ret_V_3_cast_reg_1263(27 downto 24)
    );
tmp_product_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_79_n_2,
      CO(3) => tmp_product_i_77_n_2,
      CO(2) => tmp_product_i_77_n_3,
      CO(1) => tmp_product_i_77_n_4,
      CO(0) => tmp_product_i_77_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(23 downto 20),
      S(3 downto 0) => ret_V_cast_reg_1246(23 downto 20)
    );
tmp_product_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_product_i_80_n_2,
      CO(3) => tmp_product_i_78_n_2,
      CO(2) => tmp_product_i_78_n_3,
      CO(1) => tmp_product_i_78_n_4,
      CO(0) => tmp_product_i_78_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(23 downto 20),
      S(3 downto 0) => ret_V_3_cast_reg_1263(23 downto 20)
    );
tmp_product_i_79: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_55_n_2\,
      CO(3) => tmp_product_i_79_n_2,
      CO(2) => tmp_product_i_79_n_3,
      CO(1) => tmp_product_i_79_n_4,
      CO(0) => tmp_product_i_79_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_4_fu_642_p3(19 downto 16),
      S(3 downto 0) => ret_V_cast_reg_1246(19 downto 16)
    );
tmp_product_i_80: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_product__0_i_56_n_2\,
      CO(3) => tmp_product_i_80_n_2,
      CO(2) => tmp_product_i_80_n_3,
      CO(1) => tmp_product_i_80_n_4,
      CO(0) => tmp_product_i_80_n_5,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ret_V_7_fu_678_p3(19 downto 16),
      S(3 downto 0) => ret_V_3_cast_reg_1263(19 downto 16)
    );
\tmp_reg_1127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control(3),
      Q => tmp_reg_1127,
      R => '0'
    );
\tmp_strb_V_reg_1187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TSTRB_int_regslice(0),
      Q => tmp_strb_V_reg_1187(0),
      R => '0'
    );
\tmp_strb_V_reg_1187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TSTRB_int_regslice(1),
      Q => tmp_strb_V_reg_1187(1),
      R => '0'
    );
\tmp_strb_V_reg_1187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TSTRB_int_regslice(2),
      Q => tmp_strb_V_reg_1187(2),
      R => '0'
    );
\tmp_strb_V_reg_1187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TSTRB_int_regslice(3),
      Q => tmp_strb_V_reg_1187(3),
      R => '0'
    );
\tmp_user_V_reg_1192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TUSER_int_regslice(0),
      Q => tmp_user_V_reg_1192(0),
      R => '0'
    );
\tmp_user_V_reg_1192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => INPUT_r_TUSER_int_regslice(1),
      Q => tmp_user_V_reg_1192(1),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(0),
      Q => trunc_ln1049_1_reg_1270(0),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(1),
      Q => trunc_ln1049_1_reg_1270(1),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(2),
      Q => trunc_ln1049_1_reg_1270(2),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(3),
      Q => trunc_ln1049_1_reg_1270(3),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(4),
      Q => trunc_ln1049_1_reg_1270(4),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(5),
      Q => trunc_ln1049_1_reg_1270(5),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(6),
      Q => trunc_ln1049_1_reg_1270(6),
      R => '0'
    );
\trunc_ln1049_1_reg_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_1\(7),
      Q => trunc_ln1049_1_reg_1270(7),
      R => '0'
    );
\trunc_ln1049_2_reg_1393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_17,
      Q => trunc_ln1049_2_reg_1393(0),
      R => '0'
    );
\trunc_ln1049_2_reg_1393_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_16,
      Q => trunc_ln1049_2_reg_1393(1),
      R => '0'
    );
\trunc_ln1049_2_reg_1393_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_15,
      Q => trunc_ln1049_2_reg_1393(2),
      R => '0'
    );
\trunc_ln1049_2_reg_1393_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state55,
      D => mul_32s_32s_48_2_1_U14_n_14,
      Q => trunc_ln1049_2_reg_1393(3),
      R => '0'
    );
\trunc_ln1049_3_reg_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_49,
      Q => trunc_ln1049_3_reg_1346(0),
      R => '0'
    );
\trunc_ln1049_3_reg_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_48,
      Q => trunc_ln1049_3_reg_1346(1),
      R => '0'
    );
\trunc_ln1049_3_reg_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_47,
      Q => trunc_ln1049_3_reg_1346(2),
      R => '0'
    );
\trunc_ln1049_3_reg_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state32,
      D => mul_32s_32s_48_2_1_U11_n_46,
      Q => trunc_ln1049_3_reg_1346(3),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(0),
      Q => trunc_ln1049_4_reg_1430(0),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(1),
      Q => trunc_ln1049_4_reg_1430(1),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(2),
      Q => trunc_ln1049_4_reg_1430(2),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(3),
      Q => trunc_ln1049_4_reg_1430(3),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(4),
      Q => trunc_ln1049_4_reg_1430(4),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(5),
      Q => trunc_ln1049_4_reg_1430(5),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(6),
      Q => trunc_ln1049_4_reg_1430(6),
      R => '0'
    );
\trunc_ln1049_4_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state94,
      D => \dout_reg__0\(7),
      Q => trunc_ln1049_4_reg_1430(7),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(0),
      Q => trunc_ln1049_reg_1253(0),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(1),
      Q => trunc_ln1049_reg_1253(1),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(2),
      Q => trunc_ln1049_reg_1253(2),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(3),
      Q => trunc_ln1049_reg_1253(3),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(4),
      Q => trunc_ln1049_reg_1253(4),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(5),
      Q => trunc_ln1049_reg_1253(5),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(6),
      Q => trunc_ln1049_reg_1253(6),
      R => '0'
    );
\trunc_ln1049_reg_1253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_V_12_reg_12410,
      D => \dout_reg__0_0\(7),
      Q => trunc_ln1049_reg_1253(7),
      R => '0'
    );
\trunc_ln19_reg_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => control(0),
      Q => trunc_ln19_reg_1122,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity guitar_effects_design_guitar_effects_0_21 is
  port (
    s_axi_control_r_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_AWVALID : in STD_LOGIC;
    s_axi_control_r_AWREADY : out STD_LOGIC;
    s_axi_control_r_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_r_WVALID : in STD_LOGIC;
    s_axi_control_r_WREADY : out STD_LOGIC;
    s_axi_control_r_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_BVALID : out STD_LOGIC;
    s_axi_control_r_BREADY : in STD_LOGIC;
    s_axi_control_r_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_r_ARVALID : in STD_LOGIC;
    s_axi_control_r_ARREADY : out STD_LOGIC;
    s_axi_control_r_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_r_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_r_RVALID : out STD_LOGIC;
    s_axi_control_r_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    INPUT_r_TVALID : in STD_LOGIC;
    INPUT_r_TREADY : out STD_LOGIC;
    INPUT_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    INPUT_r_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    INPUT_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    INPUT_r_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    INPUT_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    INPUT_r_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    OUTPUT_r_TVALID : out STD_LOGIC;
    OUTPUT_r_TREADY : in STD_LOGIC;
    OUTPUT_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OUTPUT_r_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    OUTPUT_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    OUTPUT_r_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    OUTPUT_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    OUTPUT_r_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of guitar_effects_design_guitar_effects_0_21 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of guitar_effects_design_guitar_effects_0_21 : entity is "guitar_effects_design_guitar_effects_0_21,guitar_effects,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of guitar_effects_design_guitar_effects_0_21 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of guitar_effects_design_guitar_effects_0_21 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of guitar_effects_design_guitar_effects_0_21 : entity is "guitar_effects,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of guitar_effects_design_guitar_effects_0_21 : entity is "yes";
end guitar_effects_design_guitar_effects_0_21;

architecture STRUCTURE of guitar_effects_design_guitar_effects_0_21 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_r_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_r_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_R_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state31 : string;
  attribute ap_ST_fsm_state31 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state32 : string;
  attribute ap_ST_fsm_state32 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state33 : string;
  attribute ap_ST_fsm_state33 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state34 : string;
  attribute ap_ST_fsm_state34 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_state35 : string;
  attribute ap_ST_fsm_state35 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state36 : string;
  attribute ap_ST_fsm_state36 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state37 : string;
  attribute ap_ST_fsm_state37 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state38 : string;
  attribute ap_ST_fsm_state38 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state39 : string;
  attribute ap_ST_fsm_state39 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_state40 : string;
  attribute ap_ST_fsm_state40 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state41 : string;
  attribute ap_ST_fsm_state41 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state42 : string;
  attribute ap_ST_fsm_state42 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state43 : string;
  attribute ap_ST_fsm_state43 of inst : label is "98'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "98'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state45 : string;
  attribute ap_ST_fsm_state45 of inst : label is "98'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state46 : string;
  attribute ap_ST_fsm_state46 of inst : label is "98'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "98'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "98'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "98'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "98'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "98'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state52 : string;
  attribute ap_ST_fsm_state52 of inst : label is "98'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state53 : string;
  attribute ap_ST_fsm_state53 of inst : label is "98'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "98'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "98'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "98'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "98'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "98'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state59 : string;
  attribute ap_ST_fsm_state59 of inst : label is "98'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_state60 : string;
  attribute ap_ST_fsm_state60 of inst : label is "98'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state61 : string;
  attribute ap_ST_fsm_state61 of inst : label is "98'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state62 : string;
  attribute ap_ST_fsm_state62 of inst : label is "98'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state63 : string;
  attribute ap_ST_fsm_state63 of inst : label is "98'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state64 : string;
  attribute ap_ST_fsm_state64 of inst : label is "98'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state65 : string;
  attribute ap_ST_fsm_state65 of inst : label is "98'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state66 : string;
  attribute ap_ST_fsm_state66 of inst : label is "98'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "98'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state68 : string;
  attribute ap_ST_fsm_state68 of inst : label is "98'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state69 : string;
  attribute ap_ST_fsm_state69 of inst : label is "98'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_state70 : string;
  attribute ap_ST_fsm_state70 of inst : label is "98'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state71 : string;
  attribute ap_ST_fsm_state71 of inst : label is "98'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state72 : string;
  attribute ap_ST_fsm_state72 of inst : label is "98'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state73 : string;
  attribute ap_ST_fsm_state73 of inst : label is "98'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state74 : string;
  attribute ap_ST_fsm_state74 of inst : label is "98'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state75 : string;
  attribute ap_ST_fsm_state75 of inst : label is "98'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "98'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "98'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "98'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "98'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "98'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "98'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "98'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state83 : string;
  attribute ap_ST_fsm_state83 of inst : label is "98'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state84 : string;
  attribute ap_ST_fsm_state84 of inst : label is "98'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state85 : string;
  attribute ap_ST_fsm_state85 of inst : label is "98'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of inst : label is "98'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of inst : label is "98'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of inst : label is "98'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of inst : label is "98'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "98'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of inst : label is "98'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state91 : string;
  attribute ap_ST_fsm_state91 of inst : label is "98'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state92 : string;
  attribute ap_ST_fsm_state92 of inst : label is "98'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state93 : string;
  attribute ap_ST_fsm_state93 of inst : label is "98'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state94 : string;
  attribute ap_ST_fsm_state94 of inst : label is "98'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state95 : string;
  attribute ap_ST_fsm_state95 of inst : label is "98'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state96 : string;
  attribute ap_ST_fsm_state96 of inst : label is "98'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state97 : string;
  attribute ap_ST_fsm_state97 of inst : label is "98'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state98 : string;
  attribute ap_ST_fsm_state98 of inst : label is "98'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of INPUT_r_TREADY : signal is "xilinx.com:interface:axis:1.0 INPUT_r TREADY";
  attribute X_INTERFACE_INFO of INPUT_r_TVALID : signal is "xilinx.com:interface:axis:1.0 INPUT_r TVALID";
  attribute X_INTERFACE_INFO of OUTPUT_r_TREADY : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TREADY";
  attribute X_INTERFACE_INFO of OUTPUT_r_TVALID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control_r:INPUT_r:OUTPUT_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_r_RREADY : signal is "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_r_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_r_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_r_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID";
  attribute X_INTERFACE_INFO of INPUT_r_TDATA : signal is "xilinx.com:interface:axis:1.0 INPUT_r TDATA";
  attribute X_INTERFACE_INFO of INPUT_r_TDEST : signal is "xilinx.com:interface:axis:1.0 INPUT_r TDEST";
  attribute X_INTERFACE_INFO of INPUT_r_TID : signal is "xilinx.com:interface:axis:1.0 INPUT_r TID";
  attribute X_INTERFACE_PARAMETER of INPUT_r_TID : signal is "XIL_INTERFACENAME INPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of INPUT_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 INPUT_r TKEEP";
  attribute X_INTERFACE_INFO of INPUT_r_TLAST : signal is "xilinx.com:interface:axis:1.0 INPUT_r TLAST";
  attribute X_INTERFACE_INFO of INPUT_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 INPUT_r TSTRB";
  attribute X_INTERFACE_INFO of INPUT_r_TUSER : signal is "xilinx.com:interface:axis:1.0 INPUT_r TUSER";
  attribute X_INTERFACE_INFO of OUTPUT_r_TDATA : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TDATA";
  attribute X_INTERFACE_INFO of OUTPUT_r_TDEST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TDEST";
  attribute X_INTERFACE_INFO of OUTPUT_r_TID : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TID";
  attribute X_INTERFACE_PARAMETER of OUTPUT_r_TID : signal is "XIL_INTERFACENAME OUTPUT_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN guitar_effects_design_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of OUTPUT_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TKEEP";
  attribute X_INTERFACE_INFO of OUTPUT_r_TLAST : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TLAST";
  attribute X_INTERFACE_INFO of OUTPUT_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TSTRB";
  attribute X_INTERFACE_INFO of OUTPUT_r_TUSER : signal is "xilinx.com:interface:axis:1.0 OUTPUT_r TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_r_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_r_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_r_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_r_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB";
begin
  s_axi_control_r_BRESP(1) <= \<const0>\;
  s_axi_control_r_BRESP(0) <= \<const0>\;
  s_axi_control_r_RRESP(1) <= \<const0>\;
  s_axi_control_r_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.guitar_effects_design_guitar_effects_0_21_guitar_effects
     port map (
      INPUT_r_TDATA(31 downto 0) => INPUT_r_TDATA(31 downto 0),
      INPUT_r_TDEST(5 downto 0) => INPUT_r_TDEST(5 downto 0),
      INPUT_r_TID(4 downto 0) => INPUT_r_TID(4 downto 0),
      INPUT_r_TKEEP(3 downto 0) => INPUT_r_TKEEP(3 downto 0),
      INPUT_r_TLAST(0) => INPUT_r_TLAST(0),
      INPUT_r_TREADY => INPUT_r_TREADY,
      INPUT_r_TSTRB(3 downto 0) => INPUT_r_TSTRB(3 downto 0),
      INPUT_r_TUSER(1 downto 0) => INPUT_r_TUSER(1 downto 0),
      INPUT_r_TVALID => INPUT_r_TVALID,
      OUTPUT_r_TDATA(31 downto 0) => OUTPUT_r_TDATA(31 downto 0),
      OUTPUT_r_TDEST(5 downto 0) => OUTPUT_r_TDEST(5 downto 0),
      OUTPUT_r_TID(4 downto 0) => OUTPUT_r_TID(4 downto 0),
      OUTPUT_r_TKEEP(3 downto 0) => OUTPUT_r_TKEEP(3 downto 0),
      OUTPUT_r_TLAST(0) => OUTPUT_r_TLAST(0),
      OUTPUT_r_TREADY => OUTPUT_r_TREADY,
      OUTPUT_r_TSTRB(3 downto 0) => OUTPUT_r_TSTRB(3 downto 0),
      OUTPUT_r_TUSER(1 downto 0) => OUTPUT_r_TUSER(1 downto 0),
      OUTPUT_r_TVALID => OUTPUT_r_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      s_axi_control_r_ARADDR(6 downto 0) => s_axi_control_r_ARADDR(6 downto 0),
      s_axi_control_r_ARREADY => s_axi_control_r_ARREADY,
      s_axi_control_r_ARVALID => s_axi_control_r_ARVALID,
      s_axi_control_r_AWADDR(6 downto 0) => s_axi_control_r_AWADDR(6 downto 0),
      s_axi_control_r_AWREADY => s_axi_control_r_AWREADY,
      s_axi_control_r_AWVALID => s_axi_control_r_AWVALID,
      s_axi_control_r_BREADY => s_axi_control_r_BREADY,
      s_axi_control_r_BRESP(1 downto 0) => NLW_inst_s_axi_control_r_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_BVALID => s_axi_control_r_BVALID,
      s_axi_control_r_RDATA(31 downto 0) => s_axi_control_r_RDATA(31 downto 0),
      s_axi_control_r_RREADY => s_axi_control_r_RREADY,
      s_axi_control_r_RRESP(1 downto 0) => NLW_inst_s_axi_control_r_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_r_RVALID => s_axi_control_r_RVALID,
      s_axi_control_r_WDATA(31 downto 0) => s_axi_control_r_WDATA(31 downto 0),
      s_axi_control_r_WREADY => s_axi_control_r_WREADY,
      s_axi_control_r_WSTRB(3 downto 0) => s_axi_control_r_WSTRB(3 downto 0),
      s_axi_control_r_WVALID => s_axi_control_r_WVALID
    );
end STRUCTURE;
