Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc7a100t-CSG324-1

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/lab003/build/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/opt/lab003/build/gateware/top.v" Line 2291: Port JTAGBUSY is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 67: Using initial value of basesoc_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 85: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 104: Using initial value of basesoc_wishbone2csr_err since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 110: Using initial value of uartwishbonebridge_storage since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 138: Using initial value of uartwishbonebridge_cti since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 139: Using initial value of uartwishbonebridge_bte since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 308: Using initial value of adxl362_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 323: Using initial value of display_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 336: Using initial value of display_enable since it is never assigned
WARNING:HDLCompiler:872 - "/opt/lab003/build/gateware/top.v" Line 426: Using initial value of probeSPI_start_w since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 672: Assignment to basesoc_reset ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 688: Assignment to uartwishbonebridge_rx_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 689: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 710: Assignment to uartwishbonebridge_tx_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 822: Assignment to adxl362_spimastercore_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 823: Assignment to adxl362_spimastercore_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 836: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 916: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 919: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 922: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 925: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 928: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 931: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 992: Assignment to probeSPI_spimastercore_config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 993: Assignment to probeSPI_spimastercore_xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 1006: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1088: Assignment to uartwishbonebridge_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1089: Assignment to request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1101: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1102: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1105: Assignment to basesoc_wishbone2csr_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1108: Assignment to basesoc_wishbone2csr_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1109: Assignment to basesoc_wishbone2csr_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1134: Assignment to csrbank0_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1135: Assignment to csrbank0_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1136: Assignment to csrbank0_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1137: Assignment to csrbank0_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1140: Assignment to csrbank0_miso_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1141: Assignment to csrbank0_miso_data_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1152: Assignment to csrbank1_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1153: Assignment to csrbank1_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1156: Assignment to basesoc_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1160: Assignment to csrbank2_bus_errors_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1161: Assignment to csrbank2_bus_errors_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1162: Assignment to basesoc_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1170: Assignment to display_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1177: Assignment to csrbank4_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1178: Assignment to csrbank4_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1179: Assignment to csrbank4_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1180: Assignment to csrbank4_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1202: Assignment to gpioout0_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1204: Assignment to gpioout1_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1206: Assignment to gpioout2_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1208: Assignment to gpioout3_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1210: Assignment to gpioout4_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1224: Assignment to csrbank7_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1225: Assignment to csrbank7_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1226: Assignment to csrbank7_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1227: Assignment to csrbank7_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1230: Assignment to csrbank7_miso_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1231: Assignment to csrbank7_miso_data_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1292: Assignment to csrbank10_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1293: Assignment to csrbank10_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1296: Assignment to csrbank11_temperature_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1297: Assignment to csrbank11_temperature_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1298: Assignment to csrbank11_vccint_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1299: Assignment to csrbank11_vccint_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1300: Assignment to csrbank11_vccaux_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1301: Assignment to csrbank11_vccaux_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1302: Assignment to csrbank11_vccbram_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1303: Assignment to csrbank11_vccbram_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1333: Assignment to sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1346: Assignment to sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 1414: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1414: Assignment to xilinxmultiregimpl1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 1416: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1416: Assignment to xilinxmultiregimpl2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 1434: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/opt/lab003/build/gateware/top.v" Line 1556: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 1422: Assignment to adxl362_config_re ignored, since the identifier is never used

Elaborating module <DNA_PORT>.

Elaborating module <XADC(INIT_40=16'b1001000000000000,INIT_41=14'b10111011110000,INIT_42=11'b10000000000,INIT_48=15'b100011100000001,INIT_49=4'b1111,INIT_4A=15'b100011100000000,INIT_4B=1'b0,INIT_4C=1'b0,INIT_4D=1'b0,INIT_4E=1'b0,INIT_4F=1'b0,INIT_50=16'b1011010111101101,INIT_51=15'b101100110011001,INIT_52=16'b1010000101000111,INIT_53=16'b1101110111011101,INIT_54=16'b1010100100111010,INIT_55=15'b101000100010001,INIT_56=16'b1001000111101011,INIT_57=16'b1010111001001110,INIT_58=15'b101100110011001,INIT_5C=15'b101000100010001)>.
WARNING:HDLCompiler:189 - "/opt/lab003/build/gateware/top.v" Line 2319: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/opt/lab003/build/gateware/top.v" Line 2322: Size mismatch in connection of port <VAUXN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/opt/lab003/build/gateware/top.v" Line 2323: Size mismatch in connection of port <VAUXP>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2326: Assignment to xadc_alarm ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2327: Assignment to xadc_busy ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/opt/lab003/build/gateware/top.v" Line 2328: Size mismatch in connection of port <CHANNEL>. Formal port size is 5-bit while actual signal size is 7-bit.
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2332: Assignment to xadc_eos ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2333: Assignment to xadc_ot ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2337: Assignment to adxl362_spimastercore_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2340: Assignment to adxl362_spimastercore_clk_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2346: Assignment to probeSPI_spimastercore_cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/lab003/build/gateware/top.v" Line 2349: Assignment to probeSPI_spimastercore_clk_t_i ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/opt/lab003/build/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
WARNING:Xst:647 - Input <LCD_Parallel0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LCD_CS0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LCD_RS0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LCD_RD0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <LCD_WR0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_1>, simulation mismatch.
    Found 44x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 32-bit register for signal <basesoc_bus_errors>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 32-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_wishbone2csr_dat_r>.
    Found 1-bit register for signal <basesoc_wishbone2csr_ack>.
    Found 2-bit register for signal <basesoc_wishbone2csr_counter>.
    Found 3-bit register for signal <uartwishbonebridge_byte_counter>.
    Found 3-bit register for signal <uartwishbonebridge_word_counter>.
    Found 8-bit register for signal <uartwishbonebridge_cmd>.
    Found 8-bit register for signal <uartwishbonebridge_length>.
    Found 32-bit register for signal <uartwishbonebridge_address>.
    Found 32-bit register for signal <uartwishbonebridge_data>.
    Found 1-bit register for signal <uartwishbonebridge_tx_ready>.
    Found 8-bit register for signal <uartwishbonebridge_tx_tx_reg>.
    Found 4-bit register for signal <uartwishbonebridge_tx_tx_bitcount>.
    Found 1-bit register for signal <uartwishbonebridge_tx_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <uartwishbonebridge_tx_phase_accumulator_tx>.
    Found 1-bit register for signal <uartwishbonebridge_tx_uart_clk_txen>.
    Found 1-bit register for signal <uartwishbonebridge_rx_valid>.
    Found 1-bit register for signal <uartwishbonebridge_rx_rx_r>.
    Found 1-bit register for signal <uartwishbonebridge_rx_rx_busy>.
    Found 4-bit register for signal <uartwishbonebridge_rx_rx_bitcount>.
    Found 8-bit register for signal <uartwishbonebridge_rx_payload_data>.
    Found 8-bit register for signal <uartwishbonebridge_rx_rx_reg>.
    Found 32-bit register for signal <uartwishbonebridge_rx_phase_accumulator_rx>.
    Found 1-bit register for signal <uartwishbonebridge_rx_uart_clk_rxen>.
    Found 3-bit register for signal <uartwishbonebridge_state>.
    Found 24-bit register for signal <uartwishbonebridge_count>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 12-bit register for signal <xadc_temperature_status>.
    Found 12-bit register for signal <xadc_vccint_status>.
    Found 12-bit register for signal <xadc_vccaux_status>.
    Found 12-bit register for signal <xadc_vccbram_status>.
    Found 32-bit register for signal <r_count>.
    Found 1-bit register for signal <user_rgb_led0_r>.
    Found 32-bit register for signal <g_count>.
    Found 1-bit register for signal <user_rgb_led0_g>.
    Found 32-bit register for signal <b_count>.
    Found 1-bit register for signal <user_rgb_led0_b>.
    Found 32-bit register for signal <adxl362_spimastercore1>.
    Found 16-bit register for signal <adxl362_spimastercore0>.
    Found 6-bit register for signal <adxl362_spimastercore_spimachine_n_write>.
    Found 6-bit register for signal <adxl362_spimastercore_spimachine_n_read>.
    Found 32-bit register for signal <adxl362_spimastercore_spimachine_data>.
    Found 1-bit register for signal <adxl362_spimastercore_pending1>.
    Found 32-bit register for signal <adxl362_spimastercore2>.
    Found 1-bit register for signal <adxl362_spimastercore_active>.
    Found 1-bit register for signal <adxl362_spimastercore_pending0>.
    Found 1-bit register for signal <adxl362_spimastercore_spimachine_write0>.
    Found 1-bit register for signal <adxl362_spimastercore_spimachine_spiclockgen_bias1>.
    Found 8-bit register for signal <adxl362_spimastercore_spimachine_spiclockgen>.
    Found 1-bit register for signal <adxl362_spimastercore_spimachine_spiclockgen_clk>.
    Found 2-bit register for signal <spimaster0_state>.
    Found 5-bit register for signal <display_values0>.
    Found 5-bit register for signal <display_values1>.
    Found 5-bit register for signal <display_values2>.
    Found 5-bit register for signal <display_values3>.
    Found 5-bit register for signal <display_values4>.
    Found 5-bit register for signal <display_values5>.
    Found 6-bit register for signal <display_cs2>.
    Found 17-bit register for signal <display_counter>.
    Found 32-bit register for signal <probe_PWM_count>.
    Found 1-bit register for signal <out_probe0>.
    Found 32-bit register for signal <probeSPI_spimastercore1>.
    Found 16-bit register for signal <probeSPI_spimastercore0>.
    Found 6-bit register for signal <probeSPI_spimastercore_spimachine_n_write>.
    Found 6-bit register for signal <probeSPI_spimastercore_spimachine_n_read>.
    Found 32-bit register for signal <probeSPI_spimastercore_spimachine_data>.
    Found 1-bit register for signal <probeSPI_spimastercore_pending1>.
    Found 32-bit register for signal <probeSPI_spimastercore2>.
    Found 1-bit register for signal <probeSPI_spimastercore_active>.
    Found 1-bit register for signal <probeSPI_spimastercore_pending0>.
    Found 1-bit register for signal <probeSPI_spimastercore_spimachine_write0>.
    Found 1-bit register for signal <probeSPI_spimastercore_spimachine_spiclockgen_bias1>.
    Found 8-bit register for signal <probeSPI_spimastercore_spimachine_spiclockgen>.
    Found 1-bit register for signal <probeSPI_spimastercore_spimachine_spiclockgen_clk>.
    Found 2-bit register for signal <spimaster1_state>.
    Found 2-bit register for signal <slave_sel_r>.
    Found 17-bit register for signal <count>.
    Found 32-bit register for signal <interface0_bank_bus_dat_r>.
    Found 32-bit register for signal <adxl362_config_storage_full>.
    Found 32-bit register for signal <adxl362_xfer_storage_full>.
    Found 32-bit register for signal <adxl362_mosi_data_storage_full>.
    Found 32-bit register for signal <interface1_bank_bus_dat_r>.
    Found 32-bit register for signal <interface2_bank_bus_dat_r>.
    Found 32-bit register for signal <basesoc_storage_full>.
    Found 32-bit register for signal <interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <display_sel_storage_full>.
    Found 4-bit register for signal <display_value_storage_full>.
    Found 32-bit register for signal <interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <sel_r>.
    Found 32-bit register for signal <interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <gpioout0_storage_full>.
    Found 1-bit register for signal <gpioout1_storage_full>.
    Found 1-bit register for signal <gpioout2_storage_full>.
    Found 1-bit register for signal <gpioout3_storage_full>.
    Found 1-bit register for signal <gpioout4_storage_full>.
    Found 32-bit register for signal <interface6_bank_bus_dat_r>.
    Found 16-bit register for signal <leds_storage_full>.
    Found 32-bit register for signal <interface7_bank_bus_dat_r>.
    Found 32-bit register for signal <probeSPI_config_storage_full>.
    Found 32-bit register for signal <probeSPI_xfer_storage_full>.
    Found 32-bit register for signal <probeSPI_mosi_data_storage_full>.
    Found 32-bit register for signal <interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <probe_PWM_enable_storage_full>.
    Found 32-bit register for signal <probe_PWM_width_storage_full>.
    Found 32-bit register for signal <probe_PWM_period_storage_full>.
    Found 32-bit register for signal <interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <r_enable_storage_full>.
    Found 32-bit register for signal <r_width_storage_full>.
    Found 32-bit register for signal <r_period_storage_full>.
    Found 1-bit register for signal <g_enable_storage_full>.
    Found 32-bit register for signal <g_width_storage_full>.
    Found 32-bit register for signal <g_period_storage_full>.
    Found 1-bit register for signal <b_enable_storage_full>.
    Found 32-bit register for signal <b_width_storage_full>.
    Found 32-bit register for signal <b_period_storage_full>.
    Found 32-bit register for signal <interface10_bank_bus_dat_r>.
    Found 32-bit register for signal <interface11_bank_bus_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 10-bit register for signal <memadr>.
    Found 6-bit register for signal <memadr_1>.
    Found 1-bit register for signal <int_rst>.
    Found finite state machine <FSM_0> for signal <uartwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 31                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <spimaster0_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <spimaster1_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <uartwishbonebridge_length[7]_GND_1_o_sub_35_OUT> created at line 789.
    Found 24-bit subtractor for signal <uartwishbonebridge_count[23]_GND_1_o_sub_392_OUT> created at line 1548.
    Found 8-bit subtractor for signal <adxl362_spimastercore_spimachine_spiclockgen[7]_GND_1_o_sub_434_OUT> created at line 1640.
    Found 6-bit subtractor for signal <adxl362_spimastercore_spimachine_n_write[5]_GND_1_o_sub_440_OUT> created at line 1667.
    Found 6-bit subtractor for signal <adxl362_spimastercore_spimachine_n_read[5]_GND_1_o_sub_441_OUT> created at line 1670.
    Found 17-bit subtractor for signal <display_counter[16]_GND_1_o_sub_468_OUT> created at line 1710.
    Found 8-bit subtractor for signal <probeSPI_spimastercore_spimachine_spiclockgen[7]_GND_1_o_sub_481_OUT> created at line 1749.
    Found 6-bit subtractor for signal <probeSPI_spimastercore_spimachine_n_write[5]_GND_1_o_sub_487_OUT> created at line 1776.
    Found 6-bit subtractor for signal <probeSPI_spimastercore_spimachine_n_read[5]_GND_1_o_sub_488_OUT> created at line 1779.
    Found 17-bit subtractor for signal <count[16]_GND_1_o_sub_495_OUT> created at line 1789.
    Found 32-bit adder for signal <n1154> created at line 689.
    Found 32-bit adder for signal <basesoc_bus_errors[31]_GND_1_o_add_341_OUT> created at line 1425.
    Found 2-bit adder for signal <basesoc_wishbone2csr_counter[1]_GND_1_o_add_348_OUT> created at line 1446.
    Found 3-bit adder for signal <uartwishbonebridge_byte_counter[2]_GND_1_o_add_351_OUT> created at line 1456.
    Found 3-bit adder for signal <uartwishbonebridge_word_counter[2]_GND_1_o_add_354_OUT> created at line 1463.
    Found 4-bit adder for signal <uartwishbonebridge_tx_tx_bitcount[3]_GND_1_o_add_362_OUT> created at line 1490.
    Found 33-bit adder for signal <n1734> created at line 1506.
    Found 4-bit adder for signal <uartwishbonebridge_rx_rx_bitcount[3]_GND_1_o_add_374_OUT> created at line 1519.
    Found 33-bit adder for signal <n1738> created at line 1538.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_395_OUT> created at line 1554.
    Found 32-bit adder for signal <r_count[31]_GND_1_o_add_412_OUT> created at line 1575.
    Found 32-bit adder for signal <g_count[31]_GND_1_o_add_417_OUT> created at line 1589.
    Found 32-bit adder for signal <b_count[31]_GND_1_o_add_422_OUT> created at line 1603.
    Found 32-bit adder for signal <probe_PWM_count[31]_GND_1_o_add_469_OUT> created at line 1712.
    Found 32-bit 8-to-1 multiplexer for signal <interface0_bank_bus_adr[2]_GND_1_o_wide_mux_497_OUT> created at line 1796.
    Found 32-bit 4-to-1 multiplexer for signal <interface2_bank_bus_adr[1]_GND_1_o_wide_mux_504_OUT> created at line 1842.
    Found 32-bit 3-to-1 multiplexer for signal <interface3_bank_bus_adr[1]_GND_1_o_wide_mux_507_OUT> created at line 1860.
    Found 32-bit 7-to-1 multiplexer for signal <interface5_bank_bus_adr[2]_GND_1_o_wide_mux_513_OUT> created at line 1894.
    Found 32-bit 8-to-1 multiplexer for signal <interface7_bank_bus_adr[2]_GND_1_o_wide_mux_519_OUT> created at line 1946.
    Found 32-bit 4-to-1 multiplexer for signal <interface8_bank_bus_adr[1]_GND_1_o_wide_mux_524_OUT> created at line 1984.
    Found 32-bit 12-to-1 multiplexer for signal <interface9_bank_bus_adr[3]_GND_1_o_wide_mux_528_OUT> created at line 2010.
    Found 32-bit 4-to-1 multiplexer for signal <interface11_bank_bus_adr[1]_GND_1_o_wide_mux_538_OUT> created at line 2086.
    Found 8-bit 4-to-1 multiplexer for signal <_n2067> created at line 114.
    Found 1-bit tristate buffer for signal <adxl362_spi_cs_n> created at line 2336
    Found 1-bit tristate buffer for signal <adxl362_spi_clk> created at line 2339
    Found 1-bit tristate buffer for signal <adxl362_spi_mosi> created at line 2342
    Found 1-bit tristate buffer for signal <SPIprueba_cs_n> created at line 2345
    Found 1-bit tristate buffer for signal <SPIprueba_clk> created at line 2348
    Found 1-bit tristate buffer for signal <SPIprueba_mosi> created at line 2351
    Found 8-bit comparator equal for signal <GND_1_o_uartwishbonebridge_length[7]_equal_36_o> created at line 789
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_395_o> created at line 1553
    Found 32-bit comparator greater for signal <r_count[31]_r_width[31]_LessThan_414_o> created at line 1577
    Found 32-bit comparator equal for signal <r_count[31]_r_period[31]_equal_415_o> created at line 1582
    Found 32-bit comparator greater for signal <g_count[31]_g_width[31]_LessThan_419_o> created at line 1591
    Found 32-bit comparator equal for signal <g_count[31]_g_period[31]_equal_420_o> created at line 1596
    Found 32-bit comparator greater for signal <b_count[31]_b_width[31]_LessThan_424_o> created at line 1605
    Found 32-bit comparator equal for signal <b_count[31]_b_period[31]_equal_425_o> created at line 1610
    Found 32-bit comparator greater for signal <probe_PWM_count[31]_probe_PWM_width[31]_LessThan_471_o> created at line 1714
    Found 32-bit comparator equal for signal <probe_PWM_count[31]_probe_PWM_period[31]_equal_472_o> created at line 1719
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_751_o> created at line 2286
    Summary:
	inferred   2 RAM(s).
	inferred  24 Adder/Subtractor(s).
	inferred 1887 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 275 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit dual-port RAM                             : 1
 44x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 24
 17-bit subtractor                                     : 2
 2-bit adder                                           : 1
 24-bit subtractor                                     : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 6
 33-bit adder                                          : 2
 4-bit adder                                           : 2
 6-bit subtractor                                      : 4
 7-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Registers                                            : 129
 1-bit register                                        : 39
 10-bit register                                       : 1
 12-bit register                                       : 4
 14-bit register                                       : 1
 16-bit register                                       : 5
 17-bit register                                       : 2
 2-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 44
 4-bit register                                        : 4
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 6
 7-bit register                                        : 1
 8-bit register                                        : 8
# Comparators                                          : 11
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 4
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 275
 1-bit 2-to-1 multiplexer                              : 213
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 31
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3
# Xors                                                 : 6
 1-bit xor2                                            : 4
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <display_counter>: 1 register on signal <display_counter>.
The following registers are absorbed into counter <basesoc_bus_errors>: 1 register on signal <basesoc_bus_errors>.
The following registers are absorbed into counter <basesoc_wishbone2csr_counter>: 1 register on signal <basesoc_wishbone2csr_counter>.
The following registers are absorbed into counter <uartwishbonebridge_byte_counter>: 1 register on signal <uartwishbonebridge_byte_counter>.
The following registers are absorbed into counter <uartwishbonebridge_tx_tx_bitcount>: 1 register on signal <uartwishbonebridge_tx_tx_bitcount>.
The following registers are absorbed into counter <uartwishbonebridge_word_counter>: 1 register on signal <uartwishbonebridge_word_counter>.
The following registers are absorbed into counter <uartwishbonebridge_rx_rx_bitcount>: 1 register on signal <uartwishbonebridge_rx_rx_bitcount>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <adxl362_spimastercore_spimachine_spiclockgen>: 1 register on signal <adxl362_spimastercore_spimachine_spiclockgen>.
The following registers are absorbed into counter <probeSPI_spimastercore_spimachine_spiclockgen>: 1 register on signal <probeSPI_spimastercore_spimachine_spiclockgen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <uartwishbonebridge_count>: 1 register on signal <uartwishbonebridge_count>.
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 44-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <basesoc_sram_we<3>> | high     |
    |     addrA          | connected to signal <n1154<9:0>>    |          |
    |     diA            | connected to signal <uartwishbonebridge_data> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <uartwishbonebridge_address_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_address_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_address_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values4_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values2_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values3_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <display_values5_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x32-bit single-port block RAM                     : 1
 44x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 12
 29-bit adder                                          : 1
 32-bit adder                                          : 4
 33-bit adder                                          : 2
 6-bit subtractor                                      : 4
 8-bit subtractor                                      : 1
# Counters                                             : 12
 17-bit down counter                                   : 2
 2-bit up counter                                      : 1
 24-bit down counter                                   : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Registers                                            : 1736
 Flip-Flops                                            : 1736
# Comparators                                          : 11
 32-bit comparator equal                               : 4
 32-bit comparator greater                             : 4
 7-bit comparator greater                              : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 281
 1-bit 2-to-1 multiplexer                              : 229
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 31
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 6
 1-bit xor2                                            : 4
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <spimaster0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <spimaster1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <uartwishbonebridge_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 100
 100   | 101
 110   | 110
-------------------
WARNING:Xst:1293 - FF/Latch <interface5_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface5_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface11_bank_bus_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface1_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface10_bank_bus_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface6_bank_bus_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uartwishbonebridge_tx_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <uartwishbonebridge_rx_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <adxl362_spimastercore0_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <probeSPI_spimastercore0_15> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...
WARNING:Xst:1293 - FF/Latch <adxl362_spimastercore_spimachine_spiclockgen_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <probeSPI_spimastercore_spimachine_spiclockgen_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 4.
INFO:Xst:2261 - The FF/Latch <adxl362_spimastercore_pending0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adxl362_spimastercore_pending1_BRB1> 
INFO:Xst:2261 - The FF/Latch <probeSPI_spimastercore_pending0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <probeSPI_spimastercore_pending1_BRB1> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <interface2_bank_bus_dat_r_31_BRB1> 
INFO:Xst:2261 - The FF/Latch <memadr_1_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <interface2_bank_bus_dat_r_31_BRB2> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following 37 FFs/Latches, which will be removed : <interface10_bank_bus_dat_r_12_BRB2> <interface10_bank_bus_dat_r_13_BRB2> <interface10_bank_bus_dat_r_14_BRB2> <interface10_bank_bus_dat_r_15_BRB2> <interface6_bank_bus_dat_r_7_BRB2> <interface6_bank_bus_dat_r_8_BRB2> <interface6_bank_bus_dat_r_9_BRB2> <interface6_bank_bus_dat_r_10_BRB2> <interface6_bank_bus_dat_r_11_BRB2> <interface6_bank_bus_dat_r_12_BRB2> <interface6_bank_bus_dat_r_13_BRB2> <interface6_bank_bus_dat_r_14_BRB2> <interface6_bank_bus_dat_r_15_BRB2> <interface4_bank_bus_dat_r_7_BRB1> <interface4_bank_bus_dat_r_8_BRB1> <interface4_bank_bus_dat_r_9_BRB1> <interface4_bank_bus_dat_r_10_BRB1> <interface4_bank_bus_dat_r_11_BRB1> <interface8_bank_bus_dat_r_8_BRB2> <interface8_bank_bus_dat_r_9_BRB2> <interface8_bank_bus_dat_r_10_BRB2> <interface8_bank_bus_dat_r_11_BRB2> <interface8_bank_bus_dat_r_12_BRB2> <interface8_bank_bus_dat_r_13_BRB2> <interface8_bank_bus_dat_r_14_BRB2>
   <interface8_bank_bus_dat_r_15_BRB2> <interface7_bank_bus_dat_r_7_BRB2> <interface7_bank_bus_dat_r_8_BRB2> <interface7_bank_bus_dat_r_9_BRB2> <interface7_bank_bus_dat_r_10_BRB2> <interface7_bank_bus_dat_r_11_BRB2> <interface7_bank_bus_dat_r_12_BRB2> <interface7_bank_bus_dat_r_13_BRB2> <interface7_bank_bus_dat_r_14_BRB2> <interface7_bank_bus_dat_r_15_BRB2> <interface2_bank_bus_dat_r_29_BRB1> <interface2_bank_bus_dat_r_30_BRB1> 
INFO:Xst:2261 - The FF/Latch <memadr_1_1> in Unit <top> is equivalent to the following 19 FFs/Latches, which will be removed : <interface8_bank_bus_dat_r_8_BRB1> <interface8_bank_bus_dat_r_9_BRB1> <interface8_bank_bus_dat_r_10_BRB1> <interface8_bank_bus_dat_r_11_BRB1> <interface8_bank_bus_dat_r_12_BRB1> <interface8_bank_bus_dat_r_13_BRB1> <interface8_bank_bus_dat_r_14_BRB1> <interface8_bank_bus_dat_r_15_BRB1> <interface7_bank_bus_dat_r_7_BRB1> <interface7_bank_bus_dat_r_8_BRB1> <interface7_bank_bus_dat_r_9_BRB1> <interface7_bank_bus_dat_r_10_BRB1> <interface7_bank_bus_dat_r_11_BRB1> <interface7_bank_bus_dat_r_12_BRB1> <interface7_bank_bus_dat_r_13_BRB1> <interface7_bank_bus_dat_r_14_BRB1> <interface7_bank_bus_dat_r_15_BRB1> <interface2_bank_bus_dat_r_29_BRB2> <interface2_bank_bus_dat_r_30_BRB2> 
INFO:Xst:2261 - The FF/Latch <memadr_1_2> in Unit <top> is equivalent to the following 9 FFs/Latches, which will be removed : <interface7_bank_bus_dat_r_7_BRB4> <interface7_bank_bus_dat_r_8_BRB4> <interface7_bank_bus_dat_r_9_BRB4> <interface7_bank_bus_dat_r_10_BRB4> <interface7_bank_bus_dat_r_11_BRB4> <interface7_bank_bus_dat_r_12_BRB4> <interface7_bank_bus_dat_r_13_BRB4> <interface7_bank_bus_dat_r_14_BRB4> <interface7_bank_bus_dat_r_15_BRB4> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) uartwishbonebridge_cmd_3 uartwishbonebridge_cmd_2 uartwishbonebridge_cmd_7 uartwishbonebridge_cmd_6 uartwishbonebridge_cmd_5 uartwishbonebridge_cmd_4 has(ve) been forward balanced into : _n2075<7>1_FRB.
	Register(s) uartwishbonebridge_length_6 uartwishbonebridge_length_7 uartwishbonebridge_length_5 uartwishbonebridge_length_4 has(ve) been forward balanced into : GND_1_o_uartwishbonebridge_length[7]_equal_36_o81_FRB.
	Register(s) adxl362_spimastercore0_0 has(ve) been backward balanced into : adxl362_spimastercore0_0_BRB0 adxl362_spimastercore0_0_BRB1 adxl362_spimastercore0_0_BRB2.
	Register(s) adxl362_spimastercore_pending1 has(ve) been backward balanced into : adxl362_spimastercore_pending1_BRB0 adxl362_spimastercore_pending1_BRB2.
	Register(s) adxl362_spimastercore_spimachine_data_0 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_0_BRB0 adxl362_spimastercore_spimachine_data_0_BRB2 adxl362_spimastercore_spimachine_data_0_BRB3 adxl362_spimastercore_spimachine_data_0_BRB4 adxl362_spimastercore_spimachine_data_0_BRB6 adxl362_spimastercore_spimachine_data_0_BRB7 adxl362_spimastercore_spimachine_data_0_BRB9 .
	Register(s) adxl362_spimastercore_spimachine_data_1 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_1_BRB0 adxl362_spimastercore_spimachine_data_1_BRB2 adxl362_spimastercore_spimachine_data_1_BRB3 adxl362_spimastercore_spimachine_data_1_BRB4 adxl362_spimastercore_spimachine_data_1_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_10 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_10_BRB2 adxl362_spimastercore_spimachine_data_10_BRB3 adxl362_spimastercore_spimachine_data_10_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_11 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_11_BRB2 adxl362_spimastercore_spimachine_data_11_BRB3 adxl362_spimastercore_spimachine_data_11_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_12 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_12_BRB2 adxl362_spimastercore_spimachine_data_12_BRB3 adxl362_spimastercore_spimachine_data_12_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_13 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_13_BRB2 adxl362_spimastercore_spimachine_data_13_BRB3 adxl362_spimastercore_spimachine_data_13_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_14 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_14_BRB2 adxl362_spimastercore_spimachine_data_14_BRB3 adxl362_spimastercore_spimachine_data_14_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_15 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_15_BRB2 adxl362_spimastercore_spimachine_data_15_BRB3 adxl362_spimastercore_spimachine_data_15_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_16 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_16_BRB2 adxl362_spimastercore_spimachine_data_16_BRB3 adxl362_spimastercore_spimachine_data_16_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_17 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_17_BRB2 adxl362_spimastercore_spimachine_data_17_BRB3 adxl362_spimastercore_spimachine_data_17_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_18 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_18_BRB2 adxl362_spimastercore_spimachine_data_18_BRB3 adxl362_spimastercore_spimachine_data_18_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_19 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_19_BRB2 adxl362_spimastercore_spimachine_data_19_BRB3 adxl362_spimastercore_spimachine_data_19_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_2 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_2_BRB2 adxl362_spimastercore_spimachine_data_2_BRB3 adxl362_spimastercore_spimachine_data_2_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_20 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_20_BRB2 adxl362_spimastercore_spimachine_data_20_BRB3 adxl362_spimastercore_spimachine_data_20_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_21 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_21_BRB2 adxl362_spimastercore_spimachine_data_21_BRB3 adxl362_spimastercore_spimachine_data_21_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_22 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_22_BRB2 adxl362_spimastercore_spimachine_data_22_BRB3 adxl362_spimastercore_spimachine_data_22_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_23 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_23_BRB2 adxl362_spimastercore_spimachine_data_23_BRB3 adxl362_spimastercore_spimachine_data_23_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_24 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_24_BRB2 adxl362_spimastercore_spimachine_data_24_BRB3 adxl362_spimastercore_spimachine_data_24_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_25 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_25_BRB2 adxl362_spimastercore_spimachine_data_25_BRB3 adxl362_spimastercore_spimachine_data_25_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_26 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_26_BRB2 adxl362_spimastercore_spimachine_data_26_BRB3 adxl362_spimastercore_spimachine_data_26_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_27 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_27_BRB2 adxl362_spimastercore_spimachine_data_27_BRB3 adxl362_spimastercore_spimachine_data_27_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_28 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_28_BRB2 adxl362_spimastercore_spimachine_data_28_BRB3 adxl362_spimastercore_spimachine_data_28_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_29 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_29_BRB2 adxl362_spimastercore_spimachine_data_29_BRB3 adxl362_spimastercore_spimachine_data_29_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_3 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_3_BRB2 adxl362_spimastercore_spimachine_data_3_BRB3 adxl362_spimastercore_spimachine_data_3_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_30 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_30_BRB2 adxl362_spimastercore_spimachine_data_30_BRB3 adxl362_spimastercore_spimachine_data_30_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_31 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_31_BRB2 adxl362_spimastercore_spimachine_data_31_BRB3 adxl362_spimastercore_spimachine_data_31_BRB4 adxl362_spimastercore_spimachine_data_31_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_4 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_4_BRB2 adxl362_spimastercore_spimachine_data_4_BRB3 adxl362_spimastercore_spimachine_data_4_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_5 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_5_BRB2 adxl362_spimastercore_spimachine_data_5_BRB3 adxl362_spimastercore_spimachine_data_5_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_6 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_6_BRB2 adxl362_spimastercore_spimachine_data_6_BRB3 adxl362_spimastercore_spimachine_data_6_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_7 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_7_BRB2 adxl362_spimastercore_spimachine_data_7_BRB3 adxl362_spimastercore_spimachine_data_7_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_8 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_8_BRB2 adxl362_spimastercore_spimachine_data_8_BRB3 adxl362_spimastercore_spimachine_data_8_BRB5.
	Register(s) adxl362_spimastercore_spimachine_data_9 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_data_9_BRB2 adxl362_spimastercore_spimachine_data_9_BRB3 adxl362_spimastercore_spimachine_data_9_BRB5.
	Register(s) adxl362_spimastercore_spimachine_write0 has(ve) been backward balanced into : adxl362_spimastercore_spimachine_write0_BRB1 adxl362_spimastercore_spimachine_write0_BRB2 adxl362_spimastercore_spimachine_write0_BRB3 adxl362_spimastercore_spimachine_write0_BRB4 adxl362_spimastercore_spimachine_write0_BRB5 adxl362_spimastercore_spimachine_write0_BRB6 .
	Register(s) b_count_30 has(ve) been backward balanced into : b_count_30_BRB0 .
	Register(s) b_count_31 has(ve) been backward balanced into : b_count_31_BRB0 b_count_31_BRB1 b_count_31_BRB2.
	Register(s) b_enable_storage_full has(ve) been backward balanced into : b_enable_storage_full_BRB0 b_enable_storage_full_BRB1 .
	Register(s) basesoc_wishbone2csr_counter_0 has(ve) been backward balanced into : basesoc_wishbone2csr_counter_0_BRB0 basesoc_wishbone2csr_counter_0_BRB1 basesoc_wishbone2csr_counter_0_BRB2 basesoc_wishbone2csr_counter_0_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_10 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_10_BRB0 basesoc_wishbone2csr_dat_r_10_BRB1 basesoc_wishbone2csr_dat_r_10_BRB2 basesoc_wishbone2csr_dat_r_10_BRB3 basesoc_wishbone2csr_dat_r_10_BRB4 basesoc_wishbone2csr_dat_r_10_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_11 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_11_BRB0 basesoc_wishbone2csr_dat_r_11_BRB1 basesoc_wishbone2csr_dat_r_11_BRB2 basesoc_wishbone2csr_dat_r_11_BRB3 basesoc_wishbone2csr_dat_r_11_BRB4 basesoc_wishbone2csr_dat_r_11_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_12 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_12_BRB0 basesoc_wishbone2csr_dat_r_12_BRB1 basesoc_wishbone2csr_dat_r_12_BRB2 basesoc_wishbone2csr_dat_r_12_BRB3 basesoc_wishbone2csr_dat_r_12_BRB4 basesoc_wishbone2csr_dat_r_12_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_13 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_13_BRB0 basesoc_wishbone2csr_dat_r_13_BRB1 basesoc_wishbone2csr_dat_r_13_BRB2 basesoc_wishbone2csr_dat_r_13_BRB3 basesoc_wishbone2csr_dat_r_13_BRB4 basesoc_wishbone2csr_dat_r_13_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_14 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_14_BRB0 basesoc_wishbone2csr_dat_r_14_BRB1 basesoc_wishbone2csr_dat_r_14_BRB2 basesoc_wishbone2csr_dat_r_14_BRB3 basesoc_wishbone2csr_dat_r_14_BRB4 basesoc_wishbone2csr_dat_r_14_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_15 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_15_BRB0 basesoc_wishbone2csr_dat_r_15_BRB1 basesoc_wishbone2csr_dat_r_15_BRB2 basesoc_wishbone2csr_dat_r_15_BRB3 basesoc_wishbone2csr_dat_r_15_BRB4 basesoc_wishbone2csr_dat_r_15_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_7 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_7_BRB0 basesoc_wishbone2csr_dat_r_7_BRB1 basesoc_wishbone2csr_dat_r_7_BRB2 basesoc_wishbone2csr_dat_r_7_BRB3 basesoc_wishbone2csr_dat_r_7_BRB4 basesoc_wishbone2csr_dat_r_7_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_8 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_8_BRB0 basesoc_wishbone2csr_dat_r_8_BRB1 basesoc_wishbone2csr_dat_r_8_BRB2 basesoc_wishbone2csr_dat_r_8_BRB3 basesoc_wishbone2csr_dat_r_8_BRB4 basesoc_wishbone2csr_dat_r_8_BRB5.
	Register(s) basesoc_wishbone2csr_dat_r_9 has(ve) been backward balanced into : basesoc_wishbone2csr_dat_r_9_BRB0 basesoc_wishbone2csr_dat_r_9_BRB1 basesoc_wishbone2csr_dat_r_9_BRB2 basesoc_wishbone2csr_dat_r_9_BRB3 basesoc_wishbone2csr_dat_r_9_BRB4 basesoc_wishbone2csr_dat_r_9_BRB5.
	Register(s) display_counter_15 has(ve) been backward balanced into : display_counter_15_BRB3.
	Register(s) display_counter_16 has(ve) been backward balanced into : display_counter_16_BRB0 display_counter_16_BRB1 display_counter_16_BRB2 display_counter_16_BRB3.
	Register(s) g_count_30 has(ve) been backward balanced into : g_count_30_BRB0 .
	Register(s) g_count_31 has(ve) been backward balanced into : g_count_31_BRB0 g_count_31_BRB1 g_count_31_BRB2.
	Register(s) g_enable_storage_full has(ve) been backward balanced into : g_enable_storage_full_BRB0 g_enable_storage_full_BRB1 .
	Register(s) interface10_bank_bus_dat_r_12 has(ve) been backward balanced into : interface10_bank_bus_dat_r_12_BRB0 interface10_bank_bus_dat_r_12_BRB1 .
	Register(s) interface10_bank_bus_dat_r_13 has(ve) been backward balanced into : interface10_bank_bus_dat_r_13_BRB0 .
	Register(s) interface10_bank_bus_dat_r_14 has(ve) been backward balanced into : interface10_bank_bus_dat_r_14_BRB0 .
	Register(s) interface10_bank_bus_dat_r_15 has(ve) been backward balanced into : interface10_bank_bus_dat_r_15_BRB0 .
	Register(s) interface2_bank_bus_dat_r_29 has(ve) been backward balanced into : interface2_bank_bus_dat_r_29_BRB3 interface2_bank_bus_dat_r_29_BRB4.
	Register(s) interface2_bank_bus_dat_r_30 has(ve) been backward balanced into : interface2_bank_bus_dat_r_30_BRB3 interface2_bank_bus_dat_r_30_BRB4.
	Register(s) interface2_bank_bus_dat_r_31 has(ve) been backward balanced into : interface2_bank_bus_dat_r_31_BRB0 interface2_bank_bus_dat_r_31_BRB3 interface2_bank_bus_dat_r_31_BRB4.
	Register(s) interface4_bank_bus_dat_r_10 has(ve) been backward balanced into : interface4_bank_bus_dat_r_10_BRB2 interface4_bank_bus_dat_r_10_BRB3.
	Register(s) interface4_bank_bus_dat_r_11 has(ve) been backward balanced into : interface4_bank_bus_dat_r_11_BRB2 interface4_bank_bus_dat_r_11_BRB3.
	Register(s) interface4_bank_bus_dat_r_7 has(ve) been backward balanced into : interface4_bank_bus_dat_r_7_BRB0 interface4_bank_bus_dat_r_7_BRB2 interface4_bank_bus_dat_r_7_BRB3.
	Register(s) interface4_bank_bus_dat_r_8 has(ve) been backward balanced into : interface4_bank_bus_dat_r_8_BRB2 interface4_bank_bus_dat_r_8_BRB3.
	Register(s) interface4_bank_bus_dat_r_9 has(ve) been backward balanced into : interface4_bank_bus_dat_r_9_BRB2 interface4_bank_bus_dat_r_9_BRB3.
	Register(s) interface5_bank_bus_dat_r_7 has(ve) been backward balanced into : interface5_bank_bus_dat_r_7_BRB0 interface5_bank_bus_dat_r_7_BRB1 interface5_bank_bus_dat_r_7_BRB2.
	Register(s) interface6_bank_bus_dat_r_10 has(ve) been backward balanced into : interface6_bank_bus_dat_r_10_BRB0 .
	Register(s) interface6_bank_bus_dat_r_11 has(ve) been backward balanced into : interface6_bank_bus_dat_r_11_BRB0 .
	Register(s) interface6_bank_bus_dat_r_12 has(ve) been backward balanced into : interface6_bank_bus_dat_r_12_BRB0 .
	Register(s) interface6_bank_bus_dat_r_13 has(ve) been backward balanced into : interface6_bank_bus_dat_r_13_BRB0 .
	Register(s) interface6_bank_bus_dat_r_14 has(ve) been backward balanced into : interface6_bank_bus_dat_r_14_BRB0 .
	Register(s) interface6_bank_bus_dat_r_15 has(ve) been backward balanced into : interface6_bank_bus_dat_r_15_BRB0 .
	Register(s) interface6_bank_bus_dat_r_7 has(ve) been backward balanced into : interface6_bank_bus_dat_r_7_BRB0 interface6_bank_bus_dat_r_7_BRB1 .
	Register(s) interface6_bank_bus_dat_r_8 has(ve) been backward balanced into : interface6_bank_bus_dat_r_8_BRB0 .
	Register(s) interface6_bank_bus_dat_r_9 has(ve) been backward balanced into : interface6_bank_bus_dat_r_9_BRB0 .
	Register(s) interface7_bank_bus_dat_r_10 has(ve) been backward balanced into : interface7_bank_bus_dat_r_10_BRB3 interface7_bank_bus_dat_r_10_BRB5.
	Register(s) interface7_bank_bus_dat_r_11 has(ve) been backward balanced into : interface7_bank_bus_dat_r_11_BRB3 interface7_bank_bus_dat_r_11_BRB5.
	Register(s) interface7_bank_bus_dat_r_12 has(ve) been backward balanced into : interface7_bank_bus_dat_r_12_BRB3 interface7_bank_bus_dat_r_12_BRB5.
	Register(s) interface7_bank_bus_dat_r_13 has(ve) been backward balanced into : interface7_bank_bus_dat_r_13_BRB3 interface7_bank_bus_dat_r_13_BRB5.
	Register(s) interface7_bank_bus_dat_r_14 has(ve) been backward balanced into : interface7_bank_bus_dat_r_14_BRB3 interface7_bank_bus_dat_r_14_BRB5.
	Register(s) interface7_bank_bus_dat_r_15 has(ve) been backward balanced into : interface7_bank_bus_dat_r_15_BRB3 interface7_bank_bus_dat_r_15_BRB5.
	Register(s) interface7_bank_bus_dat_r_7 has(ve) been backward balanced into : interface7_bank_bus_dat_r_7_BRB0 interface7_bank_bus_dat_r_7_BRB3 interface7_bank_bus_dat_r_7_BRB5.
	Register(s) interface7_bank_bus_dat_r_8 has(ve) been backward balanced into : interface7_bank_bus_dat_r_8_BRB3 interface7_bank_bus_dat_r_8_BRB5.
	Register(s) interface7_bank_bus_dat_r_9 has(ve) been backward balanced into : interface7_bank_bus_dat_r_9_BRB3 interface7_bank_bus_dat_r_9_BRB5.
	Register(s) interface8_bank_bus_dat_r_10 has(ve) been backward balanced into : interface8_bank_bus_dat_r_10_BRB3 interface8_bank_bus_dat_r_10_BRB4.
	Register(s) interface8_bank_bus_dat_r_11 has(ve) been backward balanced into : interface8_bank_bus_dat_r_11_BRB3 interface8_bank_bus_dat_r_11_BRB4.
	Register(s) interface8_bank_bus_dat_r_12 has(ve) been backward balanced into : interface8_bank_bus_dat_r_12_BRB3 interface8_bank_bus_dat_r_12_BRB4.
	Register(s) interface8_bank_bus_dat_r_13 has(ve) been backward balanced into : interface8_bank_bus_dat_r_13_BRB3 interface8_bank_bus_dat_r_13_BRB4.
	Register(s) interface8_bank_bus_dat_r_14 has(ve) been backward balanced into : interface8_bank_bus_dat_r_14_BRB3 interface8_bank_bus_dat_r_14_BRB4.
	Register(s) interface8_bank_bus_dat_r_15 has(ve) been backward balanced into : interface8_bank_bus_dat_r_15_BRB3 interface8_bank_bus_dat_r_15_BRB4.
	Register(s) interface8_bank_bus_dat_r_8 has(ve) been backward balanced into : interface8_bank_bus_dat_r_8_BRB0 interface8_bank_bus_dat_r_8_BRB3 interface8_bank_bus_dat_r_8_BRB4.
	Register(s) interface8_bank_bus_dat_r_9 has(ve) been backward balanced into : interface8_bank_bus_dat_r_9_BRB3 interface8_bank_bus_dat_r_9_BRB4.
	Register(s) interface9_bank_bus_dat_r_1 has(ve) been backward balanced into : interface9_bank_bus_dat_r_1_BRB0 interface9_bank_bus_dat_r_1_BRB1.
	Register(s) interface9_bank_bus_dat_r_10 has(ve) been backward balanced into : interface9_bank_bus_dat_r_10_BRB1.
	Register(s) interface9_bank_bus_dat_r_11 has(ve) been backward balanced into : interface9_bank_bus_dat_r_11_BRB1.
	Register(s) interface9_bank_bus_dat_r_12 has(ve) been backward balanced into : interface9_bank_bus_dat_r_12_BRB1.
	Register(s) interface9_bank_bus_dat_r_13 has(ve) been backward balanced into : interface9_bank_bus_dat_r_13_BRB1.
	Register(s) interface9_bank_bus_dat_r_14 has(ve) been backward balanced into : interface9_bank_bus_dat_r_14_BRB1.
	Register(s) interface9_bank_bus_dat_r_15 has(ve) been backward balanced into : interface9_bank_bus_dat_r_15_BRB1.
	Register(s) interface9_bank_bus_dat_r_16 has(ve) been backward balanced into : interface9_bank_bus_dat_r_16_BRB1.
	Register(s) interface9_bank_bus_dat_r_17 has(ve) been backward balanced into : interface9_bank_bus_dat_r_17_BRB1.
	Register(s) interface9_bank_bus_dat_r_18 has(ve) been backward balanced into : interface9_bank_bus_dat_r_18_BRB1.
	Register(s) interface9_bank_bus_dat_r_19 has(ve) been backward balanced into : interface9_bank_bus_dat_r_19_BRB1.
	Register(s) interface9_bank_bus_dat_r_2 has(ve) been backward balanced into : interface9_bank_bus_dat_r_2_BRB1.
	Register(s) interface9_bank_bus_dat_r_20 has(ve) been backward balanced into : interface9_bank_bus_dat_r_20_BRB1.
	Register(s) interface9_bank_bus_dat_r_21 has(ve) been backward balanced into : interface9_bank_bus_dat_r_21_BRB1.
	Register(s) interface9_bank_bus_dat_r_22 has(ve) been backward balanced into : interface9_bank_bus_dat_r_22_BRB1.
	Register(s) interface9_bank_bus_dat_r_23 has(ve) been backward balanced into : interface9_bank_bus_dat_r_23_BRB1.
	Register(s) interface9_bank_bus_dat_r_24 has(ve) been backward balanced into : interface9_bank_bus_dat_r_24_BRB1.
	Register(s) interface9_bank_bus_dat_r_25 has(ve) been backward balanced into : interface9_bank_bus_dat_r_25_BRB1.
	Register(s) interface9_bank_bus_dat_r_26 has(ve) been backward balanced into : interface9_bank_bus_dat_r_26_BRB1.
	Register(s) interface9_bank_bus_dat_r_27 has(ve) been backward balanced into : interface9_bank_bus_dat_r_27_BRB1.
	Register(s) interface9_bank_bus_dat_r_28 has(ve) been backward balanced into : interface9_bank_bus_dat_r_28_BRB1.
	Register(s) interface9_bank_bus_dat_r_29 has(ve) been backward balanced into : interface9_bank_bus_dat_r_29_BRB1.
	Register(s) interface9_bank_bus_dat_r_3 has(ve) been backward balanced into : interface9_bank_bus_dat_r_3_BRB1.
	Register(s) interface9_bank_bus_dat_r_30 has(ve) been backward balanced into : interface9_bank_bus_dat_r_30_BRB1.
	Register(s) interface9_bank_bus_dat_r_31 has(ve) been backward balanced into : interface9_bank_bus_dat_r_31_BRB1.
	Register(s) interface9_bank_bus_dat_r_4 has(ve) been backward balanced into : interface9_bank_bus_dat_r_4_BRB1.
	Register(s) interface9_bank_bus_dat_r_5 has(ve) been backward balanced into : interface9_bank_bus_dat_r_5_BRB1.
	Register(s) interface9_bank_bus_dat_r_6 has(ve) been backward balanced into : interface9_bank_bus_dat_r_6_BRB1.
	Register(s) interface9_bank_bus_dat_r_7 has(ve) been backward balanced into : interface9_bank_bus_dat_r_7_BRB1.
	Register(s) interface9_bank_bus_dat_r_8 has(ve) been backward balanced into : interface9_bank_bus_dat_r_8_BRB1.
	Register(s) interface9_bank_bus_dat_r_9 has(ve) been backward balanced into : interface9_bank_bus_dat_r_9_BRB1.
	Register(s) probeSPI_spimastercore0_0 has(ve) been backward balanced into : probeSPI_spimastercore0_0_BRB0 probeSPI_spimastercore0_0_BRB1 probeSPI_spimastercore0_0_BRB2.
	Register(s) probeSPI_spimastercore_pending1 has(ve) been backward balanced into : probeSPI_spimastercore_pending1_BRB0 probeSPI_spimastercore_pending1_BRB2.
	Register(s) probeSPI_spimastercore_spimachine_data_0 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_0_BRB0 probeSPI_spimastercore_spimachine_data_0_BRB2 probeSPI_spimastercore_spimachine_data_0_BRB3 probeSPI_spimastercore_spimachine_data_0_BRB4 probeSPI_spimastercore_spimachine_data_0_BRB6 probeSPI_spimastercore_spimachine_data_0_BRB7 probeSPI_spimastercore_spimachine_data_0_BRB9 .
	Register(s) probeSPI_spimastercore_spimachine_data_1 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_1_BRB0 probeSPI_spimastercore_spimachine_data_1_BRB2 probeSPI_spimastercore_spimachine_data_1_BRB3 probeSPI_spimastercore_spimachine_data_1_BRB4 probeSPI_spimastercore_spimachine_data_1_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_10 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_10_BRB2 probeSPI_spimastercore_spimachine_data_10_BRB3 probeSPI_spimastercore_spimachine_data_10_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_11 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_11_BRB2 probeSPI_spimastercore_spimachine_data_11_BRB3 probeSPI_spimastercore_spimachine_data_11_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_12 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_12_BRB2 probeSPI_spimastercore_spimachine_data_12_BRB3 probeSPI_spimastercore_spimachine_data_12_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_13 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_13_BRB2 probeSPI_spimastercore_spimachine_data_13_BRB3 probeSPI_spimastercore_spimachine_data_13_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_14 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_14_BRB2 probeSPI_spimastercore_spimachine_data_14_BRB3 probeSPI_spimastercore_spimachine_data_14_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_15 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_15_BRB2 probeSPI_spimastercore_spimachine_data_15_BRB3 probeSPI_spimastercore_spimachine_data_15_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_16 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_16_BRB2 probeSPI_spimastercore_spimachine_data_16_BRB3 probeSPI_spimastercore_spimachine_data_16_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_17 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_17_BRB2 probeSPI_spimastercore_spimachine_data_17_BRB3 probeSPI_spimastercore_spimachine_data_17_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_18 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_18_BRB2 probeSPI_spimastercore_spimachine_data_18_BRB3 probeSPI_spimastercore_spimachine_data_18_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_19 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_19_BRB2 probeSPI_spimastercore_spimachine_data_19_BRB3 probeSPI_spimastercore_spimachine_data_19_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_2 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_2_BRB2 probeSPI_spimastercore_spimachine_data_2_BRB3 probeSPI_spimastercore_spimachine_data_2_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_20 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_20_BRB2 probeSPI_spimastercore_spimachine_data_20_BRB3 probeSPI_spimastercore_spimachine_data_20_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_21 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_21_BRB2 probeSPI_spimastercore_spimachine_data_21_BRB3 probeSPI_spimastercore_spimachine_data_21_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_22 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_22_BRB2 probeSPI_spimastercore_spimachine_data_22_BRB3 probeSPI_spimastercore_spimachine_data_22_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_23 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_23_BRB2 probeSPI_spimastercore_spimachine_data_23_BRB3 probeSPI_spimastercore_spimachine_data_23_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_24 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_24_BRB2 probeSPI_spimastercore_spimachine_data_24_BRB3 probeSPI_spimastercore_spimachine_data_24_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_25 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_25_BRB2 probeSPI_spimastercore_spimachine_data_25_BRB3 probeSPI_spimastercore_spimachine_data_25_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_26 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_26_BRB2 probeSPI_spimastercore_spimachine_data_26_BRB3 probeSPI_spimastercore_spimachine_data_26_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_27 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_27_BRB2 probeSPI_spimastercore_spimachine_data_27_BRB3 probeSPI_spimastercore_spimachine_data_27_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_28 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_28_BRB2 probeSPI_spimastercore_spimachine_data_28_BRB3 probeSPI_spimastercore_spimachine_data_28_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_29 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_29_BRB2 probeSPI_spimastercore_spimachine_data_29_BRB3 probeSPI_spimastercore_spimachine_data_29_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_3 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_3_BRB2 probeSPI_spimastercore_spimachine_data_3_BRB3 probeSPI_spimastercore_spimachine_data_3_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_30 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_30_BRB2 probeSPI_spimastercore_spimachine_data_30_BRB3 probeSPI_spimastercore_spimachine_data_30_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_31 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_31_BRB2 probeSPI_spimastercore_spimachine_data_31_BRB3 probeSPI_spimastercore_spimachine_data_31_BRB4 probeSPI_spimastercore_spimachine_data_31_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_4 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_4_BRB2 probeSPI_spimastercore_spimachine_data_4_BRB3 probeSPI_spimastercore_spimachine_data_4_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_5 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_5_BRB2 probeSPI_spimastercore_spimachine_data_5_BRB3 probeSPI_spimastercore_spimachine_data_5_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_6 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_6_BRB2 probeSPI_spimastercore_spimachine_data_6_BRB3 probeSPI_spimastercore_spimachine_data_6_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_7 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_7_BRB2 probeSPI_spimastercore_spimachine_data_7_BRB3 probeSPI_spimastercore_spimachine_data_7_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_8 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_8_BRB2 probeSPI_spimastercore_spimachine_data_8_BRB3 probeSPI_spimastercore_spimachine_data_8_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_data_9 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_data_9_BRB2 probeSPI_spimastercore_spimachine_data_9_BRB3 probeSPI_spimastercore_spimachine_data_9_BRB5.
	Register(s) probeSPI_spimastercore_spimachine_write0 has(ve) been backward balanced into : probeSPI_spimastercore_spimachine_write0_BRB1 probeSPI_spimastercore_spimachine_write0_BRB2 probeSPI_spimastercore_spimachine_write0_BRB3 probeSPI_spimastercore_spimachine_write0_BRB4 probeSPI_spimastercore_spimachine_write0_BRB5 probeSPI_spimastercore_spimachine_write0_BRB6 .
	Register(s) probe_PWM_count_30 has(ve) been backward balanced into : probe_PWM_count_30_BRB0 .
	Register(s) probe_PWM_count_31 has(ve) been backward balanced into : probe_PWM_count_31_BRB0 probe_PWM_count_31_BRB1 probe_PWM_count_31_BRB2.
	Register(s) r_count_30 has(ve) been backward balanced into : r_count_30_BRB0 .
	Register(s) r_count_31 has(ve) been backward balanced into : r_count_31_BRB0 r_count_31_BRB1 r_count_31_BRB2.
	Register(s) r_enable_storage_full has(ve) been backward balanced into : r_enable_storage_full_BRB0 r_enable_storage_full_BRB1 r_enable_storage_full_BRB2.
	Register(s) slave_sel_r_0 has(ve) been backward balanced into : slave_sel_r_0_BRB0 slave_sel_r_0_BRB1 slave_sel_r_0_BRB2.
	Register(s) slave_sel_r_1 has(ve) been backward balanced into : slave_sel_r_1_BRB0 .
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_15 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_15_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_17 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_17_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_18 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_18_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_19 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_19_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_20 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_20_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_21 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_21_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_22 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_22_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_23 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_23_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_24 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_24_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_25 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_25_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_26 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_26_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_27 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_27_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_28 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_28_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_29 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_29_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_30 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_30_BRB0 uartwishbonebridge_rx_phase_accumulator_rx_30_BRB1.
	Register(s) uartwishbonebridge_rx_phase_accumulator_rx_31 has(ve) been backward balanced into : uartwishbonebridge_rx_phase_accumulator_rx_31_BRB0 uartwishbonebridge_rx_phase_accumulator_rx_31_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_15 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_15_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_17 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_17_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_18 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_18_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_19 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_19_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_20 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_20_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_21 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_21_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_22 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_22_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_23 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_23_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_24 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_24_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_25 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_25_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_26 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_26_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_27 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_27_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_28 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_28_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_29 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_29_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_30 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_30_BRB0 uartwishbonebridge_tx_phase_accumulator_tx_30_BRB1.
	Register(s) uartwishbonebridge_tx_phase_accumulator_tx_31 has(ve) been backward balanced into : uartwishbonebridge_tx_phase_accumulator_tx_31_BRB1.
	Register(s) uartwishbonebridge_tx_tx_reg_1 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_1_BRB2 uartwishbonebridge_tx_tx_reg_1_BRB3 uartwishbonebridge_tx_tx_reg_1_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_2 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_2_BRB2 uartwishbonebridge_tx_tx_reg_2_BRB3 uartwishbonebridge_tx_tx_reg_2_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_3 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_3_BRB2 uartwishbonebridge_tx_tx_reg_3_BRB3 uartwishbonebridge_tx_tx_reg_3_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_4 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_4_BRB2 uartwishbonebridge_tx_tx_reg_4_BRB3 uartwishbonebridge_tx_tx_reg_4_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_5 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_5_BRB2 uartwishbonebridge_tx_tx_reg_5_BRB3 uartwishbonebridge_tx_tx_reg_5_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_6 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_6_BRB2 uartwishbonebridge_tx_tx_reg_6_BRB3 uartwishbonebridge_tx_tx_reg_6_BRB4.
	Register(s) uartwishbonebridge_tx_tx_reg_7 has(ve) been backward balanced into : uartwishbonebridge_tx_tx_reg_7_BRB0 uartwishbonebridge_tx_tx_reg_7_BRB1 uartwishbonebridge_tx_tx_reg_7_BRB2 uartwishbonebridge_tx_tx_reg_7_BRB3.
Unit <top> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1974
 Flip-Flops                                            : 1974

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2400
#      GND                         : 1
#      INV                         : 52
#      LUT1                        : 216
#      LUT2                        : 108
#      LUT3                        : 198
#      LUT4                        : 261
#      LUT5                        : 335
#      LUT6                        : 485
#      MUXCY                       : 430
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 311
# FlipFlops/Latches                : 1974
#      FD                          : 338
#      FDE                         : 52
#      FDR                         : 618
#      FDRE                        : 903
#      FDS                         : 8
#      FDSE                        : 55
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 25
#      IOBUF                       : 2
#      OBUF                        : 37
#      OBUFT                       : 4
# Others                           : 2
#      DNA_PORT                    : 1
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1974  out of  126800     1%  
 Number of Slice LUTs:                 1655  out of  63400     2%  
    Number used as Logic:              1655  out of  63400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2694
   Number with an unused Flip Flop:     720  out of   2694    26%  
   Number with an unused LUT:          1039  out of   2694    38%  
   Number of fully used LUT-FF pairs:   935  out of   2694    34%  
   Number of unique control sets:        60

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  69  out of    210    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | BUFGP                  | 1975  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.943ns (Maximum Frequency: 253.630MHz)
   Minimum input arrival time before clock: 1.700ns
   Maximum output required time after clock: 4.686ns
   Maximum combinational path delay: 0.719ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 3.943ns (frequency: 253.630MHz)
  Total number of paths / destination ports: 42760 / 4463
-------------------------------------------------------------------------
Delay:               3.943ns (Levels of Logic = 19)
  Source:            count_13 (FF)
  Destination:       count_16 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: count_13 to count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.478   0.925  count_13 (count_13)
     LUT5:I0->O           20   0.124   0.841  done<16>3 (done<16>2)
     LUT6:I3->O            1   0.124   0.000  Mcount_count_lut<0> (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           0   0.029   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     XORCY:CI->O           1   0.510   0.000  Mcount_count_xor<16> (Mcount_count16)
     FDSE:D                    0.030          count_16
    ----------------------------------------
    Total                      3.943ns (2.177ns logic, 1.766ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 364 / 122
-------------------------------------------------------------------------
Offset:              1.700ns (Levels of Logic = 1)
  Source:            XADC:CHANNEL0 (PAD)
  Destination:       xadc_vccint_status_0 (FF)
  Destination Clock: clk100 rising

  Data Path: XADC:CHANNEL0 to xadc_vccint_status_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    XADC:CHANNEL0          5   0.000   0.966  XADC (xadc_channel<0>)
     LUT6:I0->O           12   0.124   0.471  _n2166_inv1 (_n2166_inv)
     FDRE:CE                   0.139          xadc_vccbram_status_0
    ----------------------------------------
    Total                      1.700ns (0.263ns logic, 1.437ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 717 / 44
-------------------------------------------------------------------------
Offset:              4.686ns (Levels of Logic = 5)
  Source:            display_cs2_4 (FF)
  Destination:       display_abcdefg<6> (PAD)
  Source Clock:      clk100 rising

  Data Path: display_cs2_4 to display_abcdefg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.478   0.782  display_cs2_4 (display_cs2_4)
     LUT3:I0->O            4   0.124   0.939  display_value<0>1 (display_value<0>1)
     LUT6:I1->O            1   0.124   0.776  display_value<1>2 (display_value<1>2)
     LUT4:I0->O            7   0.124   0.816  display_value<1>5 (display_value<1>)
     LUT4:I0->O            1   0.124   0.399  display_abcdefg<6>1 (display_abcdefg_6_OBUF)
     OBUF:I->O                 0.000          display_abcdefg_6_OBUF (display_abcdefg<6>)
    ----------------------------------------
    Total                      4.686ns (0.974ns logic, 3.712ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.719ns (Levels of Logic = 1)
  Source:            clk100 (PAD)
  Destination:       XADC:DCLK (PAD)

  Data Path: clk100 to XADC:DCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O         1974   0.000   0.719  clk100_BUFGP (clk100_BUFGP)
    XADC:DCLK                  0.000          XADC
    ----------------------------------------
    Total                      0.719ns (0.000ns logic, 0.719ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.943|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 17.44 secs
 
--> 


Total memory usage is 521340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  279 (   0 filtered)
Number of infos    :    9 (   0 filtered)

