`timescale 1ns / 1ps

module axi_fft_wrapper #(
    parameter N=1024
)(  
    // AXI Global Signals
    input  wire aclk,
    input  wire aresetn, // AXI uses Active-Low reset

    // AXI4-Stream SLAVE (Input from ARM/DMA)
    input  wire [31:0] s_axis_tdata,  // {Imaginary[15:0], Real[15:0]}
    input  wire        s_axis_tvalid,
    input  wire        s_axis_tlast,  // End of incoming frame flag
    output wire        s_axis_tready,

    // AXI4-Stream MASTER (Output to ARM/DMA)
    output wire [31:0] m_axis_tdata,
    output wire        m_axis_tvalid,
    output wire        m_axis_tlast,
    input  wire        m_axis_tready
);

   // Unpack AXI data, but FORCE to zero during the flush phase to protect the pipeline
    wire signed [15:0] x_in_r = (s_axis_tvalid) ? s_axis_tdata[15:0]  : 16'd0;
    wire signed [15:0] x_in_i = (s_axis_tvalid) ? s_axis_tdata[31:16] : 16'd0;
    
    wire signed [15:0] y_out_r;
    wire signed [15:0] y_out_i;

    // A simple start trigger: begin FFT when DMA sends the first valid data
    // Because your SDF is a continuous pipeline, it is always ready to accept data
    reg flushing;
    assign s_axis_tready = ~flushing; 
    
    
    always @(posedge aclk or negedge aresetn) begin
        if (!aresetn) begin
            flushing <= 0;
        end else begin
            if (s_axis_tlast)        // When the input frame finishes, start flushing
                flushing <= 1;
            else if (m_axis_tlast)   // When the output frame finishes, stop flushing
                flushing <= 0;
        end
    end

    // The FFT must run if valid data is coming in, OR if it is flushing trapped outputs
    wire start_fft = s_axis_tvalid || flushing;
    
    // Instantiate your exact top module
    top #(.N(N)) fft_core (
        .clk(aclk),
        .reset(aresetn),      // Pass active-low reset directly to top.v
        .start(start_fft),
        .x_in_r(x_in_r),
        .x_in_i(x_in_i),
        .y_out_r(y_out_r),
        .y_out_i(y_out_i)
    );

    // ----------------------------------------------------------------
    // REPLACED: Flawed Counter State Machine
    // NEW: Shift Register Pipeline Tracker
    // ----------------------------------------------------------------
    localparam STAGES = $clog2(N);
    localparam LATENCY = N + STAGES - 1; // 1033 cycles for N=1024
    
    // 1033-bit shift register to track valid data perfectly
    reg [LATENCY-1:0] valid_pipe;
    
    always @(posedge aclk or negedge aresetn) begin
        if (!aresetn) begin
            valid_pipe <= 0;
        end else begin
            // Shift the input valid signal through the pipeline latency.
            // This perfectly preserves the exact 1024-cycle width of the DMA burst.
            valid_pipe <= {valid_pipe[LATENCY-2:0], s_axis_tvalid};
        end
    end

    // The delayed valid signal directly drives the bit reversal module
    wire out_valid_reg = valid_pipe[LATENCY-1];

    // ----------------------------------------------------------------
    // BIT REVERSAL & OUTPUT
    // ----------------------------------------------------------------
    wire signed [15:0] br_out_r;
    wire signed [15:0] br_out_i;

    bit_reversal #(
        .N(N),
        .STAGES(STAGES),
        .WIDTH(16)
    ) br_inst (
        .clk(aclk),
        .rst(~aresetn),             // AXI is active-low, module is active-high
        .in_valid(out_valid_reg),
        .out_ready(m_axis_tready),   // The wrapper's state machine drives the write enable!
        .x_r(y_out_r),              // Scrambled data from top.v
        .x_i(y_out_i),
        .y_r(br_out_r),             // Sorted data out
        .y_i(br_out_i),
        .out_valid(m_axis_tvalid),  // Directly drives AXI TVALID
        .out_last(m_axis_tlast)     // Directly drives AXI TLAST
    );

    // Pack the sorted outputs back into the AXI format
    assign m_axis_tdata = {br_out_i, br_out_r};

endmodule