
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (13 13)  (257 285)  (257 285)  routing T_5_17.span4_vert_43 <X> T_5_17.span4_horz_r_3


IO_Tile_6_17

 (15 4)  (313 276)  (313 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (312 277)  (312 277)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_gbuf/in
 (15 5)  (313 277)  (313 277)  routing T_6_17.lc_trk_g1_4 <X> T_6_17.wire_gbuf/in
 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (4 12)  (292 284)  (292 284)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (4 13)  (292 285)  (292 285)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (5 13)  (293 285)  (293 285)  routing T_6_17.span12_vert_4 <X> T_6_17.lc_trk_g1_4
 (7 13)  (295 285)  (295 285)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4


IO_Tile_7_17

 (5 2)  (351 275)  (351 275)  routing T_7_17.span4_horz_r_11 <X> T_7_17.lc_trk_g0_3
 (7 2)  (353 275)  (353 275)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (354 275)  (354 275)  routing T_7_17.span4_horz_r_11 <X> T_7_17.lc_trk_g0_3
 (14 4)  (370 276)  (370 276)  routing T_7_17.lc_trk_g0_3 <X> T_7_17.wire_gbuf/in
 (15 4)  (371 276)  (371 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (11 7)  (367 278)  (367 278)  routing T_7_17.span4_vert_13 <X> T_7_17.span4_vert_37
 (12 7)  (368 278)  (368 278)  routing T_7_17.span4_vert_13 <X> T_7_17.span4_vert_37
 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_5_16

 (4 10)  (226 266)  (226 266)  routing T_5_16.sp4_v_b_6 <X> T_5_16.sp4_v_t_43


LogicTile_6_16

 (17 0)  (293 256)  (293 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (14 1)  (290 257)  (290 257)  routing T_6_16.sp4_r_v_b_35 <X> T_6_16.lc_trk_g0_0
 (17 1)  (293 257)  (293 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (17 2)  (293 258)  (293 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (294 258)  (294 258)  routing T_6_16.wire_logic_cluster/lc_5/out <X> T_6_16.lc_trk_g0_5
 (22 2)  (298 258)  (298 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (15 3)  (291 259)  (291 259)  routing T_6_16.bot_op_4 <X> T_6_16.lc_trk_g0_4
 (17 3)  (293 259)  (293 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (297 259)  (297 259)  routing T_6_16.sp4_r_v_b_31 <X> T_6_16.lc_trk_g0_7
 (16 4)  (292 260)  (292 260)  routing T_6_16.sp4_v_b_9 <X> T_6_16.lc_trk_g1_1
 (17 4)  (293 260)  (293 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (294 260)  (294 260)  routing T_6_16.sp4_v_b_9 <X> T_6_16.lc_trk_g1_1
 (18 5)  (294 261)  (294 261)  routing T_6_16.sp4_v_b_9 <X> T_6_16.lc_trk_g1_1
 (28 6)  (304 262)  (304 262)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 262)  (305 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 262)  (308 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 262)  (309 262)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 262)  (310 262)  routing T_6_16.lc_trk_g3_1 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (311 262)  (311 262)  routing T_6_16.lc_trk_g0_5 <X> T_6_16.input_2_3
 (37 6)  (313 262)  (313 262)  LC_3 Logic Functioning bit
 (39 6)  (315 262)  (315 262)  LC_3 Logic Functioning bit
 (43 6)  (319 262)  (319 262)  LC_3 Logic Functioning bit
 (22 7)  (298 263)  (298 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (299 263)  (299 263)  routing T_6_16.sp4_v_b_22 <X> T_6_16.lc_trk_g1_6
 (24 7)  (300 263)  (300 263)  routing T_6_16.sp4_v_b_22 <X> T_6_16.lc_trk_g1_6
 (28 7)  (304 263)  (304 263)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 263)  (305 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 263)  (308 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (313 263)  (313 263)  LC_3 Logic Functioning bit
 (39 7)  (315 263)  (315 263)  LC_3 Logic Functioning bit
 (42 7)  (318 263)  (318 263)  LC_3 Logic Functioning bit
 (14 8)  (290 264)  (290 264)  routing T_6_16.sp4_v_b_24 <X> T_6_16.lc_trk_g2_0
 (15 8)  (291 264)  (291 264)  routing T_6_16.sp4_h_r_25 <X> T_6_16.lc_trk_g2_1
 (16 8)  (292 264)  (292 264)  routing T_6_16.sp4_h_r_25 <X> T_6_16.lc_trk_g2_1
 (17 8)  (293 264)  (293 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (302 264)  (302 264)  routing T_6_16.lc_trk_g0_4 <X> T_6_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 264)  (305 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (307 264)  (307 264)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 264)  (308 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (313 264)  (313 264)  LC_4 Logic Functioning bit
 (39 8)  (315 264)  (315 264)  LC_4 Logic Functioning bit
 (16 9)  (292 265)  (292 265)  routing T_6_16.sp4_v_b_24 <X> T_6_16.lc_trk_g2_0
 (17 9)  (293 265)  (293 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (294 265)  (294 265)  routing T_6_16.sp4_h_r_25 <X> T_6_16.lc_trk_g2_1
 (29 9)  (305 265)  (305 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 265)  (307 265)  routing T_6_16.lc_trk_g0_7 <X> T_6_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 265)  (312 265)  LC_4 Logic Functioning bit
 (37 9)  (313 265)  (313 265)  LC_4 Logic Functioning bit
 (38 9)  (314 265)  (314 265)  LC_4 Logic Functioning bit
 (39 9)  (315 265)  (315 265)  LC_4 Logic Functioning bit
 (41 9)  (317 265)  (317 265)  LC_4 Logic Functioning bit
 (43 9)  (319 265)  (319 265)  LC_4 Logic Functioning bit
 (16 10)  (292 266)  (292 266)  routing T_6_16.sp12_v_t_10 <X> T_6_16.lc_trk_g2_5
 (17 10)  (293 266)  (293 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (302 266)  (302 266)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 266)  (305 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 266)  (308 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 266)  (310 266)  routing T_6_16.lc_trk_g1_1 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (311 266)  (311 266)  routing T_6_16.lc_trk_g1_6 <X> T_6_16.input_2_5
 (28 11)  (304 267)  (304 267)  routing T_6_16.lc_trk_g2_5 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 267)  (305 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 267)  (308 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (310 267)  (310 267)  routing T_6_16.lc_trk_g1_6 <X> T_6_16.input_2_5
 (35 11)  (311 267)  (311 267)  routing T_6_16.lc_trk_g1_6 <X> T_6_16.input_2_5
 (38 11)  (314 267)  (314 267)  LC_5 Logic Functioning bit
 (48 11)  (324 267)  (324 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (293 268)  (293 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (303 268)  (303 268)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 268)  (304 268)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 268)  (305 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 268)  (308 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 268)  (309 268)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (313 268)  (313 268)  LC_6 Logic Functioning bit
 (39 12)  (315 268)  (315 268)  LC_6 Logic Functioning bit
 (42 12)  (318 268)  (318 268)  LC_6 Logic Functioning bit
 (43 12)  (319 268)  (319 268)  LC_6 Logic Functioning bit
 (50 12)  (326 268)  (326 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (290 269)  (290 269)  routing T_6_16.sp4_r_v_b_40 <X> T_6_16.lc_trk_g3_0
 (17 13)  (293 269)  (293 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (304 269)  (304 269)  routing T_6_16.lc_trk_g2_0 <X> T_6_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 269)  (305 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (42 13)  (318 269)  (318 269)  LC_6 Logic Functioning bit
 (43 13)  (319 269)  (319 269)  LC_6 Logic Functioning bit


LogicTile_7_16

 (5 0)  (339 256)  (339 256)  routing T_7_16.sp4_v_t_37 <X> T_7_16.sp4_h_r_0
 (21 0)  (355 256)  (355 256)  routing T_7_16.wire_logic_cluster/lc_3/out <X> T_7_16.lc_trk_g0_3
 (22 0)  (356 256)  (356 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (360 256)  (360 256)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 256)  (361 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 256)  (362 256)  routing T_7_16.lc_trk_g3_0 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 256)  (363 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 256)  (366 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 256)  (367 256)  routing T_7_16.lc_trk_g2_1 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (371 256)  (371 256)  LC_0 Logic Functioning bit
 (40 0)  (374 256)  (374 256)  LC_0 Logic Functioning bit
 (41 0)  (375 256)  (375 256)  LC_0 Logic Functioning bit
 (42 0)  (376 256)  (376 256)  LC_0 Logic Functioning bit
 (17 1)  (351 257)  (351 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (360 257)  (360 257)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 257)  (361 257)  routing T_7_16.lc_trk_g1_7 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 257)  (363 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 257)  (366 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (374 257)  (374 257)  LC_0 Logic Functioning bit
 (41 1)  (375 257)  (375 257)  LC_0 Logic Functioning bit
 (1 2)  (335 258)  (335 258)  routing T_7_16.glb_netwk_4 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (336 258)  (336 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (363 258)  (363 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 258)  (366 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 258)  (368 258)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 258)  (370 258)  LC_1 Logic Functioning bit
 (37 2)  (371 258)  (371 258)  LC_1 Logic Functioning bit
 (42 2)  (376 258)  (376 258)  LC_1 Logic Functioning bit
 (43 2)  (377 258)  (377 258)  LC_1 Logic Functioning bit
 (45 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (50 2)  (384 258)  (384 258)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (360 259)  (360 259)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 259)  (363 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 259)  (365 259)  routing T_7_16.lc_trk_g1_3 <X> T_7_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (370 259)  (370 259)  LC_1 Logic Functioning bit
 (37 3)  (371 259)  (371 259)  LC_1 Logic Functioning bit
 (38 3)  (372 259)  (372 259)  LC_1 Logic Functioning bit
 (42 3)  (376 259)  (376 259)  LC_1 Logic Functioning bit
 (48 3)  (382 259)  (382 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (334 260)  (334 260)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (1 4)  (335 260)  (335 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (19 4)  (353 260)  (353 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (355 260)  (355 260)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g1_3
 (22 4)  (356 260)  (356 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (358 260)  (358 260)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g1_3
 (1 5)  (335 261)  (335 261)  routing T_7_16.lc_trk_g2_2 <X> T_7_16.wire_logic_cluster/lc_7/cen
 (21 6)  (355 262)  (355 262)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (22 6)  (356 262)  (356 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (357 262)  (357 262)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (27 6)  (361 262)  (361 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 262)  (362 262)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 262)  (363 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 262)  (365 262)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 262)  (366 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 262)  (367 262)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 262)  (370 262)  LC_3 Logic Functioning bit
 (38 6)  (372 262)  (372 262)  LC_3 Logic Functioning bit
 (21 7)  (355 263)  (355 263)  routing T_7_16.sp4_v_b_15 <X> T_7_16.lc_trk_g1_7
 (30 7)  (364 263)  (364 263)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (370 263)  (370 263)  LC_3 Logic Functioning bit
 (38 7)  (372 263)  (372 263)  LC_3 Logic Functioning bit
 (14 8)  (348 264)  (348 264)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g2_0
 (16 8)  (350 264)  (350 264)  routing T_7_16.sp12_v_t_6 <X> T_7_16.lc_trk_g2_1
 (17 8)  (351 264)  (351 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (16 9)  (350 265)  (350 265)  routing T_7_16.sp4_v_b_24 <X> T_7_16.lc_trk_g2_0
 (17 9)  (351 265)  (351 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (356 265)  (356 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (357 265)  (357 265)  routing T_7_16.sp12_v_t_9 <X> T_7_16.lc_trk_g2_2
 (14 10)  (348 266)  (348 266)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (22 10)  (356 266)  (356 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (360 266)  (360 266)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 266)  (361 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 266)  (362 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 266)  (363 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 266)  (366 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 266)  (367 266)  routing T_7_16.lc_trk_g2_0 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 266)  (370 266)  LC_5 Logic Functioning bit
 (38 10)  (372 266)  (372 266)  LC_5 Logic Functioning bit
 (40 10)  (374 266)  (374 266)  LC_5 Logic Functioning bit
 (42 10)  (376 266)  (376 266)  LC_5 Logic Functioning bit
 (15 11)  (349 267)  (349 267)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (16 11)  (350 267)  (350 267)  routing T_7_16.sp4_h_r_36 <X> T_7_16.lc_trk_g2_4
 (17 11)  (351 267)  (351 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (360 267)  (360 267)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 267)  (362 267)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 267)  (363 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (370 267)  (370 267)  LC_5 Logic Functioning bit
 (38 11)  (372 267)  (372 267)  LC_5 Logic Functioning bit
 (41 11)  (375 267)  (375 267)  LC_5 Logic Functioning bit
 (43 11)  (377 267)  (377 267)  LC_5 Logic Functioning bit
 (48 11)  (382 267)  (382 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (351 268)  (351 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (352 268)  (352 268)  routing T_7_16.wire_logic_cluster/lc_1/out <X> T_7_16.lc_trk_g3_1
 (22 12)  (356 268)  (356 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (357 268)  (357 268)  routing T_7_16.sp12_v_b_11 <X> T_7_16.lc_trk_g3_3
 (15 13)  (349 269)  (349 269)  routing T_7_16.sp4_v_t_29 <X> T_7_16.lc_trk_g3_0
 (16 13)  (350 269)  (350 269)  routing T_7_16.sp4_v_t_29 <X> T_7_16.lc_trk_g3_0
 (17 13)  (351 269)  (351 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_8_16

 (9 1)  (397 257)  (397 257)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_v_b_1
 (10 1)  (398 257)  (398 257)  routing T_8_16.sp4_v_t_40 <X> T_8_16.sp4_v_b_1
 (10 2)  (398 258)  (398 258)  routing T_8_16.sp4_v_b_8 <X> T_8_16.sp4_h_l_36
 (15 2)  (403 258)  (403 258)  routing T_8_16.sp4_v_b_21 <X> T_8_16.lc_trk_g0_5
 (16 2)  (404 258)  (404 258)  routing T_8_16.sp4_v_b_21 <X> T_8_16.lc_trk_g0_5
 (17 2)  (405 258)  (405 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (415 258)  (415 258)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 258)  (416 258)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 258)  (417 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 258)  (418 258)  routing T_8_16.lc_trk_g3_5 <X> T_8_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 258)  (419 258)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 258)  (420 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 258)  (421 258)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (27 3)  (415 259)  (415 259)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 259)  (416 259)  routing T_8_16.lc_trk_g3_0 <X> T_8_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 259)  (417 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 259)  (419 259)  routing T_8_16.lc_trk_g2_6 <X> T_8_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 259)  (424 259)  LC_1 Logic Functioning bit
 (38 3)  (426 259)  (426 259)  LC_1 Logic Functioning bit
 (25 4)  (413 260)  (413 260)  routing T_8_16.sp4_v_b_2 <X> T_8_16.lc_trk_g1_2
 (26 4)  (414 260)  (414 260)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (415 260)  (415 260)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 260)  (417 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 260)  (419 260)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 260)  (420 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (428 260)  (428 260)  LC_2 Logic Functioning bit
 (41 4)  (429 260)  (429 260)  LC_2 Logic Functioning bit
 (43 4)  (431 260)  (431 260)  LC_2 Logic Functioning bit
 (50 4)  (438 260)  (438 260)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (410 261)  (410 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (411 261)  (411 261)  routing T_8_16.sp4_v_b_2 <X> T_8_16.lc_trk_g1_2
 (27 5)  (415 261)  (415 261)  routing T_8_16.lc_trk_g1_5 <X> T_8_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 261)  (417 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 261)  (418 261)  routing T_8_16.lc_trk_g1_2 <X> T_8_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (425 261)  (425 261)  LC_2 Logic Functioning bit
 (39 5)  (427 261)  (427 261)  LC_2 Logic Functioning bit
 (40 5)  (428 261)  (428 261)  LC_2 Logic Functioning bit
 (41 5)  (429 261)  (429 261)  LC_2 Logic Functioning bit
 (42 5)  (430 261)  (430 261)  LC_2 Logic Functioning bit
 (43 5)  (431 261)  (431 261)  LC_2 Logic Functioning bit
 (53 5)  (441 261)  (441 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (399 262)  (399 262)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_v_t_40
 (16 6)  (404 262)  (404 262)  routing T_8_16.sp4_v_b_13 <X> T_8_16.lc_trk_g1_5
 (17 6)  (405 262)  (405 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (406 262)  (406 262)  routing T_8_16.sp4_v_b_13 <X> T_8_16.lc_trk_g1_5
 (12 7)  (400 263)  (400 263)  routing T_8_16.sp4_v_b_2 <X> T_8_16.sp4_v_t_40
 (18 7)  (406 263)  (406 263)  routing T_8_16.sp4_v_b_13 <X> T_8_16.lc_trk_g1_5
 (25 10)  (413 266)  (413 266)  routing T_8_16.sp4_v_b_30 <X> T_8_16.lc_trk_g2_6
 (22 11)  (410 267)  (410 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (411 267)  (411 267)  routing T_8_16.sp4_v_b_30 <X> T_8_16.lc_trk_g2_6
 (14 13)  (402 269)  (402 269)  routing T_8_16.sp4_r_v_b_40 <X> T_8_16.lc_trk_g3_0
 (17 13)  (405 269)  (405 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (16 14)  (404 270)  (404 270)  routing T_8_16.sp4_v_t_16 <X> T_8_16.lc_trk_g3_5
 (17 14)  (405 270)  (405 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (406 270)  (406 270)  routing T_8_16.sp4_v_t_16 <X> T_8_16.lc_trk_g3_5


LogicTile_9_16

 (22 0)  (464 256)  (464 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (463 257)  (463 257)  routing T_9_16.sp4_r_v_b_32 <X> T_9_16.lc_trk_g0_3
 (22 6)  (464 262)  (464 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (463 263)  (463 263)  routing T_9_16.sp4_r_v_b_31 <X> T_9_16.lc_trk_g1_7
 (29 8)  (471 264)  (471 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 264)  (474 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 264)  (475 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 264)  (476 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 264)  (477 264)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_4
 (38 8)  (480 264)  (480 264)  LC_4 Logic Functioning bit
 (39 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (41 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (43 8)  (485 264)  (485 264)  LC_4 Logic Functioning bit
 (27 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 265)  (470 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 265)  (471 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 265)  (472 265)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (474 265)  (474 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (476 265)  (476 265)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_4
 (35 9)  (477 265)  (477 265)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.input_2_4
 (38 9)  (480 265)  (480 265)  LC_4 Logic Functioning bit
 (39 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (51 9)  (493 265)  (493 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 12)  (459 268)  (459 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (460 268)  (460 268)  routing T_9_16.bnl_op_1 <X> T_9_16.lc_trk_g3_1
 (14 13)  (456 269)  (456 269)  routing T_9_16.sp4_h_r_24 <X> T_9_16.lc_trk_g3_0
 (15 13)  (457 269)  (457 269)  routing T_9_16.sp4_h_r_24 <X> T_9_16.lc_trk_g3_0
 (16 13)  (458 269)  (458 269)  routing T_9_16.sp4_h_r_24 <X> T_9_16.lc_trk_g3_0
 (17 13)  (459 269)  (459 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (460 269)  (460 269)  routing T_9_16.bnl_op_1 <X> T_9_16.lc_trk_g3_1


IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



LogicTile_2_15

 (5 1)  (77 241)  (77 241)  routing T_2_15.sp4_h_r_0 <X> T_2_15.sp4_v_b_0
 (1 2)  (73 242)  (73 242)  routing T_2_15.glb_netwk_4 <X> T_2_15.wire_logic_cluster/lc_7/clk
 (2 2)  (74 242)  (74 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (1 4)  (73 244)  (73 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (14 6)  (86 246)  (86 246)  routing T_2_15.sp4_v_b_4 <X> T_2_15.lc_trk_g1_4
 (16 7)  (88 247)  (88 247)  routing T_2_15.sp4_v_b_4 <X> T_2_15.lc_trk_g1_4
 (17 7)  (89 247)  (89 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (31 8)  (103 248)  (103 248)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 248)  (104 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 248)  (106 248)  routing T_2_15.lc_trk_g1_4 <X> T_2_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 248)  (108 248)  LC_4 Logic Functioning bit
 (37 8)  (109 248)  (109 248)  LC_4 Logic Functioning bit
 (38 8)  (110 248)  (110 248)  LC_4 Logic Functioning bit
 (39 8)  (111 248)  (111 248)  LC_4 Logic Functioning bit
 (45 8)  (117 248)  (117 248)  LC_4 Logic Functioning bit
 (47 8)  (119 248)  (119 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (123 248)  (123 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (108 249)  (108 249)  LC_4 Logic Functioning bit
 (37 9)  (109 249)  (109 249)  LC_4 Logic Functioning bit
 (38 9)  (110 249)  (110 249)  LC_4 Logic Functioning bit
 (39 9)  (111 249)  (111 249)  LC_4 Logic Functioning bit
 (45 9)  (117 249)  (117 249)  LC_4 Logic Functioning bit
 (46 9)  (118 249)  (118 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (123 249)  (123 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (3 12)  (75 252)  (75 252)  routing T_2_15.sp12_v_b_1 <X> T_2_15.sp12_h_r_1
 (3 13)  (75 253)  (75 253)  routing T_2_15.sp12_v_b_1 <X> T_2_15.sp12_h_r_1
 (0 14)  (72 254)  (72 254)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 254)  (73 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 255)  (72 255)  routing T_2_15.glb_netwk_6 <X> T_2_15.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (12 0)  (180 240)  (180 240)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (15 0)  (183 240)  (183 240)  routing T_4_15.sp4_v_b_17 <X> T_4_15.lc_trk_g0_1
 (16 0)  (184 240)  (184 240)  routing T_4_15.sp4_v_b_17 <X> T_4_15.lc_trk_g0_1
 (17 0)  (185 240)  (185 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (197 240)  (197 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 240)  (200 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 240)  (201 240)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 240)  (202 240)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_0/in_3
 (11 1)  (179 241)  (179 241)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (13 1)  (181 241)  (181 241)  routing T_4_15.sp4_v_b_8 <X> T_4_15.sp4_h_r_2
 (15 1)  (183 241)  (183 241)  routing T_4_15.bot_op_0 <X> T_4_15.lc_trk_g0_0
 (17 1)  (185 241)  (185 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (190 241)  (190 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (191 241)  (191 241)  routing T_4_15.sp4_h_r_2 <X> T_4_15.lc_trk_g0_2
 (24 1)  (192 241)  (192 241)  routing T_4_15.sp4_h_r_2 <X> T_4_15.lc_trk_g0_2
 (25 1)  (193 241)  (193 241)  routing T_4_15.sp4_h_r_2 <X> T_4_15.lc_trk_g0_2
 (26 1)  (194 241)  (194 241)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 241)  (195 241)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 241)  (197 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 241)  (200 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (205 241)  (205 241)  LC_0 Logic Functioning bit
 (15 2)  (183 242)  (183 242)  routing T_4_15.sp12_h_r_5 <X> T_4_15.lc_trk_g0_5
 (17 2)  (185 242)  (185 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (186 242)  (186 242)  routing T_4_15.sp12_h_r_5 <X> T_4_15.lc_trk_g0_5
 (28 2)  (196 242)  (196 242)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 242)  (197 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 242)  (198 242)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 242)  (199 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 242)  (200 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 242)  (201 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 242)  (202 242)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (206 242)  (206 242)  LC_1 Logic Functioning bit
 (39 2)  (207 242)  (207 242)  LC_1 Logic Functioning bit
 (41 2)  (209 242)  (209 242)  LC_1 Logic Functioning bit
 (43 2)  (211 242)  (211 242)  LC_1 Logic Functioning bit
 (50 2)  (218 242)  (218 242)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (186 243)  (186 243)  routing T_4_15.sp12_h_r_5 <X> T_4_15.lc_trk_g0_5
 (26 3)  (194 243)  (194 243)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 243)  (195 243)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 243)  (196 243)  routing T_4_15.lc_trk_g3_2 <X> T_4_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 243)  (197 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (198 243)  (198 243)  routing T_4_15.lc_trk_g2_6 <X> T_4_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 243)  (199 243)  routing T_4_15.lc_trk_g3_7 <X> T_4_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (206 243)  (206 243)  LC_1 Logic Functioning bit
 (39 3)  (207 243)  (207 243)  LC_1 Logic Functioning bit
 (40 3)  (208 243)  (208 243)  LC_1 Logic Functioning bit
 (41 3)  (209 243)  (209 243)  LC_1 Logic Functioning bit
 (42 3)  (210 243)  (210 243)  LC_1 Logic Functioning bit
 (43 3)  (211 243)  (211 243)  LC_1 Logic Functioning bit
 (48 3)  (216 243)  (216 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (182 244)  (182 244)  routing T_4_15.wire_logic_cluster/lc_0/out <X> T_4_15.lc_trk_g1_0
 (21 4)  (189 244)  (189 244)  routing T_4_15.sp4_v_b_11 <X> T_4_15.lc_trk_g1_3
 (22 4)  (190 244)  (190 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (191 244)  (191 244)  routing T_4_15.sp4_v_b_11 <X> T_4_15.lc_trk_g1_3
 (27 4)  (195 244)  (195 244)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 244)  (196 244)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 244)  (197 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 244)  (199 244)  routing T_4_15.lc_trk_g0_5 <X> T_4_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 244)  (200 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 244)  (204 244)  LC_2 Logic Functioning bit
 (37 4)  (205 244)  (205 244)  LC_2 Logic Functioning bit
 (38 4)  (206 244)  (206 244)  LC_2 Logic Functioning bit
 (39 4)  (207 244)  (207 244)  LC_2 Logic Functioning bit
 (40 4)  (208 244)  (208 244)  LC_2 Logic Functioning bit
 (41 4)  (209 244)  (209 244)  LC_2 Logic Functioning bit
 (42 4)  (210 244)  (210 244)  LC_2 Logic Functioning bit
 (17 5)  (185 245)  (185 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (189 245)  (189 245)  routing T_4_15.sp4_v_b_11 <X> T_4_15.lc_trk_g1_3
 (22 5)  (190 245)  (190 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (192 245)  (192 245)  routing T_4_15.bot_op_2 <X> T_4_15.lc_trk_g1_2
 (26 5)  (194 245)  (194 245)  routing T_4_15.lc_trk_g0_2 <X> T_4_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 245)  (197 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (200 245)  (200 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (201 245)  (201 245)  routing T_4_15.lc_trk_g2_0 <X> T_4_15.input_2_2
 (36 5)  (204 245)  (204 245)  LC_2 Logic Functioning bit
 (37 5)  (205 245)  (205 245)  LC_2 Logic Functioning bit
 (38 5)  (206 245)  (206 245)  LC_2 Logic Functioning bit
 (39 5)  (207 245)  (207 245)  LC_2 Logic Functioning bit
 (40 5)  (208 245)  (208 245)  LC_2 Logic Functioning bit
 (41 5)  (209 245)  (209 245)  LC_2 Logic Functioning bit
 (42 5)  (210 245)  (210 245)  LC_2 Logic Functioning bit
 (43 5)  (211 245)  (211 245)  LC_2 Logic Functioning bit
 (16 6)  (184 246)  (184 246)  routing T_4_15.sp4_v_b_13 <X> T_4_15.lc_trk_g1_5
 (17 6)  (185 246)  (185 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (186 246)  (186 246)  routing T_4_15.sp4_v_b_13 <X> T_4_15.lc_trk_g1_5
 (21 6)  (189 246)  (189 246)  routing T_4_15.bnr_op_7 <X> T_4_15.lc_trk_g1_7
 (22 6)  (190 246)  (190 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (194 246)  (194 246)  routing T_4_15.lc_trk_g0_5 <X> T_4_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 246)  (195 246)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 246)  (197 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 246)  (198 246)  routing T_4_15.lc_trk_g1_5 <X> T_4_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 246)  (200 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 246)  (202 246)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 246)  (205 246)  LC_3 Logic Functioning bit
 (18 7)  (186 247)  (186 247)  routing T_4_15.sp4_v_b_13 <X> T_4_15.lc_trk_g1_5
 (21 7)  (189 247)  (189 247)  routing T_4_15.bnr_op_7 <X> T_4_15.lc_trk_g1_7
 (29 7)  (197 247)  (197 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 247)  (199 247)  routing T_4_15.lc_trk_g1_3 <X> T_4_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 247)  (200 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (201 247)  (201 247)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_3
 (34 7)  (202 247)  (202 247)  routing T_4_15.lc_trk_g3_0 <X> T_4_15.input_2_3
 (14 8)  (182 248)  (182 248)  routing T_4_15.sp4_h_l_21 <X> T_4_15.lc_trk_g2_0
 (26 8)  (194 248)  (194 248)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 248)  (195 248)  routing T_4_15.lc_trk_g1_0 <X> T_4_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 248)  (197 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 248)  (200 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 248)  (202 248)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (43 8)  (211 248)  (211 248)  LC_4 Logic Functioning bit
 (46 8)  (214 248)  (214 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (218 248)  (218 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (183 249)  (183 249)  routing T_4_15.sp4_h_l_21 <X> T_4_15.lc_trk_g2_0
 (16 9)  (184 249)  (184 249)  routing T_4_15.sp4_h_l_21 <X> T_4_15.lc_trk_g2_0
 (17 9)  (185 249)  (185 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (194 249)  (194 249)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 249)  (195 249)  routing T_4_15.lc_trk_g1_7 <X> T_4_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 249)  (197 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 249)  (199 249)  routing T_4_15.lc_trk_g1_2 <X> T_4_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 249)  (204 249)  LC_4 Logic Functioning bit
 (38 9)  (206 249)  (206 249)  LC_4 Logic Functioning bit
 (41 9)  (209 249)  (209 249)  LC_4 Logic Functioning bit
 (42 9)  (210 249)  (210 249)  LC_4 Logic Functioning bit
 (43 9)  (211 249)  (211 249)  LC_4 Logic Functioning bit
 (22 11)  (190 251)  (190 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (191 251)  (191 251)  routing T_4_15.sp12_v_b_14 <X> T_4_15.lc_trk_g2_6
 (25 12)  (193 252)  (193 252)  routing T_4_15.wire_logic_cluster/lc_2/out <X> T_4_15.lc_trk_g3_2
 (15 13)  (183 253)  (183 253)  routing T_4_15.sp4_v_t_29 <X> T_4_15.lc_trk_g3_0
 (16 13)  (184 253)  (184 253)  routing T_4_15.sp4_v_t_29 <X> T_4_15.lc_trk_g3_0
 (17 13)  (185 253)  (185 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (190 253)  (190 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (190 254)  (190 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (189 255)  (189 255)  routing T_4_15.sp4_r_v_b_47 <X> T_4_15.lc_trk_g3_7


LogicTile_5_15

 (15 0)  (237 240)  (237 240)  routing T_5_15.sp4_v_b_17 <X> T_5_15.lc_trk_g0_1
 (16 0)  (238 240)  (238 240)  routing T_5_15.sp4_v_b_17 <X> T_5_15.lc_trk_g0_1
 (17 0)  (239 240)  (239 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (243 240)  (243 240)  routing T_5_15.wire_logic_cluster/lc_3/out <X> T_5_15.lc_trk_g0_3
 (22 0)  (244 240)  (244 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (248 240)  (248 240)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 240)  (251 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 240)  (253 240)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 240)  (254 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 240)  (255 240)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 240)  (256 240)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (53 0)  (275 240)  (275 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (236 241)  (236 241)  routing T_5_15.sp4_r_v_b_35 <X> T_5_15.lc_trk_g0_0
 (17 1)  (239 241)  (239 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (244 241)  (244 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 241)  (246 241)  routing T_5_15.bot_op_2 <X> T_5_15.lc_trk_g0_2
 (27 1)  (249 241)  (249 241)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 241)  (250 241)  routing T_5_15.lc_trk_g3_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 241)  (251 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 241)  (254 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (262 241)  (262 241)  LC_0 Logic Functioning bit
 (32 2)  (254 242)  (254 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 242)  (255 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 242)  (256 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 242)  (257 242)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (39 2)  (261 242)  (261 242)  LC_1 Logic Functioning bit
 (27 3)  (249 243)  (249 243)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 243)  (250 243)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 243)  (251 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 243)  (254 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (255 243)  (255 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (34 3)  (256 243)  (256 243)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_1
 (38 3)  (260 243)  (260 243)  LC_1 Logic Functioning bit
 (28 4)  (250 244)  (250 244)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 244)  (251 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 244)  (254 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (258 244)  (258 244)  LC_2 Logic Functioning bit
 (37 4)  (259 244)  (259 244)  LC_2 Logic Functioning bit
 (39 4)  (261 244)  (261 244)  LC_2 Logic Functioning bit
 (43 4)  (265 244)  (265 244)  LC_2 Logic Functioning bit
 (50 4)  (272 244)  (272 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (248 245)  (248 245)  routing T_5_15.lc_trk_g0_2 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 245)  (251 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 245)  (253 245)  routing T_5_15.lc_trk_g0_3 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (259 245)  (259 245)  LC_2 Logic Functioning bit
 (42 5)  (264 245)  (264 245)  LC_2 Logic Functioning bit
 (28 6)  (250 246)  (250 246)  routing T_5_15.lc_trk_g2_0 <X> T_5_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 246)  (251 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 246)  (253 246)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 246)  (254 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 246)  (255 246)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 246)  (257 246)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_3
 (27 7)  (249 247)  (249 247)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 247)  (250 247)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 247)  (251 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 247)  (253 247)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 247)  (254 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (255 247)  (255 247)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_3
 (34 7)  (256 247)  (256 247)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.input_2_3
 (41 7)  (263 247)  (263 247)  LC_3 Logic Functioning bit
 (14 8)  (236 248)  (236 248)  routing T_5_15.sp4_v_t_21 <X> T_5_15.lc_trk_g2_0
 (17 8)  (239 248)  (239 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (240 248)  (240 248)  routing T_5_15.bnl_op_1 <X> T_5_15.lc_trk_g2_1
 (27 8)  (249 248)  (249 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 248)  (250 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 248)  (251 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 248)  (252 248)  routing T_5_15.lc_trk_g3_4 <X> T_5_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 248)  (254 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 248)  (255 248)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 248)  (256 248)  routing T_5_15.lc_trk_g3_0 <X> T_5_15.wire_logic_cluster/lc_4/in_3
 (14 9)  (236 249)  (236 249)  routing T_5_15.sp4_v_t_21 <X> T_5_15.lc_trk_g2_0
 (16 9)  (238 249)  (238 249)  routing T_5_15.sp4_v_t_21 <X> T_5_15.lc_trk_g2_0
 (17 9)  (239 249)  (239 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (240 249)  (240 249)  routing T_5_15.bnl_op_1 <X> T_5_15.lc_trk_g2_1
 (28 9)  (250 249)  (250 249)  routing T_5_15.lc_trk_g2_0 <X> T_5_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 249)  (251 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (40 9)  (262 249)  (262 249)  LC_4 Logic Functioning bit
 (42 9)  (264 249)  (264 249)  LC_4 Logic Functioning bit
 (27 10)  (249 250)  (249 250)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 250)  (250 250)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 250)  (251 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 250)  (253 250)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 250)  (254 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 250)  (255 250)  routing T_5_15.lc_trk_g2_4 <X> T_5_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 250)  (259 250)  LC_5 Logic Functioning bit
 (38 10)  (260 250)  (260 250)  LC_5 Logic Functioning bit
 (39 10)  (261 250)  (261 250)  LC_5 Logic Functioning bit
 (50 10)  (272 250)  (272 250)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (237 251)  (237 251)  routing T_5_15.tnr_op_4 <X> T_5_15.lc_trk_g2_4
 (17 11)  (239 251)  (239 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (244 251)  (244 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (245 251)  (245 251)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g2_6
 (24 11)  (246 251)  (246 251)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g2_6
 (25 11)  (247 251)  (247 251)  routing T_5_15.sp4_h_r_30 <X> T_5_15.lc_trk_g2_6
 (28 11)  (250 251)  (250 251)  routing T_5_15.lc_trk_g2_1 <X> T_5_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 251)  (251 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 251)  (258 251)  LC_5 Logic Functioning bit
 (37 11)  (259 251)  (259 251)  LC_5 Logic Functioning bit
 (38 11)  (260 251)  (260 251)  LC_5 Logic Functioning bit
 (39 11)  (261 251)  (261 251)  LC_5 Logic Functioning bit
 (17 12)  (239 252)  (239 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (14 13)  (236 253)  (236 253)  routing T_5_15.sp12_v_b_16 <X> T_5_15.lc_trk_g3_0
 (16 13)  (238 253)  (238 253)  routing T_5_15.sp12_v_b_16 <X> T_5_15.lc_trk_g3_0
 (17 13)  (239 253)  (239 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (240 253)  (240 253)  routing T_5_15.sp4_r_v_b_41 <X> T_5_15.lc_trk_g3_1
 (17 14)  (239 254)  (239 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (15 15)  (237 255)  (237 255)  routing T_5_15.sp4_v_t_33 <X> T_5_15.lc_trk_g3_4
 (16 15)  (238 255)  (238 255)  routing T_5_15.sp4_v_t_33 <X> T_5_15.lc_trk_g3_4
 (17 15)  (239 255)  (239 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (240 255)  (240 255)  routing T_5_15.sp4_r_v_b_45 <X> T_5_15.lc_trk_g3_5


LogicTile_6_15

 (2 0)  (278 240)  (278 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (298 240)  (298 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (300 240)  (300 240)  routing T_6_15.bot_op_3 <X> T_6_15.lc_trk_g0_3
 (1 2)  (277 242)  (277 242)  routing T_6_15.glb_netwk_4 <X> T_6_15.wire_logic_cluster/lc_7/clk
 (2 2)  (278 242)  (278 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (297 242)  (297 242)  routing T_6_15.sp4_v_b_7 <X> T_6_15.lc_trk_g0_7
 (22 2)  (298 242)  (298 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (299 242)  (299 242)  routing T_6_15.sp4_v_b_7 <X> T_6_15.lc_trk_g0_7
 (26 2)  (302 242)  (302 242)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 242)  (305 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 242)  (306 242)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 242)  (307 242)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 242)  (308 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 242)  (309 242)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 242)  (310 242)  routing T_6_15.lc_trk_g3_5 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 242)  (312 242)  LC_1 Logic Functioning bit
 (37 2)  (313 242)  (313 242)  LC_1 Logic Functioning bit
 (38 2)  (314 242)  (314 242)  LC_1 Logic Functioning bit
 (39 2)  (315 242)  (315 242)  LC_1 Logic Functioning bit
 (41 2)  (317 242)  (317 242)  LC_1 Logic Functioning bit
 (43 2)  (319 242)  (319 242)  LC_1 Logic Functioning bit
 (14 3)  (290 243)  (290 243)  routing T_6_15.sp4_r_v_b_28 <X> T_6_15.lc_trk_g0_4
 (17 3)  (293 243)  (293 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (302 243)  (302 243)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 243)  (303 243)  routing T_6_15.lc_trk_g1_6 <X> T_6_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 243)  (305 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 243)  (313 243)  LC_1 Logic Functioning bit
 (39 3)  (315 243)  (315 243)  LC_1 Logic Functioning bit
 (1 4)  (277 244)  (277 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (284 244)  (284 244)  routing T_6_15.sp4_h_l_45 <X> T_6_15.sp4_h_r_4
 (10 4)  (286 244)  (286 244)  routing T_6_15.sp4_h_l_45 <X> T_6_15.sp4_h_r_4
 (22 4)  (298 244)  (298 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (302 244)  (302 244)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (304 244)  (304 244)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 244)  (305 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 244)  (306 244)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 244)  (307 244)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 244)  (308 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (311 244)  (311 244)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_2
 (37 4)  (313 244)  (313 244)  LC_2 Logic Functioning bit
 (38 4)  (314 244)  (314 244)  LC_2 Logic Functioning bit
 (39 4)  (315 244)  (315 244)  LC_2 Logic Functioning bit
 (40 4)  (316 244)  (316 244)  LC_2 Logic Functioning bit
 (41 4)  (317 244)  (317 244)  LC_2 Logic Functioning bit
 (42 4)  (318 244)  (318 244)  LC_2 Logic Functioning bit
 (0 5)  (276 245)  (276 245)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (1 5)  (277 245)  (277 245)  routing T_6_15.lc_trk_g1_3 <X> T_6_15.wire_logic_cluster/lc_7/cen
 (21 5)  (297 245)  (297 245)  routing T_6_15.sp4_r_v_b_27 <X> T_6_15.lc_trk_g1_3
 (29 5)  (305 245)  (305 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 245)  (306 245)  routing T_6_15.lc_trk_g2_7 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 245)  (307 245)  routing T_6_15.lc_trk_g0_7 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 245)  (308 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (309 245)  (309 245)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_2
 (35 5)  (311 245)  (311 245)  routing T_6_15.lc_trk_g2_6 <X> T_6_15.input_2_2
 (37 5)  (313 245)  (313 245)  LC_2 Logic Functioning bit
 (39 5)  (315 245)  (315 245)  LC_2 Logic Functioning bit
 (16 6)  (292 246)  (292 246)  routing T_6_15.sp4_v_b_5 <X> T_6_15.lc_trk_g1_5
 (17 6)  (293 246)  (293 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (294 246)  (294 246)  routing T_6_15.sp4_v_b_5 <X> T_6_15.lc_trk_g1_5
 (27 6)  (303 246)  (303 246)  routing T_6_15.lc_trk_g1_5 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 246)  (305 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 246)  (306 246)  routing T_6_15.lc_trk_g1_5 <X> T_6_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 246)  (307 246)  routing T_6_15.lc_trk_g0_4 <X> T_6_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 246)  (308 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 246)  (312 246)  LC_3 Logic Functioning bit
 (37 6)  (313 246)  (313 246)  LC_3 Logic Functioning bit
 (40 6)  (316 246)  (316 246)  LC_3 Logic Functioning bit
 (42 6)  (318 246)  (318 246)  LC_3 Logic Functioning bit
 (50 6)  (326 246)  (326 246)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (298 247)  (298 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (300 247)  (300 247)  routing T_6_15.top_op_6 <X> T_6_15.lc_trk_g1_6
 (25 7)  (301 247)  (301 247)  routing T_6_15.top_op_6 <X> T_6_15.lc_trk_g1_6
 (26 7)  (302 247)  (302 247)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 247)  (305 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 247)  (312 247)  LC_3 Logic Functioning bit
 (37 7)  (313 247)  (313 247)  LC_3 Logic Functioning bit
 (41 7)  (317 247)  (317 247)  LC_3 Logic Functioning bit
 (42 7)  (318 247)  (318 247)  LC_3 Logic Functioning bit
 (5 8)  (281 248)  (281 248)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_6
 (17 8)  (293 248)  (293 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 248)  (294 248)  routing T_6_15.wire_logic_cluster/lc_1/out <X> T_6_15.lc_trk_g2_1
 (32 8)  (308 248)  (308 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 248)  (309 248)  routing T_6_15.lc_trk_g2_1 <X> T_6_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 248)  (312 248)  LC_4 Logic Functioning bit
 (37 8)  (313 248)  (313 248)  LC_4 Logic Functioning bit
 (38 8)  (314 248)  (314 248)  LC_4 Logic Functioning bit
 (42 8)  (318 248)  (318 248)  LC_4 Logic Functioning bit
 (45 8)  (321 248)  (321 248)  LC_4 Logic Functioning bit
 (50 8)  (326 248)  (326 248)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (282 249)  (282 249)  routing T_6_15.sp4_v_b_6 <X> T_6_15.sp4_h_r_6
 (17 9)  (293 249)  (293 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (28 9)  (304 249)  (304 249)  routing T_6_15.lc_trk_g2_0 <X> T_6_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 249)  (305 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (312 249)  (312 249)  LC_4 Logic Functioning bit
 (37 9)  (313 249)  (313 249)  LC_4 Logic Functioning bit
 (39 9)  (315 249)  (315 249)  LC_4 Logic Functioning bit
 (43 9)  (319 249)  (319 249)  LC_4 Logic Functioning bit
 (52 9)  (328 249)  (328 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (297 250)  (297 250)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g2_7
 (22 10)  (298 250)  (298 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (299 250)  (299 250)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g2_7
 (25 10)  (301 250)  (301 250)  routing T_6_15.sp12_v_b_6 <X> T_6_15.lc_trk_g2_6
 (21 11)  (297 251)  (297 251)  routing T_6_15.sp4_v_t_26 <X> T_6_15.lc_trk_g2_7
 (22 11)  (298 251)  (298 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (300 251)  (300 251)  routing T_6_15.sp12_v_b_6 <X> T_6_15.lc_trk_g2_6
 (25 11)  (301 251)  (301 251)  routing T_6_15.sp12_v_b_6 <X> T_6_15.lc_trk_g2_6
 (16 14)  (292 254)  (292 254)  routing T_6_15.sp12_v_t_10 <X> T_6_15.lc_trk_g3_5
 (17 14)  (293 254)  (293 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_7_15

 (14 0)  (348 240)  (348 240)  routing T_7_15.sp4_v_b_0 <X> T_7_15.lc_trk_g0_0
 (26 0)  (360 240)  (360 240)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 240)  (361 240)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 240)  (362 240)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 240)  (363 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 240)  (365 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 240)  (366 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 240)  (367 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 240)  (368 240)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (38 0)  (372 240)  (372 240)  LC_0 Logic Functioning bit
 (16 1)  (350 241)  (350 241)  routing T_7_15.sp4_v_b_0 <X> T_7_15.lc_trk_g0_0
 (17 1)  (351 241)  (351 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (361 241)  (361 241)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 241)  (363 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (365 241)  (365 241)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 241)  (366 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (367 241)  (367 241)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.input_2_0
 (34 1)  (368 241)  (368 241)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.input_2_0
 (21 2)  (355 242)  (355 242)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g0_7
 (22 2)  (356 242)  (356 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (357 242)  (357 242)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g0_7
 (29 2)  (363 242)  (363 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 242)  (366 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 242)  (368 242)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 242)  (370 242)  LC_1 Logic Functioning bit
 (37 2)  (371 242)  (371 242)  LC_1 Logic Functioning bit
 (38 2)  (372 242)  (372 242)  LC_1 Logic Functioning bit
 (42 2)  (376 242)  (376 242)  LC_1 Logic Functioning bit
 (43 2)  (377 242)  (377 242)  LC_1 Logic Functioning bit
 (48 2)  (382 242)  (382 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (384 242)  (384 242)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (355 243)  (355 243)  routing T_7_15.sp4_v_b_15 <X> T_7_15.lc_trk_g0_7
 (27 3)  (361 243)  (361 243)  routing T_7_15.lc_trk_g1_0 <X> T_7_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 243)  (363 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (370 243)  (370 243)  LC_1 Logic Functioning bit
 (37 3)  (371 243)  (371 243)  LC_1 Logic Functioning bit
 (42 3)  (376 243)  (376 243)  LC_1 Logic Functioning bit
 (43 3)  (377 243)  (377 243)  LC_1 Logic Functioning bit
 (14 4)  (348 244)  (348 244)  routing T_7_15.sp4_h_r_8 <X> T_7_15.lc_trk_g1_0
 (16 4)  (350 244)  (350 244)  routing T_7_15.sp4_v_b_1 <X> T_7_15.lc_trk_g1_1
 (17 4)  (351 244)  (351 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (352 244)  (352 244)  routing T_7_15.sp4_v_b_1 <X> T_7_15.lc_trk_g1_1
 (22 4)  (356 244)  (356 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (357 244)  (357 244)  routing T_7_15.sp12_h_r_11 <X> T_7_15.lc_trk_g1_3
 (27 4)  (361 244)  (361 244)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 244)  (362 244)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 244)  (363 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 244)  (365 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 244)  (366 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 244)  (367 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 244)  (368 244)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (15 5)  (349 245)  (349 245)  routing T_7_15.sp4_h_r_8 <X> T_7_15.lc_trk_g1_0
 (16 5)  (350 245)  (350 245)  routing T_7_15.sp4_h_r_8 <X> T_7_15.lc_trk_g1_0
 (17 5)  (351 245)  (351 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (360 245)  (360 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 245)  (361 245)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 245)  (363 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 245)  (365 245)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 245)  (370 245)  LC_2 Logic Functioning bit
 (38 5)  (372 245)  (372 245)  LC_2 Logic Functioning bit
 (13 6)  (347 246)  (347 246)  routing T_7_15.sp4_v_b_5 <X> T_7_15.sp4_v_t_40
 (15 6)  (349 246)  (349 246)  routing T_7_15.bot_op_5 <X> T_7_15.lc_trk_g1_5
 (17 6)  (351 246)  (351 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (360 246)  (360 246)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (362 246)  (362 246)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 246)  (363 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 246)  (364 246)  routing T_7_15.lc_trk_g2_4 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 246)  (366 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 246)  (367 246)  routing T_7_15.lc_trk_g2_0 <X> T_7_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (374 246)  (374 246)  LC_3 Logic Functioning bit
 (41 6)  (375 246)  (375 246)  LC_3 Logic Functioning bit
 (43 6)  (377 246)  (377 246)  LC_3 Logic Functioning bit
 (50 6)  (384 246)  (384 246)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (360 247)  (360 247)  routing T_7_15.lc_trk_g0_7 <X> T_7_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 247)  (363 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (371 247)  (371 247)  LC_3 Logic Functioning bit
 (39 7)  (373 247)  (373 247)  LC_3 Logic Functioning bit
 (40 7)  (374 247)  (374 247)  LC_3 Logic Functioning bit
 (41 7)  (375 247)  (375 247)  LC_3 Logic Functioning bit
 (42 7)  (376 247)  (376 247)  LC_3 Logic Functioning bit
 (43 7)  (377 247)  (377 247)  LC_3 Logic Functioning bit
 (14 9)  (348 249)  (348 249)  routing T_7_15.sp4_r_v_b_32 <X> T_7_15.lc_trk_g2_0
 (17 9)  (351 249)  (351 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (5 10)  (339 250)  (339 250)  routing T_7_15.sp4_v_b_6 <X> T_7_15.sp4_h_l_43
 (17 11)  (351 251)  (351 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (351 252)  (351 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (352 252)  (352 252)  routing T_7_15.bnl_op_1 <X> T_7_15.lc_trk_g3_1
 (14 13)  (348 253)  (348 253)  routing T_7_15.sp4_r_v_b_40 <X> T_7_15.lc_trk_g3_0
 (17 13)  (351 253)  (351 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (352 253)  (352 253)  routing T_7_15.bnl_op_1 <X> T_7_15.lc_trk_g3_1
 (22 15)  (356 255)  (356 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (357 255)  (357 255)  routing T_7_15.sp4_v_b_46 <X> T_7_15.lc_trk_g3_6
 (24 15)  (358 255)  (358 255)  routing T_7_15.sp4_v_b_46 <X> T_7_15.lc_trk_g3_6


LogicTile_8_15

 (5 0)  (393 240)  (393 240)  routing T_8_15.sp4_v_b_0 <X> T_8_15.sp4_h_r_0
 (14 0)  (402 240)  (402 240)  routing T_8_15.wire_logic_cluster/lc_0/out <X> T_8_15.lc_trk_g0_0
 (22 0)  (410 240)  (410 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (412 240)  (412 240)  routing T_8_15.bot_op_3 <X> T_8_15.lc_trk_g0_3
 (25 0)  (413 240)  (413 240)  routing T_8_15.bnr_op_2 <X> T_8_15.lc_trk_g0_2
 (26 0)  (414 240)  (414 240)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (31 0)  (419 240)  (419 240)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 240)  (420 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 240)  (421 240)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (425 240)  (425 240)  LC_0 Logic Functioning bit
 (39 0)  (427 240)  (427 240)  LC_0 Logic Functioning bit
 (40 0)  (428 240)  (428 240)  LC_0 Logic Functioning bit
 (41 0)  (429 240)  (429 240)  LC_0 Logic Functioning bit
 (42 0)  (430 240)  (430 240)  LC_0 Logic Functioning bit
 (43 0)  (431 240)  (431 240)  LC_0 Logic Functioning bit
 (6 1)  (394 241)  (394 241)  routing T_8_15.sp4_v_b_0 <X> T_8_15.sp4_h_r_0
 (11 1)  (399 241)  (399 241)  routing T_8_15.sp4_h_l_39 <X> T_8_15.sp4_h_r_2
 (17 1)  (405 241)  (405 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (410 241)  (410 241)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (413 241)  (413 241)  routing T_8_15.bnr_op_2 <X> T_8_15.lc_trk_g0_2
 (26 1)  (414 241)  (414 241)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (415 241)  (415 241)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 241)  (417 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (424 241)  (424 241)  LC_0 Logic Functioning bit
 (38 1)  (426 241)  (426 241)  LC_0 Logic Functioning bit
 (40 1)  (428 241)  (428 241)  LC_0 Logic Functioning bit
 (41 1)  (429 241)  (429 241)  LC_0 Logic Functioning bit
 (42 1)  (430 241)  (430 241)  LC_0 Logic Functioning bit
 (43 1)  (431 241)  (431 241)  LC_0 Logic Functioning bit
 (21 2)  (409 242)  (409 242)  routing T_8_15.sp4_v_b_7 <X> T_8_15.lc_trk_g0_7
 (22 2)  (410 242)  (410 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (411 242)  (411 242)  routing T_8_15.sp4_v_b_7 <X> T_8_15.lc_trk_g0_7
 (27 2)  (415 242)  (415 242)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 242)  (416 242)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 242)  (417 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 242)  (418 242)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 242)  (419 242)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 242)  (420 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (422 242)  (422 242)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 242)  (424 242)  LC_1 Logic Functioning bit
 (37 2)  (425 242)  (425 242)  LC_1 Logic Functioning bit
 (38 2)  (426 242)  (426 242)  LC_1 Logic Functioning bit
 (39 2)  (427 242)  (427 242)  LC_1 Logic Functioning bit
 (41 2)  (429 242)  (429 242)  LC_1 Logic Functioning bit
 (43 2)  (431 242)  (431 242)  LC_1 Logic Functioning bit
 (31 3)  (419 243)  (419 243)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 243)  (424 243)  LC_1 Logic Functioning bit
 (37 3)  (425 243)  (425 243)  LC_1 Logic Functioning bit
 (38 3)  (426 243)  (426 243)  LC_1 Logic Functioning bit
 (39 3)  (427 243)  (427 243)  LC_1 Logic Functioning bit
 (41 3)  (429 243)  (429 243)  LC_1 Logic Functioning bit
 (43 3)  (431 243)  (431 243)  LC_1 Logic Functioning bit
 (16 4)  (404 244)  (404 244)  routing T_8_15.sp4_v_b_1 <X> T_8_15.lc_trk_g1_1
 (17 4)  (405 244)  (405 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (406 244)  (406 244)  routing T_8_15.sp4_v_b_1 <X> T_8_15.lc_trk_g1_1
 (21 4)  (409 244)  (409 244)  routing T_8_15.lft_op_3 <X> T_8_15.lc_trk_g1_3
 (22 4)  (410 244)  (410 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (412 244)  (412 244)  routing T_8_15.lft_op_3 <X> T_8_15.lc_trk_g1_3
 (26 4)  (414 244)  (414 244)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (31 4)  (419 244)  (419 244)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 244)  (420 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (40 4)  (428 244)  (428 244)  LC_2 Logic Functioning bit
 (42 4)  (430 244)  (430 244)  LC_2 Logic Functioning bit
 (26 5)  (414 245)  (414 245)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (415 245)  (415 245)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 245)  (417 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 245)  (419 245)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_2/in_3
 (41 5)  (429 245)  (429 245)  LC_2 Logic Functioning bit
 (43 5)  (431 245)  (431 245)  LC_2 Logic Functioning bit
 (15 6)  (403 246)  (403 246)  routing T_8_15.sp4_v_b_21 <X> T_8_15.lc_trk_g1_5
 (16 6)  (404 246)  (404 246)  routing T_8_15.sp4_v_b_21 <X> T_8_15.lc_trk_g1_5
 (17 6)  (405 246)  (405 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (409 246)  (409 246)  routing T_8_15.sp4_v_b_15 <X> T_8_15.lc_trk_g1_7
 (22 6)  (410 246)  (410 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (411 246)  (411 246)  routing T_8_15.sp4_v_b_15 <X> T_8_15.lc_trk_g1_7
 (27 6)  (415 246)  (415 246)  routing T_8_15.lc_trk_g1_1 <X> T_8_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 246)  (417 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 246)  (419 246)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 246)  (420 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 246)  (422 246)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 246)  (424 246)  LC_3 Logic Functioning bit
 (43 6)  (431 246)  (431 246)  LC_3 Logic Functioning bit
 (48 6)  (436 246)  (436 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (438 246)  (438 246)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (409 247)  (409 247)  routing T_8_15.sp4_v_b_15 <X> T_8_15.lc_trk_g1_7
 (26 7)  (414 247)  (414 247)  routing T_8_15.lc_trk_g0_3 <X> T_8_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 247)  (417 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (425 247)  (425 247)  LC_3 Logic Functioning bit
 (43 7)  (431 247)  (431 247)  LC_3 Logic Functioning bit
 (8 8)  (396 248)  (396 248)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_h_r_7
 (9 8)  (397 248)  (397 248)  routing T_8_15.sp4_v_b_7 <X> T_8_15.sp4_h_r_7
 (14 8)  (402 248)  (402 248)  routing T_8_15.sp4_v_t_21 <X> T_8_15.lc_trk_g2_0
 (26 8)  (414 248)  (414 248)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (419 248)  (419 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 248)  (420 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 248)  (421 248)  routing T_8_15.lc_trk_g2_5 <X> T_8_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (425 248)  (425 248)  LC_4 Logic Functioning bit
 (39 8)  (427 248)  (427 248)  LC_4 Logic Functioning bit
 (40 8)  (428 248)  (428 248)  LC_4 Logic Functioning bit
 (41 8)  (429 248)  (429 248)  LC_4 Logic Functioning bit
 (42 8)  (430 248)  (430 248)  LC_4 Logic Functioning bit
 (43 8)  (431 248)  (431 248)  LC_4 Logic Functioning bit
 (14 9)  (402 249)  (402 249)  routing T_8_15.sp4_v_t_21 <X> T_8_15.lc_trk_g2_0
 (16 9)  (404 249)  (404 249)  routing T_8_15.sp4_v_t_21 <X> T_8_15.lc_trk_g2_0
 (17 9)  (405 249)  (405 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (414 249)  (414 249)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (415 249)  (415 249)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 249)  (417 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (424 249)  (424 249)  LC_4 Logic Functioning bit
 (38 9)  (426 249)  (426 249)  LC_4 Logic Functioning bit
 (40 9)  (428 249)  (428 249)  LC_4 Logic Functioning bit
 (41 9)  (429 249)  (429 249)  LC_4 Logic Functioning bit
 (42 9)  (430 249)  (430 249)  LC_4 Logic Functioning bit
 (43 9)  (431 249)  (431 249)  LC_4 Logic Functioning bit
 (46 9)  (434 249)  (434 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (404 250)  (404 250)  routing T_8_15.sp12_v_t_10 <X> T_8_15.lc_trk_g2_5
 (17 10)  (405 250)  (405 250)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (27 10)  (415 250)  (415 250)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (416 250)  (416 250)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 250)  (417 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 250)  (418 250)  routing T_8_15.lc_trk_g3_5 <X> T_8_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 250)  (419 250)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 250)  (420 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 250)  (422 250)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (425 250)  (425 250)  LC_5 Logic Functioning bit
 (39 10)  (427 250)  (427 250)  LC_5 Logic Functioning bit
 (40 10)  (428 250)  (428 250)  LC_5 Logic Functioning bit
 (41 10)  (429 250)  (429 250)  LC_5 Logic Functioning bit
 (42 10)  (430 250)  (430 250)  LC_5 Logic Functioning bit
 (43 10)  (431 250)  (431 250)  LC_5 Logic Functioning bit
 (46 10)  (434 250)  (434 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (419 251)  (419 251)  routing T_8_15.lc_trk_g1_7 <X> T_8_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (425 251)  (425 251)  LC_5 Logic Functioning bit
 (39 11)  (427 251)  (427 251)  LC_5 Logic Functioning bit
 (40 11)  (428 251)  (428 251)  LC_5 Logic Functioning bit
 (41 11)  (429 251)  (429 251)  LC_5 Logic Functioning bit
 (42 11)  (430 251)  (430 251)  LC_5 Logic Functioning bit
 (43 11)  (431 251)  (431 251)  LC_5 Logic Functioning bit
 (29 12)  (417 252)  (417 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 252)  (418 252)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 252)  (419 252)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 252)  (420 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 252)  (421 252)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 252)  (422 252)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 252)  (424 252)  LC_6 Logic Functioning bit
 (38 12)  (426 252)  (426 252)  LC_6 Logic Functioning bit
 (39 12)  (427 252)  (427 252)  LC_6 Logic Functioning bit
 (40 12)  (428 252)  (428 252)  LC_6 Logic Functioning bit
 (26 13)  (414 253)  (414 253)  routing T_8_15.lc_trk_g0_2 <X> T_8_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 253)  (417 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 253)  (418 253)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 253)  (419 253)  routing T_8_15.lc_trk_g3_6 <X> T_8_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (420 253)  (420 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (421 253)  (421 253)  routing T_8_15.lc_trk_g2_0 <X> T_8_15.input_2_6
 (36 13)  (424 253)  (424 253)  LC_6 Logic Functioning bit
 (38 13)  (426 253)  (426 253)  LC_6 Logic Functioning bit
 (16 14)  (404 254)  (404 254)  routing T_8_15.sp12_v_t_10 <X> T_8_15.lc_trk_g3_5
 (17 14)  (405 254)  (405 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (414 254)  (414 254)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (417 254)  (417 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (420 254)  (420 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (422 254)  (422 254)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 254)  (424 254)  LC_7 Logic Functioning bit
 (37 14)  (425 254)  (425 254)  LC_7 Logic Functioning bit
 (42 14)  (430 254)  (430 254)  LC_7 Logic Functioning bit
 (43 14)  (431 254)  (431 254)  LC_7 Logic Functioning bit
 (50 14)  (438 254)  (438 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (410 255)  (410 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (411 255)  (411 255)  routing T_8_15.sp4_v_b_46 <X> T_8_15.lc_trk_g3_6
 (24 15)  (412 255)  (412 255)  routing T_8_15.sp4_v_b_46 <X> T_8_15.lc_trk_g3_6
 (26 15)  (414 255)  (414 255)  routing T_8_15.lc_trk_g0_7 <X> T_8_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 255)  (417 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (419 255)  (419 255)  routing T_8_15.lc_trk_g1_3 <X> T_8_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (424 255)  (424 255)  LC_7 Logic Functioning bit
 (37 15)  (425 255)  (425 255)  LC_7 Logic Functioning bit
 (38 15)  (426 255)  (426 255)  LC_7 Logic Functioning bit
 (42 15)  (430 255)  (430 255)  LC_7 Logic Functioning bit


LogicTile_9_15

 (25 0)  (467 240)  (467 240)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (26 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (470 240)  (470 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 240)  (471 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 240)  (474 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 240)  (475 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 240)  (476 240)  routing T_9_15.lc_trk_g3_0 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (22 1)  (464 241)  (464 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (465 241)  (465 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (24 1)  (466 241)  (466 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (25 1)  (467 241)  (467 241)  routing T_9_15.sp4_h_l_7 <X> T_9_15.lc_trk_g0_2
 (26 1)  (468 241)  (468 241)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 241)  (471 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 241)  (474 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (475 241)  (475 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (34 1)  (476 241)  (476 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (43 1)  (485 241)  (485 241)  LC_0 Logic Functioning bit
 (47 1)  (489 241)  (489 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (15 2)  (457 242)  (457 242)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g0_5
 (16 2)  (458 242)  (458 242)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g0_5
 (17 2)  (459 242)  (459 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (460 242)  (460 242)  routing T_9_15.sp4_h_r_13 <X> T_9_15.lc_trk_g0_5
 (22 2)  (464 242)  (464 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 242)  (470 242)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 242)  (471 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 242)  (473 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 242)  (474 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 242)  (475 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (21 3)  (463 243)  (463 243)  routing T_9_15.sp4_r_v_b_31 <X> T_9_15.lc_trk_g0_7
 (26 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 243)  (470 243)  routing T_9_15.lc_trk_g2_7 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 243)  (471 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 243)  (473 243)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (479 243)  (479 243)  LC_1 Logic Functioning bit
 (39 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (15 4)  (457 244)  (457 244)  routing T_9_15.bot_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (471 244)  (471 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 244)  (473 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 244)  (474 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 244)  (475 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 244)  (476 244)  routing T_9_15.lc_trk_g3_4 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (482 244)  (482 244)  LC_2 Logic Functioning bit
 (41 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (43 4)  (485 244)  (485 244)  LC_2 Logic Functioning bit
 (50 4)  (492 244)  (492 244)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (455 245)  (455 245)  routing T_9_15.sp4_v_t_37 <X> T_9_15.sp4_h_r_5
 (26 5)  (468 245)  (468 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 245)  (470 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 245)  (471 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g0_7 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (479 245)  (479 245)  LC_2 Logic Functioning bit
 (39 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (40 5)  (482 245)  (482 245)  LC_2 Logic Functioning bit
 (41 5)  (483 245)  (483 245)  LC_2 Logic Functioning bit
 (42 5)  (484 245)  (484 245)  LC_2 Logic Functioning bit
 (43 5)  (485 245)  (485 245)  LC_2 Logic Functioning bit
 (21 6)  (463 246)  (463 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (22 6)  (464 246)  (464 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (465 246)  (465 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (24 6)  (466 246)  (466 246)  routing T_9_15.sp4_h_l_2 <X> T_9_15.lc_trk_g1_7
 (26 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 246)  (469 246)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 246)  (471 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 246)  (474 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (38 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (43 6)  (485 246)  (485 246)  LC_3 Logic Functioning bit
 (50 6)  (492 246)  (492 246)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (454 247)  (454 247)  routing T_9_15.sp4_h_l_40 <X> T_9_15.sp4_v_t_40
 (29 7)  (471 247)  (471 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (473 247)  (473 247)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (478 247)  (478 247)  LC_3 Logic Functioning bit
 (38 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (41 7)  (483 247)  (483 247)  LC_3 Logic Functioning bit
 (42 7)  (484 247)  (484 247)  LC_3 Logic Functioning bit
 (43 7)  (485 247)  (485 247)  LC_3 Logic Functioning bit
 (53 7)  (495 247)  (495 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 10)  (459 250)  (459 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (464 250)  (464 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (18 11)  (460 251)  (460 251)  routing T_9_15.sp4_r_v_b_37 <X> T_9_15.lc_trk_g2_5
 (22 11)  (464 251)  (464 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (465 251)  (465 251)  routing T_9_15.sp12_v_t_21 <X> T_9_15.lc_trk_g2_6
 (25 11)  (467 251)  (467 251)  routing T_9_15.sp12_v_t_21 <X> T_9_15.lc_trk_g2_6
 (14 12)  (456 252)  (456 252)  routing T_9_15.sp4_v_t_21 <X> T_9_15.lc_trk_g3_0
 (15 12)  (457 252)  (457 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (16 12)  (458 252)  (458 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (17 12)  (459 252)  (459 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (460 252)  (460 252)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (21 12)  (463 252)  (463 252)  routing T_9_15.sp4_h_r_43 <X> T_9_15.lc_trk_g3_3
 (22 12)  (464 252)  (464 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (465 252)  (465 252)  routing T_9_15.sp4_h_r_43 <X> T_9_15.lc_trk_g3_3
 (24 12)  (466 252)  (466 252)  routing T_9_15.sp4_h_r_43 <X> T_9_15.lc_trk_g3_3
 (14 13)  (456 253)  (456 253)  routing T_9_15.sp4_v_t_21 <X> T_9_15.lc_trk_g3_0
 (16 13)  (458 253)  (458 253)  routing T_9_15.sp4_v_t_21 <X> T_9_15.lc_trk_g3_0
 (17 13)  (459 253)  (459 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (460 253)  (460 253)  routing T_9_15.sp4_h_r_41 <X> T_9_15.lc_trk_g3_1
 (21 13)  (463 253)  (463 253)  routing T_9_15.sp4_h_r_43 <X> T_9_15.lc_trk_g3_3
 (14 15)  (456 255)  (456 255)  routing T_9_15.sp4_r_v_b_44 <X> T_9_15.lc_trk_g3_4
 (17 15)  (459 255)  (459 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control

 (11 8)  (507 248)  (507 248)  routing T_10_15.sp4_h_l_39 <X> T_10_15.sp4_v_b_8
 (13 8)  (509 248)  (509 248)  routing T_10_15.sp4_h_l_39 <X> T_10_15.sp4_v_b_8
 (12 9)  (508 249)  (508 249)  routing T_10_15.sp4_h_l_39 <X> T_10_15.sp4_v_b_8


LogicTile_11_15

 (28 8)  (566 248)  (566 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 248)  (567 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 248)  (568 248)  routing T_11_15.lc_trk_g2_5 <X> T_11_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (570 248)  (570 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 248)  (571 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 248)  (572 248)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (573 248)  (573 248)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_4
 (36 8)  (574 248)  (574 248)  LC_4 Logic Functioning bit
 (38 8)  (576 248)  (576 248)  LC_4 Logic Functioning bit
 (41 8)  (579 248)  (579 248)  LC_4 Logic Functioning bit
 (43 8)  (581 248)  (581 248)  LC_4 Logic Functioning bit
 (52 8)  (590 248)  (590 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (553 249)  (553 249)  routing T_11_15.sp4_v_t_29 <X> T_11_15.lc_trk_g2_0
 (16 9)  (554 249)  (554 249)  routing T_11_15.sp4_v_t_29 <X> T_11_15.lc_trk_g2_0
 (17 9)  (555 249)  (555 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (566 249)  (566 249)  routing T_11_15.lc_trk_g2_0 <X> T_11_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 249)  (567 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (569 249)  (569 249)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (570 249)  (570 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (571 249)  (571 249)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_4
 (34 9)  (572 249)  (572 249)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.input_2_4
 (37 9)  (575 249)  (575 249)  LC_4 Logic Functioning bit
 (39 9)  (577 249)  (577 249)  LC_4 Logic Functioning bit
 (40 9)  (578 249)  (578 249)  LC_4 Logic Functioning bit
 (43 9)  (581 249)  (581 249)  LC_4 Logic Functioning bit
 (15 10)  (553 250)  (553 250)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g2_5
 (16 10)  (554 250)  (554 250)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g2_5
 (17 10)  (555 250)  (555 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (556 251)  (556 251)  routing T_11_15.sp4_h_l_16 <X> T_11_15.lc_trk_g2_5
 (25 12)  (563 252)  (563 252)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g3_2
 (22 13)  (560 253)  (560 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (561 253)  (561 253)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g3_2
 (24 13)  (562 253)  (562 253)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g3_2
 (25 13)  (563 253)  (563 253)  routing T_11_15.sp4_h_r_42 <X> T_11_15.lc_trk_g3_2
 (15 14)  (553 254)  (553 254)  routing T_11_15.sp4_h_r_45 <X> T_11_15.lc_trk_g3_5
 (16 14)  (554 254)  (554 254)  routing T_11_15.sp4_h_r_45 <X> T_11_15.lc_trk_g3_5
 (17 14)  (555 254)  (555 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (556 254)  (556 254)  routing T_11_15.sp4_h_r_45 <X> T_11_15.lc_trk_g3_5
 (18 15)  (556 255)  (556 255)  routing T_11_15.sp4_h_r_45 <X> T_11_15.lc_trk_g3_5


IO_Tile_13_15

 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 250)  (662 250)  IOB_1 IO Functioning bit
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit
 (16 14)  (662 254)  (662 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



LogicTile_2_14

 (8 0)  (80 224)  (80 224)  routing T_2_14.sp4_v_b_7 <X> T_2_14.sp4_h_r_1
 (9 0)  (81 224)  (81 224)  routing T_2_14.sp4_v_b_7 <X> T_2_14.sp4_h_r_1
 (10 0)  (82 224)  (82 224)  routing T_2_14.sp4_v_b_7 <X> T_2_14.sp4_h_r_1
 (12 0)  (84 224)  (84 224)  routing T_2_14.sp4_v_b_2 <X> T_2_14.sp4_h_r_2
 (15 0)  (87 224)  (87 224)  routing T_2_14.sp4_v_b_17 <X> T_2_14.lc_trk_g0_1
 (16 0)  (88 224)  (88 224)  routing T_2_14.sp4_v_b_17 <X> T_2_14.lc_trk_g0_1
 (17 0)  (89 224)  (89 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (11 1)  (83 225)  (83 225)  routing T_2_14.sp4_v_b_2 <X> T_2_14.sp4_h_r_2
 (12 4)  (84 228)  (84 228)  routing T_2_14.sp4_v_t_40 <X> T_2_14.sp4_h_r_5
 (21 4)  (93 228)  (93 228)  routing T_2_14.sp4_v_b_3 <X> T_2_14.lc_trk_g1_3
 (22 4)  (94 228)  (94 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (95 228)  (95 228)  routing T_2_14.sp4_v_b_3 <X> T_2_14.lc_trk_g1_3
 (26 6)  (98 230)  (98 230)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 230)  (99 230)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 230)  (100 230)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 230)  (101 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 230)  (104 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 230)  (106 230)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 230)  (108 230)  LC_3 Logic Functioning bit
 (37 6)  (109 230)  (109 230)  LC_3 Logic Functioning bit
 (38 6)  (110 230)  (110 230)  LC_3 Logic Functioning bit
 (39 6)  (111 230)  (111 230)  LC_3 Logic Functioning bit
 (40 6)  (112 230)  (112 230)  LC_3 Logic Functioning bit
 (41 6)  (113 230)  (113 230)  LC_3 Logic Functioning bit
 (42 6)  (114 230)  (114 230)  LC_3 Logic Functioning bit
 (43 6)  (115 230)  (115 230)  LC_3 Logic Functioning bit
 (27 7)  (99 231)  (99 231)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 231)  (100 231)  routing T_2_14.lc_trk_g3_4 <X> T_2_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 231)  (101 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 231)  (102 231)  routing T_2_14.lc_trk_g3_3 <X> T_2_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 231)  (103 231)  routing T_2_14.lc_trk_g1_3 <X> T_2_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 231)  (104 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (108 231)  (108 231)  LC_3 Logic Functioning bit
 (37 7)  (109 231)  (109 231)  LC_3 Logic Functioning bit
 (38 7)  (110 231)  (110 231)  LC_3 Logic Functioning bit
 (39 7)  (111 231)  (111 231)  LC_3 Logic Functioning bit
 (40 7)  (112 231)  (112 231)  LC_3 Logic Functioning bit
 (42 7)  (114 231)  (114 231)  LC_3 Logic Functioning bit
 (43 7)  (115 231)  (115 231)  LC_3 Logic Functioning bit
 (48 7)  (120 231)  (120 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 12)  (94 236)  (94 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (16 15)  (88 239)  (88 239)  routing T_2_14.sp12_v_b_12 <X> T_2_14.lc_trk_g3_4
 (17 15)  (89 239)  (89 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


RAM_Tile_3_14

 (10 9)  (136 233)  (136 233)  routing T_3_14.sp4_h_r_2 <X> T_3_14.sp4_v_b_7
 (8 13)  (134 237)  (134 237)  routing T_3_14.sp4_h_r_10 <X> T_3_14.sp4_v_b_10


LogicTile_4_14

 (14 0)  (182 224)  (182 224)  routing T_4_14.sp12_h_r_0 <X> T_4_14.lc_trk_g0_0
 (27 0)  (195 224)  (195 224)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 224)  (197 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 224)  (198 224)  routing T_4_14.lc_trk_g1_4 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 224)  (199 224)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 224)  (200 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 224)  (202 224)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 224)  (203 224)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_0
 (40 0)  (208 224)  (208 224)  LC_0 Logic Functioning bit
 (42 0)  (210 224)  (210 224)  LC_0 Logic Functioning bit
 (14 1)  (182 225)  (182 225)  routing T_4_14.sp12_h_r_0 <X> T_4_14.lc_trk_g0_0
 (15 1)  (183 225)  (183 225)  routing T_4_14.sp12_h_r_0 <X> T_4_14.lc_trk_g0_0
 (17 1)  (185 225)  (185 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (194 225)  (194 225)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 225)  (195 225)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 225)  (197 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 225)  (199 225)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 225)  (200 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (202 225)  (202 225)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_0
 (35 1)  (203 225)  (203 225)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_0
 (40 1)  (208 225)  (208 225)  LC_0 Logic Functioning bit
 (1 2)  (169 226)  (169 226)  routing T_4_14.glb_netwk_4 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (195 226)  (195 226)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 226)  (197 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 226)  (198 226)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 226)  (200 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 226)  (202 226)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 226)  (204 226)  LC_1 Logic Functioning bit
 (37 2)  (205 226)  (205 226)  LC_1 Logic Functioning bit
 (38 2)  (206 226)  (206 226)  LC_1 Logic Functioning bit
 (39 2)  (207 226)  (207 226)  LC_1 Logic Functioning bit
 (41 2)  (209 226)  (209 226)  LC_1 Logic Functioning bit
 (43 2)  (211 226)  (211 226)  LC_1 Logic Functioning bit
 (30 3)  (198 227)  (198 227)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 227)  (199 227)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 227)  (204 227)  LC_1 Logic Functioning bit
 (37 3)  (205 227)  (205 227)  LC_1 Logic Functioning bit
 (38 3)  (206 227)  (206 227)  LC_1 Logic Functioning bit
 (39 3)  (207 227)  (207 227)  LC_1 Logic Functioning bit
 (41 3)  (209 227)  (209 227)  LC_1 Logic Functioning bit
 (43 3)  (211 227)  (211 227)  LC_1 Logic Functioning bit
 (1 4)  (169 228)  (169 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (22 4)  (190 228)  (190 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (192 228)  (192 228)  routing T_4_14.bot_op_3 <X> T_4_14.lc_trk_g1_3
 (31 4)  (199 228)  (199 228)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 228)  (200 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 228)  (202 228)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (203 228)  (203 228)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_2
 (36 4)  (204 228)  (204 228)  LC_2 Logic Functioning bit
 (37 4)  (205 228)  (205 228)  LC_2 Logic Functioning bit
 (38 4)  (206 228)  (206 228)  LC_2 Logic Functioning bit
 (47 4)  (215 228)  (215 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (190 229)  (190 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (191 229)  (191 229)  routing T_4_14.sp4_v_b_18 <X> T_4_14.lc_trk_g1_2
 (24 5)  (192 229)  (192 229)  routing T_4_14.sp4_v_b_18 <X> T_4_14.lc_trk_g1_2
 (26 5)  (194 229)  (194 229)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 229)  (195 229)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 229)  (197 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 229)  (199 229)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 229)  (200 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (202 229)  (202 229)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_2
 (35 5)  (203 229)  (203 229)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.input_2_2
 (36 5)  (204 229)  (204 229)  LC_2 Logic Functioning bit
 (37 5)  (205 229)  (205 229)  LC_2 Logic Functioning bit
 (39 5)  (207 229)  (207 229)  LC_2 Logic Functioning bit
 (46 5)  (214 229)  (214 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (13 6)  (181 230)  (181 230)  routing T_4_14.sp4_v_b_5 <X> T_4_14.sp4_v_t_40
 (17 6)  (185 230)  (185 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (190 230)  (190 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (192 230)  (192 230)  routing T_4_14.bot_op_7 <X> T_4_14.lc_trk_g1_7
 (25 6)  (193 230)  (193 230)  routing T_4_14.wire_logic_cluster/lc_6/out <X> T_4_14.lc_trk_g1_6
 (26 6)  (194 230)  (194 230)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 230)  (195 230)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 230)  (197 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 230)  (198 230)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 230)  (200 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 230)  (202 230)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 230)  (205 230)  LC_3 Logic Functioning bit
 (42 6)  (210 230)  (210 230)  LC_3 Logic Functioning bit
 (46 6)  (214 230)  (214 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (215 230)  (215 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (219 230)  (219 230)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (183 231)  (183 231)  routing T_4_14.bot_op_4 <X> T_4_14.lc_trk_g1_4
 (17 7)  (185 231)  (185 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (190 231)  (190 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (194 231)  (194 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 231)  (195 231)  routing T_4_14.lc_trk_g1_6 <X> T_4_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 231)  (197 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 231)  (198 231)  routing T_4_14.lc_trk_g1_7 <X> T_4_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 231)  (199 231)  routing T_4_14.lc_trk_g1_3 <X> T_4_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 231)  (200 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (202 231)  (202 231)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.input_2_3
 (35 7)  (203 231)  (203 231)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.input_2_3
 (43 7)  (211 231)  (211 231)  LC_3 Logic Functioning bit
 (46 7)  (214 231)  (214 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (183 232)  (183 232)  routing T_4_14.sp4_h_r_25 <X> T_4_14.lc_trk_g2_1
 (16 8)  (184 232)  (184 232)  routing T_4_14.sp4_h_r_25 <X> T_4_14.lc_trk_g2_1
 (17 8)  (185 232)  (185 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (194 232)  (194 232)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (196 232)  (196 232)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 232)  (197 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 232)  (198 232)  routing T_4_14.lc_trk_g2_5 <X> T_4_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 232)  (200 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 232)  (201 232)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 232)  (202 232)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 232)  (205 232)  LC_4 Logic Functioning bit
 (41 8)  (209 232)  (209 232)  LC_4 Logic Functioning bit
 (42 8)  (210 232)  (210 232)  LC_4 Logic Functioning bit
 (43 8)  (211 232)  (211 232)  LC_4 Logic Functioning bit
 (50 8)  (218 232)  (218 232)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (186 233)  (186 233)  routing T_4_14.sp4_h_r_25 <X> T_4_14.lc_trk_g2_1
 (27 9)  (195 233)  (195 233)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 233)  (197 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 233)  (199 233)  routing T_4_14.lc_trk_g3_2 <X> T_4_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 233)  (205 233)  LC_4 Logic Functioning bit
 (42 9)  (210 233)  (210 233)  LC_4 Logic Functioning bit
 (17 10)  (185 234)  (185 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (197 234)  (197 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 234)  (199 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 234)  (200 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 234)  (201 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 234)  (202 234)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (40 10)  (208 234)  (208 234)  LC_5 Logic Functioning bit
 (42 10)  (210 234)  (210 234)  LC_5 Logic Functioning bit
 (48 10)  (216 234)  (216 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (218 234)  (218 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (186 235)  (186 235)  routing T_4_14.sp4_r_v_b_37 <X> T_4_14.lc_trk_g2_5
 (28 11)  (196 235)  (196 235)  routing T_4_14.lc_trk_g2_1 <X> T_4_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 235)  (197 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 235)  (199 235)  routing T_4_14.lc_trk_g3_7 <X> T_4_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (209 235)  (209 235)  LC_5 Logic Functioning bit
 (25 12)  (193 236)  (193 236)  routing T_4_14.wire_logic_cluster/lc_2/out <X> T_4_14.lc_trk_g3_2
 (26 12)  (194 236)  (194 236)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (36 12)  (204 236)  (204 236)  LC_6 Logic Functioning bit
 (38 12)  (206 236)  (206 236)  LC_6 Logic Functioning bit
 (41 12)  (209 236)  (209 236)  LC_6 Logic Functioning bit
 (43 12)  (211 236)  (211 236)  LC_6 Logic Functioning bit
 (45 12)  (213 236)  (213 236)  LC_6 Logic Functioning bit
 (53 12)  (221 236)  (221 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (190 237)  (190 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (195 237)  (195 237)  routing T_4_14.lc_trk_g1_5 <X> T_4_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 237)  (197 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (205 237)  (205 237)  LC_6 Logic Functioning bit
 (39 13)  (207 237)  (207 237)  LC_6 Logic Functioning bit
 (40 13)  (208 237)  (208 237)  LC_6 Logic Functioning bit
 (42 13)  (210 237)  (210 237)  LC_6 Logic Functioning bit
 (45 13)  (213 237)  (213 237)  LC_6 Logic Functioning bit
 (53 13)  (221 237)  (221 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (168 238)  (168 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 238)  (169 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (189 238)  (189 238)  routing T_4_14.sp4_h_r_39 <X> T_4_14.lc_trk_g3_7
 (22 14)  (190 238)  (190 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (191 238)  (191 238)  routing T_4_14.sp4_h_r_39 <X> T_4_14.lc_trk_g3_7
 (24 14)  (192 238)  (192 238)  routing T_4_14.sp4_h_r_39 <X> T_4_14.lc_trk_g3_7
 (0 15)  (168 239)  (168 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r


LogicTile_5_14

 (15 0)  (237 224)  (237 224)  routing T_5_14.sp4_v_b_17 <X> T_5_14.lc_trk_g0_1
 (16 0)  (238 224)  (238 224)  routing T_5_14.sp4_v_b_17 <X> T_5_14.lc_trk_g0_1
 (17 0)  (239 224)  (239 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (248 224)  (248 224)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 224)  (251 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (46 0)  (268 224)  (268 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (250 225)  (250 225)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 225)  (251 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (258 225)  (258 225)  LC_0 Logic Functioning bit
 (38 1)  (260 225)  (260 225)  LC_0 Logic Functioning bit
 (41 1)  (263 225)  (263 225)  LC_0 Logic Functioning bit
 (43 1)  (265 225)  (265 225)  LC_0 Logic Functioning bit
 (53 1)  (275 225)  (275 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (236 226)  (236 226)  routing T_5_14.sp4_v_t_1 <X> T_5_14.lc_trk_g0_4
 (15 2)  (237 226)  (237 226)  routing T_5_14.top_op_5 <X> T_5_14.lc_trk_g0_5
 (17 2)  (239 226)  (239 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (31 2)  (253 226)  (253 226)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 226)  (254 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 226)  (255 226)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 226)  (262 226)  LC_1 Logic Functioning bit
 (42 2)  (264 226)  (264 226)  LC_1 Logic Functioning bit
 (11 3)  (233 227)  (233 227)  routing T_5_14.sp4_h_r_6 <X> T_5_14.sp4_h_l_39
 (13 3)  (235 227)  (235 227)  routing T_5_14.sp4_h_r_6 <X> T_5_14.sp4_h_l_39
 (14 3)  (236 227)  (236 227)  routing T_5_14.sp4_v_t_1 <X> T_5_14.lc_trk_g0_4
 (16 3)  (238 227)  (238 227)  routing T_5_14.sp4_v_t_1 <X> T_5_14.lc_trk_g0_4
 (17 3)  (239 227)  (239 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (240 227)  (240 227)  routing T_5_14.top_op_5 <X> T_5_14.lc_trk_g0_5
 (29 3)  (251 227)  (251 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (263 227)  (263 227)  LC_1 Logic Functioning bit
 (43 3)  (265 227)  (265 227)  LC_1 Logic Functioning bit
 (47 3)  (269 227)  (269 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (270 227)  (270 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (274 227)  (274 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (22 4)  (244 228)  (244 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (245 228)  (245 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (24 4)  (246 228)  (246 228)  routing T_5_14.sp4_v_b_19 <X> T_5_14.lc_trk_g1_3
 (29 4)  (251 228)  (251 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 228)  (253 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 228)  (254 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 228)  (255 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 228)  (256 228)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (257 228)  (257 228)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_2
 (36 4)  (258 228)  (258 228)  LC_2 Logic Functioning bit
 (37 4)  (259 228)  (259 228)  LC_2 Logic Functioning bit
 (38 4)  (260 228)  (260 228)  LC_2 Logic Functioning bit
 (39 4)  (261 228)  (261 228)  LC_2 Logic Functioning bit
 (40 4)  (262 228)  (262 228)  LC_2 Logic Functioning bit
 (42 4)  (264 228)  (264 228)  LC_2 Logic Functioning bit
 (43 4)  (265 228)  (265 228)  LC_2 Logic Functioning bit
 (22 5)  (244 229)  (244 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (246 229)  (246 229)  routing T_5_14.top_op_2 <X> T_5_14.lc_trk_g1_2
 (25 5)  (247 229)  (247 229)  routing T_5_14.top_op_2 <X> T_5_14.lc_trk_g1_2
 (26 5)  (248 229)  (248 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 229)  (249 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 229)  (251 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 229)  (253 229)  routing T_5_14.lc_trk_g3_6 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 229)  (254 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (255 229)  (255 229)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_2
 (36 5)  (258 229)  (258 229)  LC_2 Logic Functioning bit
 (37 5)  (259 229)  (259 229)  LC_2 Logic Functioning bit
 (38 5)  (260 229)  (260 229)  LC_2 Logic Functioning bit
 (39 5)  (261 229)  (261 229)  LC_2 Logic Functioning bit
 (40 5)  (262 229)  (262 229)  LC_2 Logic Functioning bit
 (41 5)  (263 229)  (263 229)  LC_2 Logic Functioning bit
 (42 5)  (264 229)  (264 229)  LC_2 Logic Functioning bit
 (43 5)  (265 229)  (265 229)  LC_2 Logic Functioning bit
 (26 6)  (248 230)  (248 230)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 230)  (249 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 230)  (250 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 230)  (251 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 230)  (252 230)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 230)  (254 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 230)  (255 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 230)  (256 230)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (262 230)  (262 230)  LC_3 Logic Functioning bit
 (50 6)  (272 230)  (272 230)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (249 231)  (249 231)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 231)  (250 231)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 231)  (251 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 231)  (252 231)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 231)  (253 231)  routing T_5_14.lc_trk_g3_3 <X> T_5_14.wire_logic_cluster/lc_3/in_3
 (26 8)  (248 232)  (248 232)  routing T_5_14.lc_trk_g0_4 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 232)  (249 232)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 232)  (251 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 232)  (253 232)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 232)  (254 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (39 8)  (261 232)  (261 232)  LC_4 Logic Functioning bit
 (50 8)  (272 232)  (272 232)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (251 233)  (251 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 233)  (252 233)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (37 9)  (259 233)  (259 233)  LC_4 Logic Functioning bit
 (39 9)  (261 233)  (261 233)  LC_4 Logic Functioning bit
 (48 9)  (270 233)  (270 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (236 234)  (236 234)  routing T_5_14.bnl_op_4 <X> T_5_14.lc_trk_g2_4
 (14 11)  (236 235)  (236 235)  routing T_5_14.bnl_op_4 <X> T_5_14.lc_trk_g2_4
 (17 11)  (239 235)  (239 235)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (244 235)  (244 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (245 235)  (245 235)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g2_6
 (24 11)  (246 235)  (246 235)  routing T_5_14.sp4_v_b_46 <X> T_5_14.lc_trk_g2_6
 (22 12)  (244 236)  (244 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (245 236)  (245 236)  routing T_5_14.sp12_v_b_19 <X> T_5_14.lc_trk_g3_3
 (21 13)  (243 237)  (243 237)  routing T_5_14.sp12_v_b_19 <X> T_5_14.lc_trk_g3_3
 (6 14)  (228 238)  (228 238)  routing T_5_14.sp4_v_b_6 <X> T_5_14.sp4_v_t_44
 (21 14)  (243 238)  (243 238)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g3_7
 (22 14)  (244 238)  (244 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (245 238)  (245 238)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g3_7
 (24 14)  (246 238)  (246 238)  routing T_5_14.sp4_h_r_39 <X> T_5_14.lc_trk_g3_7
 (25 14)  (247 238)  (247 238)  routing T_5_14.rgt_op_6 <X> T_5_14.lc_trk_g3_6
 (26 14)  (248 238)  (248 238)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (31 14)  (253 238)  (253 238)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 238)  (254 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 238)  (255 238)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 238)  (258 238)  LC_7 Logic Functioning bit
 (38 14)  (260 238)  (260 238)  LC_7 Logic Functioning bit
 (5 15)  (227 239)  (227 239)  routing T_5_14.sp4_v_b_6 <X> T_5_14.sp4_v_t_44
 (9 15)  (231 239)  (231 239)  routing T_5_14.sp4_v_b_10 <X> T_5_14.sp4_v_t_47
 (17 15)  (239 239)  (239 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (244 239)  (244 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (246 239)  (246 239)  routing T_5_14.rgt_op_6 <X> T_5_14.lc_trk_g3_6
 (27 15)  (249 239)  (249 239)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 239)  (250 239)  routing T_5_14.lc_trk_g3_4 <X> T_5_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 239)  (251 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 239)  (253 239)  routing T_5_14.lc_trk_g2_6 <X> T_5_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (259 239)  (259 239)  LC_7 Logic Functioning bit
 (39 15)  (261 239)  (261 239)  LC_7 Logic Functioning bit


LogicTile_6_14

 (1 2)  (277 226)  (277 226)  routing T_6_14.glb_netwk_4 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (278 226)  (278 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (6 2)  (282 226)  (282 226)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_v_t_37
 (11 2)  (287 226)  (287 226)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_v_t_39
 (13 2)  (289 226)  (289 226)  routing T_6_14.sp4_v_b_6 <X> T_6_14.sp4_v_t_39
 (14 2)  (290 226)  (290 226)  routing T_6_14.sp4_v_b_4 <X> T_6_14.lc_trk_g0_4
 (29 2)  (305 226)  (305 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 226)  (306 226)  routing T_6_14.lc_trk_g0_4 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 226)  (307 226)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 226)  (308 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 226)  (309 226)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 226)  (312 226)  LC_1 Logic Functioning bit
 (37 2)  (313 226)  (313 226)  LC_1 Logic Functioning bit
 (38 2)  (314 226)  (314 226)  LC_1 Logic Functioning bit
 (39 2)  (315 226)  (315 226)  LC_1 Logic Functioning bit
 (40 2)  (316 226)  (316 226)  LC_1 Logic Functioning bit
 (42 2)  (318 226)  (318 226)  LC_1 Logic Functioning bit
 (5 3)  (281 227)  (281 227)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_v_t_37
 (16 3)  (292 227)  (292 227)  routing T_6_14.sp4_v_b_4 <X> T_6_14.lc_trk_g0_4
 (17 3)  (293 227)  (293 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (31 3)  (307 227)  (307 227)  routing T_6_14.lc_trk_g2_6 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 227)  (312 227)  LC_1 Logic Functioning bit
 (37 3)  (313 227)  (313 227)  LC_1 Logic Functioning bit
 (38 3)  (314 227)  (314 227)  LC_1 Logic Functioning bit
 (39 3)  (315 227)  (315 227)  LC_1 Logic Functioning bit
 (40 3)  (316 227)  (316 227)  LC_1 Logic Functioning bit
 (42 3)  (318 227)  (318 227)  LC_1 Logic Functioning bit
 (1 4)  (277 228)  (277 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (5 4)  (281 228)  (281 228)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_h_r_3
 (22 4)  (298 228)  (298 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (304 228)  (304 228)  routing T_6_14.lc_trk_g2_1 <X> T_6_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 228)  (305 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 228)  (307 228)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 228)  (308 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 228)  (309 228)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (326 228)  (326 228)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (280 229)  (280 229)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_h_r_3
 (6 5)  (282 229)  (282 229)  routing T_6_14.sp4_v_b_9 <X> T_6_14.sp4_h_r_3
 (11 5)  (287 229)  (287 229)  routing T_6_14.sp4_h_l_40 <X> T_6_14.sp4_h_r_5
 (28 5)  (304 229)  (304 229)  routing T_6_14.lc_trk_g2_0 <X> T_6_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 229)  (305 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 229)  (307 229)  routing T_6_14.lc_trk_g2_7 <X> T_6_14.wire_logic_cluster/lc_2/in_3
 (42 5)  (318 229)  (318 229)  LC_2 Logic Functioning bit
 (26 6)  (302 230)  (302 230)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (307 230)  (307 230)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 230)  (308 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 230)  (309 230)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 230)  (312 230)  LC_3 Logic Functioning bit
 (37 6)  (313 230)  (313 230)  LC_3 Logic Functioning bit
 (41 6)  (317 230)  (317 230)  LC_3 Logic Functioning bit
 (43 6)  (319 230)  (319 230)  LC_3 Logic Functioning bit
 (9 7)  (285 231)  (285 231)  routing T_6_14.sp4_v_b_4 <X> T_6_14.sp4_v_t_41
 (17 7)  (293 231)  (293 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (303 231)  (303 231)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 231)  (305 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 231)  (308 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (309 231)  (309 231)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.input_2_3
 (34 7)  (310 231)  (310 231)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.input_2_3
 (36 7)  (312 231)  (312 231)  LC_3 Logic Functioning bit
 (37 7)  (313 231)  (313 231)  LC_3 Logic Functioning bit
 (40 7)  (316 231)  (316 231)  LC_3 Logic Functioning bit
 (42 7)  (318 231)  (318 231)  LC_3 Logic Functioning bit
 (12 8)  (288 232)  (288 232)  routing T_6_14.sp4_h_l_40 <X> T_6_14.sp4_h_r_8
 (16 8)  (292 232)  (292 232)  routing T_6_14.sp12_v_t_14 <X> T_6_14.lc_trk_g2_1
 (17 8)  (293 232)  (293 232)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (22 8)  (298 232)  (298 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (308 232)  (308 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 232)  (309 232)  routing T_6_14.lc_trk_g2_1 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 232)  (312 232)  LC_4 Logic Functioning bit
 (38 8)  (314 232)  (314 232)  LC_4 Logic Functioning bit
 (13 9)  (289 233)  (289 233)  routing T_6_14.sp4_h_l_40 <X> T_6_14.sp4_h_r_8
 (15 9)  (291 233)  (291 233)  routing T_6_14.sp4_v_t_29 <X> T_6_14.lc_trk_g2_0
 (16 9)  (292 233)  (292 233)  routing T_6_14.sp4_v_t_29 <X> T_6_14.lc_trk_g2_0
 (17 9)  (293 233)  (293 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (294 233)  (294 233)  routing T_6_14.sp12_v_t_14 <X> T_6_14.lc_trk_g2_1
 (19 9)  (295 233)  (295 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (21 9)  (297 233)  (297 233)  routing T_6_14.sp4_r_v_b_35 <X> T_6_14.lc_trk_g2_3
 (26 9)  (302 233)  (302 233)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 233)  (303 233)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 233)  (305 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (313 233)  (313 233)  LC_4 Logic Functioning bit
 (39 9)  (315 233)  (315 233)  LC_4 Logic Functioning bit
 (13 10)  (289 234)  (289 234)  routing T_6_14.sp4_v_b_8 <X> T_6_14.sp4_v_t_45
 (14 10)  (290 234)  (290 234)  routing T_6_14.wire_logic_cluster/lc_4/out <X> T_6_14.lc_trk_g2_4
 (21 10)  (297 234)  (297 234)  routing T_6_14.sp4_h_r_39 <X> T_6_14.lc_trk_g2_7
 (22 10)  (298 234)  (298 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (299 234)  (299 234)  routing T_6_14.sp4_h_r_39 <X> T_6_14.lc_trk_g2_7
 (24 10)  (300 234)  (300 234)  routing T_6_14.sp4_h_r_39 <X> T_6_14.lc_trk_g2_7
 (25 10)  (301 234)  (301 234)  routing T_6_14.wire_logic_cluster/lc_6/out <X> T_6_14.lc_trk_g2_6
 (27 10)  (303 234)  (303 234)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 234)  (304 234)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 234)  (305 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 234)  (307 234)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 234)  (308 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 234)  (309 234)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 234)  (310 234)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 234)  (312 234)  LC_5 Logic Functioning bit
 (38 10)  (314 234)  (314 234)  LC_5 Logic Functioning bit
 (50 10)  (326 234)  (326 234)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (328 234)  (328 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (329 234)  (329 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (293 235)  (293 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (298 235)  (298 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (303 235)  (303 235)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 235)  (304 235)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 235)  (305 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 235)  (306 235)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (37 11)  (313 235)  (313 235)  LC_5 Logic Functioning bit
 (38 11)  (314 235)  (314 235)  LC_5 Logic Functioning bit
 (8 12)  (284 236)  (284 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (10 12)  (286 236)  (286 236)  routing T_6_14.sp4_h_l_39 <X> T_6_14.sp4_h_r_10
 (14 12)  (290 236)  (290 236)  routing T_6_14.rgt_op_0 <X> T_6_14.lc_trk_g3_0
 (22 12)  (298 236)  (298 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (308 236)  (308 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 236)  (309 236)  routing T_6_14.lc_trk_g2_3 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 236)  (312 236)  LC_6 Logic Functioning bit
 (37 12)  (313 236)  (313 236)  LC_6 Logic Functioning bit
 (38 12)  (314 236)  (314 236)  LC_6 Logic Functioning bit
 (39 12)  (315 236)  (315 236)  LC_6 Logic Functioning bit
 (45 12)  (321 236)  (321 236)  LC_6 Logic Functioning bit
 (15 13)  (291 237)  (291 237)  routing T_6_14.rgt_op_0 <X> T_6_14.lc_trk_g3_0
 (17 13)  (293 237)  (293 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (297 237)  (297 237)  routing T_6_14.sp4_r_v_b_43 <X> T_6_14.lc_trk_g3_3
 (31 13)  (307 237)  (307 237)  routing T_6_14.lc_trk_g2_3 <X> T_6_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (312 237)  (312 237)  LC_6 Logic Functioning bit
 (37 13)  (313 237)  (313 237)  LC_6 Logic Functioning bit
 (38 13)  (314 237)  (314 237)  LC_6 Logic Functioning bit
 (39 13)  (315 237)  (315 237)  LC_6 Logic Functioning bit
 (45 13)  (321 237)  (321 237)  LC_6 Logic Functioning bit
 (0 14)  (276 238)  (276 238)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 238)  (277 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (293 238)  (293 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (276 239)  (276 239)  routing T_6_14.glb_netwk_6 <X> T_6_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (294 239)  (294 239)  routing T_6_14.sp4_r_v_b_45 <X> T_6_14.lc_trk_g3_5


LogicTile_7_14

 (12 0)  (346 224)  (346 224)  routing T_7_14.sp4_h_l_46 <X> T_7_14.sp4_h_r_2
 (16 0)  (350 224)  (350 224)  routing T_7_14.sp4_v_b_9 <X> T_7_14.lc_trk_g0_1
 (17 0)  (351 224)  (351 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (352 224)  (352 224)  routing T_7_14.sp4_v_b_9 <X> T_7_14.lc_trk_g0_1
 (25 0)  (359 224)  (359 224)  routing T_7_14.lft_op_2 <X> T_7_14.lc_trk_g0_2
 (28 0)  (362 224)  (362 224)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 224)  (363 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 224)  (365 224)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 224)  (366 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 224)  (367 224)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 224)  (368 224)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 224)  (369 224)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.input_2_0
 (13 1)  (347 225)  (347 225)  routing T_7_14.sp4_h_l_46 <X> T_7_14.sp4_h_r_2
 (14 1)  (348 225)  (348 225)  routing T_7_14.sp4_r_v_b_35 <X> T_7_14.lc_trk_g0_0
 (17 1)  (351 225)  (351 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (352 225)  (352 225)  routing T_7_14.sp4_v_b_9 <X> T_7_14.lc_trk_g0_1
 (22 1)  (356 225)  (356 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (358 225)  (358 225)  routing T_7_14.lft_op_2 <X> T_7_14.lc_trk_g0_2
 (28 1)  (362 225)  (362 225)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 225)  (363 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 225)  (366 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (368 225)  (368 225)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.input_2_0
 (39 1)  (373 225)  (373 225)  LC_0 Logic Functioning bit
 (48 1)  (382 225)  (382 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (4 2)  (338 226)  (338 226)  routing T_7_14.sp4_h_r_6 <X> T_7_14.sp4_v_t_37
 (6 2)  (340 226)  (340 226)  routing T_7_14.sp4_h_r_6 <X> T_7_14.sp4_v_t_37
 (27 2)  (361 226)  (361 226)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 226)  (363 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 226)  (366 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 226)  (368 226)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (5 3)  (339 227)  (339 227)  routing T_7_14.sp4_h_r_6 <X> T_7_14.sp4_v_t_37
 (8 3)  (342 227)  (342 227)  routing T_7_14.sp4_h_r_1 <X> T_7_14.sp4_v_t_36
 (9 3)  (343 227)  (343 227)  routing T_7_14.sp4_h_r_1 <X> T_7_14.sp4_v_t_36
 (11 3)  (345 227)  (345 227)  routing T_7_14.sp4_h_r_6 <X> T_7_14.sp4_h_l_39
 (13 3)  (347 227)  (347 227)  routing T_7_14.sp4_h_r_6 <X> T_7_14.sp4_h_l_39
 (27 3)  (361 227)  (361 227)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 227)  (362 227)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 227)  (363 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 227)  (364 227)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (366 227)  (366 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (43 3)  (377 227)  (377 227)  LC_1 Logic Functioning bit
 (15 4)  (349 228)  (349 228)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (16 4)  (350 228)  (350 228)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (17 4)  (351 228)  (351 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (356 228)  (356 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (357 228)  (357 228)  routing T_7_14.sp4_v_b_19 <X> T_7_14.lc_trk_g1_3
 (24 4)  (358 228)  (358 228)  routing T_7_14.sp4_v_b_19 <X> T_7_14.lc_trk_g1_3
 (28 4)  (362 228)  (362 228)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 228)  (363 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 228)  (365 228)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 228)  (366 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 228)  (367 228)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 228)  (368 228)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 228)  (370 228)  LC_2 Logic Functioning bit
 (37 4)  (371 228)  (371 228)  LC_2 Logic Functioning bit
 (42 4)  (376 228)  (376 228)  LC_2 Logic Functioning bit
 (43 4)  (377 228)  (377 228)  LC_2 Logic Functioning bit
 (50 4)  (384 228)  (384 228)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (344 229)  (344 229)  routing T_7_14.sp4_h_r_11 <X> T_7_14.sp4_v_b_4
 (18 5)  (352 229)  (352 229)  routing T_7_14.sp4_h_r_1 <X> T_7_14.lc_trk_g1_1
 (28 5)  (362 229)  (362 229)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 229)  (363 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (370 229)  (370 229)  LC_2 Logic Functioning bit
 (42 5)  (376 229)  (376 229)  LC_2 Logic Functioning bit
 (43 5)  (377 229)  (377 229)  LC_2 Logic Functioning bit
 (15 6)  (349 230)  (349 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (16 6)  (350 230)  (350 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (17 6)  (351 230)  (351 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (352 230)  (352 230)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (29 6)  (363 230)  (363 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 230)  (366 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 230)  (368 230)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 230)  (370 230)  LC_3 Logic Functioning bit
 (37 6)  (371 230)  (371 230)  LC_3 Logic Functioning bit
 (38 6)  (372 230)  (372 230)  LC_3 Logic Functioning bit
 (41 6)  (375 230)  (375 230)  LC_3 Logic Functioning bit
 (42 6)  (376 230)  (376 230)  LC_3 Logic Functioning bit
 (43 6)  (377 230)  (377 230)  LC_3 Logic Functioning bit
 (50 6)  (384 230)  (384 230)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (352 231)  (352 231)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g1_5
 (26 7)  (360 231)  (360 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 231)  (361 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 231)  (362 231)  routing T_7_14.lc_trk_g3_2 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 231)  (363 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 231)  (364 231)  routing T_7_14.lc_trk_g0_2 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (370 231)  (370 231)  LC_3 Logic Functioning bit
 (37 7)  (371 231)  (371 231)  LC_3 Logic Functioning bit
 (38 7)  (372 231)  (372 231)  LC_3 Logic Functioning bit
 (39 7)  (373 231)  (373 231)  LC_3 Logic Functioning bit
 (41 7)  (375 231)  (375 231)  LC_3 Logic Functioning bit
 (42 7)  (376 231)  (376 231)  LC_3 Logic Functioning bit
 (43 7)  (377 231)  (377 231)  LC_3 Logic Functioning bit
 (52 7)  (386 231)  (386 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (348 232)  (348 232)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g2_0
 (15 8)  (349 232)  (349 232)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g2_1
 (16 8)  (350 232)  (350 232)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g2_1
 (17 8)  (351 232)  (351 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (352 232)  (352 232)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g2_1
 (28 8)  (362 232)  (362 232)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 232)  (363 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 232)  (365 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 232)  (366 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 232)  (367 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 232)  (368 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (3 9)  (337 233)  (337 233)  routing T_7_14.sp12_h_l_22 <X> T_7_14.sp12_v_b_1
 (14 9)  (348 233)  (348 233)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g2_0
 (15 9)  (349 233)  (349 233)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g2_0
 (16 9)  (350 233)  (350 233)  routing T_7_14.sp4_h_r_40 <X> T_7_14.lc_trk_g2_0
 (17 9)  (351 233)  (351 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (352 233)  (352 233)  routing T_7_14.sp4_h_r_41 <X> T_7_14.lc_trk_g2_1
 (28 9)  (362 233)  (362 233)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 233)  (363 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 233)  (366 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (373 233)  (373 233)  LC_4 Logic Functioning bit
 (48 9)  (382 233)  (382 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (27 10)  (361 234)  (361 234)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 234)  (363 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 234)  (366 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 234)  (368 234)  routing T_7_14.lc_trk_g1_1 <X> T_7_14.wire_logic_cluster/lc_5/in_3
 (42 10)  (376 234)  (376 234)  LC_5 Logic Functioning bit
 (9 11)  (343 235)  (343 235)  routing T_7_14.sp4_v_b_7 <X> T_7_14.sp4_v_t_42
 (27 11)  (361 235)  (361 235)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 235)  (362 235)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 235)  (363 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 235)  (364 235)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (366 235)  (366 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (14 12)  (348 236)  (348 236)  routing T_7_14.sp12_v_b_0 <X> T_7_14.lc_trk_g3_0
 (14 13)  (348 237)  (348 237)  routing T_7_14.sp12_v_b_0 <X> T_7_14.lc_trk_g3_0
 (15 13)  (349 237)  (349 237)  routing T_7_14.sp12_v_b_0 <X> T_7_14.lc_trk_g3_0
 (17 13)  (351 237)  (351 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (356 237)  (356 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (357 237)  (357 237)  routing T_7_14.sp4_v_b_42 <X> T_7_14.lc_trk_g3_2
 (24 13)  (358 237)  (358 237)  routing T_7_14.sp4_v_b_42 <X> T_7_14.lc_trk_g3_2
 (12 15)  (346 239)  (346 239)  routing T_7_14.sp4_h_l_46 <X> T_7_14.sp4_v_t_46
 (17 15)  (351 239)  (351 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_8_14

 (4 0)  (392 224)  (392 224)  routing T_8_14.sp4_h_l_43 <X> T_8_14.sp4_v_b_0
 (6 0)  (394 224)  (394 224)  routing T_8_14.sp4_h_l_43 <X> T_8_14.sp4_v_b_0
 (21 0)  (409 224)  (409 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (22 0)  (410 224)  (410 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (411 224)  (411 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (24 0)  (412 224)  (412 224)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (29 0)  (417 224)  (417 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 224)  (418 224)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (420 224)  (420 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (423 224)  (423 224)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input_2_0
 (41 0)  (429 224)  (429 224)  LC_0 Logic Functioning bit
 (47 0)  (435 224)  (435 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (393 225)  (393 225)  routing T_8_14.sp4_h_l_43 <X> T_8_14.sp4_v_b_0
 (21 1)  (409 225)  (409 225)  routing T_8_14.sp4_h_r_19 <X> T_8_14.lc_trk_g0_3
 (28 1)  (416 225)  (416 225)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 225)  (417 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (419 225)  (419 225)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 225)  (420 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (421 225)  (421 225)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input_2_0
 (35 1)  (423 225)  (423 225)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input_2_0
 (4 2)  (392 226)  (392 226)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_v_t_37
 (6 2)  (394 226)  (394 226)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_v_t_37
 (14 2)  (402 226)  (402 226)  routing T_8_14.bnr_op_4 <X> T_8_14.lc_trk_g0_4
 (15 2)  (403 226)  (403 226)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (16 2)  (404 226)  (404 226)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (17 2)  (405 226)  (405 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (409 226)  (409 226)  routing T_8_14.sp4_h_l_2 <X> T_8_14.lc_trk_g0_7
 (22 2)  (410 226)  (410 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (411 226)  (411 226)  routing T_8_14.sp4_h_l_2 <X> T_8_14.lc_trk_g0_7
 (24 2)  (412 226)  (412 226)  routing T_8_14.sp4_h_l_2 <X> T_8_14.lc_trk_g0_7
 (26 2)  (414 226)  (414 226)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (31 2)  (419 226)  (419 226)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 226)  (420 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 226)  (421 226)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 226)  (423 226)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.input_2_1
 (43 2)  (431 226)  (431 226)  LC_1 Logic Functioning bit
 (53 2)  (441 226)  (441 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (402 227)  (402 227)  routing T_8_14.bnr_op_4 <X> T_8_14.lc_trk_g0_4
 (17 3)  (405 227)  (405 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (406 227)  (406 227)  routing T_8_14.sp4_h_r_5 <X> T_8_14.lc_trk_g0_5
 (26 3)  (414 227)  (414 227)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 227)  (417 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 227)  (419 227)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 227)  (420 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (42 3)  (430 227)  (430 227)  LC_1 Logic Functioning bit
 (46 3)  (434 227)  (434 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (26 4)  (414 228)  (414 228)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (417 228)  (417 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 228)  (418 228)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 228)  (419 228)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 228)  (420 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (11 5)  (399 229)  (399 229)  routing T_8_14.sp4_h_l_40 <X> T_8_14.sp4_h_r_5
 (27 5)  (415 229)  (415 229)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 229)  (416 229)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 229)  (417 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 229)  (419 229)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (424 229)  (424 229)  LC_2 Logic Functioning bit
 (38 5)  (426 229)  (426 229)  LC_2 Logic Functioning bit
 (14 6)  (402 230)  (402 230)  routing T_8_14.sp4_v_b_4 <X> T_8_14.lc_trk_g1_4
 (22 6)  (410 230)  (410 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (412 230)  (412 230)  routing T_8_14.top_op_7 <X> T_8_14.lc_trk_g1_7
 (26 6)  (414 230)  (414 230)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (31 6)  (419 230)  (419 230)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 230)  (420 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 230)  (421 230)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (422 230)  (422 230)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 230)  (423 230)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.input_2_3
 (43 6)  (431 230)  (431 230)  LC_3 Logic Functioning bit
 (46 6)  (434 230)  (434 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (400 231)  (400 231)  routing T_8_14.sp4_h_l_40 <X> T_8_14.sp4_v_t_40
 (16 7)  (404 231)  (404 231)  routing T_8_14.sp4_v_b_4 <X> T_8_14.lc_trk_g1_4
 (17 7)  (405 231)  (405 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (409 231)  (409 231)  routing T_8_14.top_op_7 <X> T_8_14.lc_trk_g1_7
 (26 7)  (414 231)  (414 231)  routing T_8_14.lc_trk_g0_7 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 231)  (417 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (420 231)  (420 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (42 7)  (430 231)  (430 231)  LC_3 Logic Functioning bit
 (14 8)  (402 232)  (402 232)  routing T_8_14.sp12_v_b_0 <X> T_8_14.lc_trk_g2_0
 (22 8)  (410 232)  (410 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (411 232)  (411 232)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (24 8)  (412 232)  (412 232)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (25 8)  (413 232)  (413 232)  routing T_8_14.rgt_op_2 <X> T_8_14.lc_trk_g2_2
 (27 8)  (415 232)  (415 232)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 232)  (417 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 232)  (418 232)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 232)  (420 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (428 232)  (428 232)  LC_4 Logic Functioning bit
 (42 8)  (430 232)  (430 232)  LC_4 Logic Functioning bit
 (52 8)  (440 232)  (440 232)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (402 233)  (402 233)  routing T_8_14.sp12_v_b_0 <X> T_8_14.lc_trk_g2_0
 (15 9)  (403 233)  (403 233)  routing T_8_14.sp12_v_b_0 <X> T_8_14.lc_trk_g2_0
 (17 9)  (405 233)  (405 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (21 9)  (409 233)  (409 233)  routing T_8_14.sp4_h_r_27 <X> T_8_14.lc_trk_g2_3
 (22 9)  (410 233)  (410 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (412 233)  (412 233)  routing T_8_14.rgt_op_2 <X> T_8_14.lc_trk_g2_2
 (31 9)  (419 233)  (419 233)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (428 233)  (428 233)  LC_4 Logic Functioning bit
 (42 9)  (430 233)  (430 233)  LC_4 Logic Functioning bit
 (21 10)  (409 234)  (409 234)  routing T_8_14.wire_logic_cluster/lc_7/out <X> T_8_14.lc_trk_g2_7
 (22 10)  (410 234)  (410 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (413 234)  (413 234)  routing T_8_14.sp4_v_b_30 <X> T_8_14.lc_trk_g2_6
 (35 10)  (423 234)  (423 234)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input_2_5
 (39 10)  (427 234)  (427 234)  LC_5 Logic Functioning bit
 (40 10)  (428 234)  (428 234)  LC_5 Logic Functioning bit
 (5 11)  (393 235)  (393 235)  routing T_8_14.sp4_h_l_43 <X> T_8_14.sp4_v_t_43
 (22 11)  (410 235)  (410 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (411 235)  (411 235)  routing T_8_14.sp4_v_b_30 <X> T_8_14.lc_trk_g2_6
 (26 11)  (414 235)  (414 235)  routing T_8_14.lc_trk_g0_3 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 235)  (417 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (420 235)  (420 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (422 235)  (422 235)  routing T_8_14.lc_trk_g1_4 <X> T_8_14.input_2_5
 (38 11)  (426 235)  (426 235)  LC_5 Logic Functioning bit
 (41 11)  (429 235)  (429 235)  LC_5 Logic Functioning bit
 (11 12)  (399 236)  (399 236)  routing T_8_14.sp4_h_l_40 <X> T_8_14.sp4_v_b_11
 (13 12)  (401 236)  (401 236)  routing T_8_14.sp4_h_l_40 <X> T_8_14.sp4_v_b_11
 (14 12)  (402 236)  (402 236)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (25 12)  (413 236)  (413 236)  routing T_8_14.sp4_v_t_23 <X> T_8_14.lc_trk_g3_2
 (26 12)  (414 236)  (414 236)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (416 236)  (416 236)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 236)  (417 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 236)  (418 236)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 236)  (420 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 236)  (421 236)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 236)  (422 236)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 236)  (424 236)  LC_6 Logic Functioning bit
 (38 12)  (426 236)  (426 236)  LC_6 Logic Functioning bit
 (41 12)  (429 236)  (429 236)  LC_6 Logic Functioning bit
 (50 12)  (438 236)  (438 236)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (440 236)  (440 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (396 237)  (396 237)  routing T_8_14.sp4_h_l_41 <X> T_8_14.sp4_v_b_10
 (9 13)  (397 237)  (397 237)  routing T_8_14.sp4_h_l_41 <X> T_8_14.sp4_v_b_10
 (10 13)  (398 237)  (398 237)  routing T_8_14.sp4_h_l_41 <X> T_8_14.sp4_v_b_10
 (12 13)  (400 237)  (400 237)  routing T_8_14.sp4_h_l_40 <X> T_8_14.sp4_v_b_11
 (14 13)  (402 237)  (402 237)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (16 13)  (404 237)  (404 237)  routing T_8_14.sp4_v_t_21 <X> T_8_14.lc_trk_g3_0
 (17 13)  (405 237)  (405 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (410 237)  (410 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (411 237)  (411 237)  routing T_8_14.sp4_v_t_23 <X> T_8_14.lc_trk_g3_2
 (25 13)  (413 237)  (413 237)  routing T_8_14.sp4_v_t_23 <X> T_8_14.lc_trk_g3_2
 (26 13)  (414 237)  (414 237)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (415 237)  (415 237)  routing T_8_14.lc_trk_g1_7 <X> T_8_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 237)  (417 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 237)  (418 237)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (419 237)  (419 237)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (424 237)  (424 237)  LC_6 Logic Functioning bit
 (39 13)  (427 237)  (427 237)  LC_6 Logic Functioning bit
 (40 13)  (428 237)  (428 237)  LC_6 Logic Functioning bit
 (11 14)  (399 238)  (399 238)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_v_t_46
 (13 14)  (401 238)  (401 238)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_v_t_46
 (15 14)  (403 238)  (403 238)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g3_5
 (16 14)  (404 238)  (404 238)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g3_5
 (17 14)  (405 238)  (405 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (416 238)  (416 238)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 238)  (417 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 238)  (419 238)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 238)  (420 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (424 238)  (424 238)  LC_7 Logic Functioning bit
 (37 14)  (425 238)  (425 238)  LC_7 Logic Functioning bit
 (38 14)  (426 238)  (426 238)  LC_7 Logic Functioning bit
 (39 14)  (427 238)  (427 238)  LC_7 Logic Functioning bit
 (43 14)  (431 238)  (431 238)  LC_7 Logic Functioning bit
 (18 15)  (406 239)  (406 239)  routing T_8_14.sp4_h_l_16 <X> T_8_14.lc_trk_g3_5
 (27 15)  (415 239)  (415 239)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 239)  (416 239)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 239)  (417 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (418 239)  (418 239)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (420 239)  (420 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (421 239)  (421 239)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input_2_7
 (35 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g2_3 <X> T_8_14.input_2_7
 (36 15)  (424 239)  (424 239)  LC_7 Logic Functioning bit
 (38 15)  (426 239)  (426 239)  LC_7 Logic Functioning bit
 (39 15)  (427 239)  (427 239)  LC_7 Logic Functioning bit


LogicTile_9_14

 (14 0)  (456 224)  (456 224)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (26 0)  (468 224)  (468 224)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (470 224)  (470 224)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 224)  (471 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 224)  (473 224)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 224)  (474 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (14 1)  (456 225)  (456 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (15 1)  (457 225)  (457 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (16 1)  (458 225)  (458 225)  routing T_9_14.sp4_h_l_5 <X> T_9_14.lc_trk_g0_0
 (17 1)  (459 225)  (459 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 225)  (470 225)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 225)  (471 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 225)  (473 225)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 225)  (474 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (484 225)  (484 225)  LC_0 Logic Functioning bit
 (47 1)  (489 225)  (489 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 2)  (464 226)  (464 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (465 226)  (465 226)  routing T_9_14.sp12_h_r_23 <X> T_9_14.lc_trk_g0_7
 (27 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 226)  (471 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 226)  (472 226)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (474 226)  (474 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 226)  (476 226)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 226)  (478 226)  LC_1 Logic Functioning bit
 (38 2)  (480 226)  (480 226)  LC_1 Logic Functioning bit
 (40 2)  (482 226)  (482 226)  LC_1 Logic Functioning bit
 (41 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (43 2)  (485 226)  (485 226)  LC_1 Logic Functioning bit
 (50 2)  (492 226)  (492 226)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (463 227)  (463 227)  routing T_9_14.sp12_h_r_23 <X> T_9_14.lc_trk_g0_7
 (22 3)  (464 227)  (464 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (466 227)  (466 227)  routing T_9_14.bot_op_6 <X> T_9_14.lc_trk_g0_6
 (28 3)  (470 227)  (470 227)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 227)  (471 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 227)  (472 227)  routing T_9_14.lc_trk_g1_7 <X> T_9_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (483 227)  (483 227)  LC_1 Logic Functioning bit
 (17 4)  (459 228)  (459 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 228)  (470 228)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 228)  (471 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 228)  (473 228)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 228)  (474 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (27 5)  (469 229)  (469 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 229)  (470 229)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 229)  (471 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 229)  (473 229)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (474 229)  (474 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (42 5)  (484 229)  (484 229)  LC_2 Logic Functioning bit
 (22 6)  (464 230)  (464 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (471 230)  (471 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 230)  (473 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 230)  (474 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 230)  (475 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 230)  (476 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (17 7)  (459 231)  (459 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (468 231)  (468 231)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 231)  (471 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (474 231)  (474 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (475 231)  (475 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_3
 (34 7)  (476 231)  (476 231)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_3
 (38 7)  (480 231)  (480 231)  LC_3 Logic Functioning bit
 (53 7)  (495 231)  (495 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (456 232)  (456 232)  routing T_9_14.bnl_op_0 <X> T_9_14.lc_trk_g2_0
 (15 8)  (457 232)  (457 232)  routing T_9_14.sp4_h_r_25 <X> T_9_14.lc_trk_g2_1
 (16 8)  (458 232)  (458 232)  routing T_9_14.sp4_h_r_25 <X> T_9_14.lc_trk_g2_1
 (17 8)  (459 232)  (459 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (469 232)  (469 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 232)  (471 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 232)  (472 232)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 232)  (474 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 232)  (475 232)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 232)  (478 232)  LC_4 Logic Functioning bit
 (38 8)  (480 232)  (480 232)  LC_4 Logic Functioning bit
 (40 8)  (482 232)  (482 232)  LC_4 Logic Functioning bit
 (46 8)  (488 232)  (488 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (492 232)  (492 232)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (445 233)  (445 233)  routing T_9_14.sp12_h_l_22 <X> T_9_14.sp12_v_b_1
 (14 9)  (456 233)  (456 233)  routing T_9_14.bnl_op_0 <X> T_9_14.lc_trk_g2_0
 (17 9)  (459 233)  (459 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (460 233)  (460 233)  routing T_9_14.sp4_h_r_25 <X> T_9_14.lc_trk_g2_1
 (27 9)  (469 233)  (469 233)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 233)  (471 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (478 233)  (478 233)  LC_4 Logic Functioning bit
 (38 9)  (480 233)  (480 233)  LC_4 Logic Functioning bit
 (41 9)  (483 233)  (483 233)  LC_4 Logic Functioning bit
 (5 10)  (447 234)  (447 234)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43
 (26 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (471 234)  (471 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (473 234)  (473 234)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 234)  (474 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 234)  (475 234)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 234)  (476 234)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (4 11)  (446 235)  (446 235)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43
 (6 11)  (448 235)  (448 235)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_h_l_43
 (26 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 235)  (471 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (474 235)  (474 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (475 235)  (475 235)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_5
 (34 11)  (476 235)  (476 235)  routing T_9_14.lc_trk_g3_0 <X> T_9_14.input_2_5
 (38 11)  (480 235)  (480 235)  LC_5 Logic Functioning bit
 (14 12)  (456 236)  (456 236)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (27 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 236)  (471 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 236)  (472 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (474 236)  (474 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 236)  (475 236)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 236)  (478 236)  LC_6 Logic Functioning bit
 (38 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (40 12)  (482 236)  (482 236)  LC_6 Logic Functioning bit
 (50 12)  (492 236)  (492 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (456 237)  (456 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (15 13)  (457 237)  (457 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (16 13)  (458 237)  (458 237)  routing T_9_14.sp4_h_r_40 <X> T_9_14.lc_trk_g3_0
 (17 13)  (459 237)  (459 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (469 237)  (469 237)  routing T_9_14.lc_trk_g1_1 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 237)  (471 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (478 237)  (478 237)  LC_6 Logic Functioning bit
 (38 13)  (480 237)  (480 237)  LC_6 Logic Functioning bit
 (41 13)  (483 237)  (483 237)  LC_6 Logic Functioning bit
 (15 14)  (457 238)  (457 238)  routing T_9_14.sp4_v_t_32 <X> T_9_14.lc_trk_g3_5
 (16 14)  (458 238)  (458 238)  routing T_9_14.sp4_v_t_32 <X> T_9_14.lc_trk_g3_5
 (17 14)  (459 238)  (459 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (471 238)  (471 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (472 238)  (472 238)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (474 238)  (474 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (475 238)  (475 238)  routing T_9_14.lc_trk_g2_0 <X> T_9_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 238)  (478 238)  LC_7 Logic Functioning bit
 (37 14)  (479 238)  (479 238)  LC_7 Logic Functioning bit
 (42 14)  (484 238)  (484 238)  LC_7 Logic Functioning bit
 (43 14)  (485 238)  (485 238)  LC_7 Logic Functioning bit
 (50 14)  (492 238)  (492 238)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (445 239)  (445 239)  routing T_9_14.sp12_h_l_22 <X> T_9_14.sp12_v_t_22
 (28 15)  (470 239)  (470 239)  routing T_9_14.lc_trk_g2_1 <X> T_9_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 239)  (471 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 239)  (472 239)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (478 239)  (478 239)  LC_7 Logic Functioning bit
 (37 15)  (479 239)  (479 239)  LC_7 Logic Functioning bit
 (38 15)  (480 239)  (480 239)  LC_7 Logic Functioning bit
 (42 15)  (484 239)  (484 239)  LC_7 Logic Functioning bit
 (51 15)  (493 239)  (493 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (494 239)  (494 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_10_14

 (13 0)  (509 224)  (509 224)  routing T_10_14.sp4_v_t_39 <X> T_10_14.sp4_v_b_2
 (6 2)  (502 226)  (502 226)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_v_t_37
 (5 3)  (501 227)  (501 227)  routing T_10_14.sp4_v_b_9 <X> T_10_14.sp4_v_t_37
 (13 10)  (509 234)  (509 234)  routing T_10_14.sp4_v_b_8 <X> T_10_14.sp4_v_t_45
 (8 11)  (504 235)  (504 235)  routing T_10_14.sp4_v_b_4 <X> T_10_14.sp4_v_t_42
 (10 11)  (506 235)  (506 235)  routing T_10_14.sp4_v_b_4 <X> T_10_14.sp4_v_t_42
 (8 13)  (504 237)  (504 237)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_v_b_10
 (9 13)  (505 237)  (505 237)  routing T_10_14.sp4_h_l_47 <X> T_10_14.sp4_v_b_10
 (4 14)  (500 238)  (500 238)  routing T_10_14.sp4_v_b_1 <X> T_10_14.sp4_v_t_44
 (6 14)  (502 238)  (502 238)  routing T_10_14.sp4_v_b_1 <X> T_10_14.sp4_v_t_44


LogicTile_11_14

 (11 0)  (549 224)  (549 224)  routing T_11_14.sp4_h_l_45 <X> T_11_14.sp4_v_b_2
 (13 0)  (551 224)  (551 224)  routing T_11_14.sp4_h_l_45 <X> T_11_14.sp4_v_b_2
 (12 1)  (550 225)  (550 225)  routing T_11_14.sp4_h_l_45 <X> T_11_14.sp4_v_b_2
 (9 2)  (547 226)  (547 226)  routing T_11_14.sp4_v_b_1 <X> T_11_14.sp4_h_l_36
 (17 4)  (555 228)  (555 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (560 228)  (560 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (561 228)  (561 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (24 4)  (562 228)  (562 228)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g1_3
 (11 6)  (549 230)  (549 230)  routing T_11_14.sp4_h_l_37 <X> T_11_14.sp4_v_t_40
 (21 10)  (559 234)  (559 234)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g2_7
 (22 10)  (560 234)  (560 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (561 234)  (561 234)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g2_7
 (24 10)  (562 234)  (562 234)  routing T_11_14.sp4_h_r_39 <X> T_11_14.lc_trk_g2_7
 (4 11)  (542 235)  (542 235)  routing T_11_14.sp4_v_b_1 <X> T_11_14.sp4_h_l_43
 (17 13)  (555 237)  (555 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 14)  (564 238)  (564 238)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (565 238)  (565 238)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 238)  (567 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (570 238)  (570 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (572 238)  (572 238)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 238)  (574 238)  LC_7 Logic Functioning bit
 (37 14)  (575 238)  (575 238)  LC_7 Logic Functioning bit
 (38 14)  (576 238)  (576 238)  LC_7 Logic Functioning bit
 (41 14)  (579 238)  (579 238)  LC_7 Logic Functioning bit
 (43 14)  (581 238)  (581 238)  LC_7 Logic Functioning bit
 (26 15)  (564 239)  (564 239)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (566 239)  (566 239)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 239)  (567 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (569 239)  (569 239)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (570 239)  (570 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (571 239)  (571 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_7
 (34 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.input_2_7
 (37 15)  (575 239)  (575 239)  LC_7 Logic Functioning bit
 (48 15)  (586 239)  (586 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 234)  (662 234)  IOB_1 IO Functioning bit
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit
 (16 14)  (662 238)  (662 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13

 (29 0)  (47 208)  (47 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 208)  (48 208)  routing T_1_13.lc_trk_g0_5 <X> T_1_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 208)  (53 208)  routing T_1_13.lc_trk_g0_6 <X> T_1_13.input_2_0
 (44 0)  (62 208)  (62 208)  LC_0 Logic Functioning bit
 (15 1)  (33 209)  (33 209)  routing T_1_13.bot_op_0 <X> T_1_13.lc_trk_g0_0
 (17 1)  (35 209)  (35 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (40 209)  (40 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 209)  (42 209)  routing T_1_13.bot_op_2 <X> T_1_13.lc_trk_g0_2
 (32 1)  (50 209)  (50 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (53 209)  (53 209)  routing T_1_13.lc_trk_g0_6 <X> T_1_13.input_2_0
 (1 2)  (19 210)  (19 210)  routing T_1_13.glb_netwk_4 <X> T_1_13.wire_logic_cluster/lc_7/clk
 (2 2)  (20 210)  (20 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (33 210)  (33 210)  routing T_1_13.bot_op_5 <X> T_1_13.lc_trk_g0_5
 (17 2)  (35 210)  (35 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (47 210)  (47 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 210)  (50 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 210)  (54 210)  LC_1 Logic Functioning bit
 (37 2)  (55 210)  (55 210)  LC_1 Logic Functioning bit
 (38 2)  (56 210)  (56 210)  LC_1 Logic Functioning bit
 (39 2)  (57 210)  (57 210)  LC_1 Logic Functioning bit
 (44 2)  (62 210)  (62 210)  LC_1 Logic Functioning bit
 (15 3)  (33 211)  (33 211)  routing T_1_13.bot_op_4 <X> T_1_13.lc_trk_g0_4
 (17 3)  (35 211)  (35 211)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (40 211)  (40 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 211)  (42 211)  routing T_1_13.bot_op_6 <X> T_1_13.lc_trk_g0_6
 (36 3)  (54 211)  (54 211)  LC_1 Logic Functioning bit
 (37 3)  (55 211)  (55 211)  LC_1 Logic Functioning bit
 (38 3)  (56 211)  (56 211)  LC_1 Logic Functioning bit
 (39 3)  (57 211)  (57 211)  LC_1 Logic Functioning bit
 (25 4)  (43 212)  (43 212)  routing T_1_13.wire_logic_cluster/lc_2/out <X> T_1_13.lc_trk_g1_2
 (26 4)  (44 212)  (44 212)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (45 212)  (45 212)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 212)  (47 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 212)  (50 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (55 212)  (55 212)  LC_2 Logic Functioning bit
 (39 4)  (57 212)  (57 212)  LC_2 Logic Functioning bit
 (44 4)  (62 212)  (62 212)  LC_2 Logic Functioning bit
 (45 4)  (63 212)  (63 212)  LC_2 Logic Functioning bit
 (22 5)  (40 213)  (40 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (44 213)  (44 213)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 213)  (46 213)  routing T_1_13.lc_trk_g2_6 <X> T_1_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 213)  (47 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 213)  (48 213)  routing T_1_13.lc_trk_g1_2 <X> T_1_13.wire_logic_cluster/lc_2/in_1
 (41 5)  (59 213)  (59 213)  LC_2 Logic Functioning bit
 (43 5)  (61 213)  (61 213)  LC_2 Logic Functioning bit
 (29 6)  (47 214)  (47 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 214)  (48 214)  routing T_1_13.lc_trk_g0_4 <X> T_1_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 214)  (50 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 214)  (54 214)  LC_3 Logic Functioning bit
 (37 6)  (55 214)  (55 214)  LC_3 Logic Functioning bit
 (38 6)  (56 214)  (56 214)  LC_3 Logic Functioning bit
 (39 6)  (57 214)  (57 214)  LC_3 Logic Functioning bit
 (44 6)  (62 214)  (62 214)  LC_3 Logic Functioning bit
 (36 7)  (54 215)  (54 215)  LC_3 Logic Functioning bit
 (37 7)  (55 215)  (55 215)  LC_3 Logic Functioning bit
 (38 7)  (56 215)  (56 215)  LC_3 Logic Functioning bit
 (39 7)  (57 215)  (57 215)  LC_3 Logic Functioning bit
 (27 8)  (45 216)  (45 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 216)  (46 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 216)  (47 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 216)  (48 216)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 216)  (50 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 216)  (53 216)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.input_2_4
 (39 8)  (57 216)  (57 216)  LC_4 Logic Functioning bit
 (42 8)  (60 216)  (60 216)  LC_4 Logic Functioning bit
 (45 8)  (63 216)  (63 216)  LC_4 Logic Functioning bit
 (2 9)  (20 217)  (20 217)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (44 217)  (44 217)  routing T_1_13.lc_trk_g0_2 <X> T_1_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 217)  (47 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 217)  (48 217)  routing T_1_13.lc_trk_g3_6 <X> T_1_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 217)  (50 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 217)  (51 217)  routing T_1_13.lc_trk_g2_4 <X> T_1_13.input_2_4
 (14 10)  (32 218)  (32 218)  routing T_1_13.wire_logic_cluster/lc_4/out <X> T_1_13.lc_trk_g2_4
 (25 10)  (43 218)  (43 218)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g2_6
 (17 11)  (35 219)  (35 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (40 219)  (40 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (42 219)  (42 219)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g2_6
 (25 11)  (43 219)  (43 219)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g2_6
 (5 12)  (23 220)  (23 220)  routing T_1_13.sp4_v_b_3 <X> T_1_13.sp4_h_r_9
 (4 13)  (22 221)  (22 221)  routing T_1_13.sp4_v_b_3 <X> T_1_13.sp4_h_r_9
 (6 13)  (24 221)  (24 221)  routing T_1_13.sp4_v_b_3 <X> T_1_13.sp4_h_r_9
 (25 14)  (43 222)  (43 222)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g3_6
 (22 15)  (40 223)  (40 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 223)  (42 223)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g3_6
 (25 15)  (43 223)  (43 223)  routing T_1_13.sp12_v_b_6 <X> T_1_13.lc_trk_g3_6


LogicTile_2_13

 (26 0)  (98 208)  (98 208)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 208)  (99 208)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 208)  (100 208)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 208)  (101 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 208)  (103 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 208)  (104 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 208)  (105 208)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 208)  (107 208)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.input_2_0
 (2 1)  (74 209)  (74 209)  Column buffer control bit: LH_colbuf_cntl_1

 (26 1)  (98 209)  (98 209)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 209)  (99 209)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 209)  (101 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 209)  (102 209)  routing T_2_13.lc_trk_g3_2 <X> T_2_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 209)  (104 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 209)  (107 209)  routing T_2_13.lc_trk_g0_6 <X> T_2_13.input_2_0
 (37 1)  (109 209)  (109 209)  LC_0 Logic Functioning bit
 (1 2)  (73 210)  (73 210)  routing T_2_13.glb_netwk_4 <X> T_2_13.wire_logic_cluster/lc_7/clk
 (2 2)  (74 210)  (74 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (97 210)  (97 210)  routing T_2_13.sp4_v_t_3 <X> T_2_13.lc_trk_g0_6
 (28 2)  (100 210)  (100 210)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 210)  (101 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 210)  (103 210)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 210)  (104 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 210)  (105 210)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 210)  (106 210)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 210)  (108 210)  LC_1 Logic Functioning bit
 (50 2)  (122 210)  (122 210)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (86 211)  (86 211)  routing T_2_13.sp4_h_r_4 <X> T_2_13.lc_trk_g0_4
 (15 3)  (87 211)  (87 211)  routing T_2_13.sp4_h_r_4 <X> T_2_13.lc_trk_g0_4
 (16 3)  (88 211)  (88 211)  routing T_2_13.sp4_h_r_4 <X> T_2_13.lc_trk_g0_4
 (17 3)  (89 211)  (89 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (94 211)  (94 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (95 211)  (95 211)  routing T_2_13.sp4_v_t_3 <X> T_2_13.lc_trk_g0_6
 (25 3)  (97 211)  (97 211)  routing T_2_13.sp4_v_t_3 <X> T_2_13.lc_trk_g0_6
 (30 3)  (102 211)  (102 211)  routing T_2_13.lc_trk_g2_2 <X> T_2_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 211)  (103 211)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 211)  (108 211)  LC_1 Logic Functioning bit
 (48 3)  (120 211)  (120 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (73 212)  (73 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (26 4)  (98 212)  (98 212)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 212)  (100 212)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 212)  (101 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 212)  (102 212)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 212)  (104 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 212)  (105 212)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 212)  (107 212)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (13 5)  (85 213)  (85 213)  routing T_2_13.sp4_v_t_37 <X> T_2_13.sp4_h_r_5
 (29 5)  (101 213)  (101 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 213)  (102 213)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 213)  (103 213)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 213)  (104 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (105 213)  (105 213)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (35 5)  (107 213)  (107 213)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_2
 (40 5)  (112 213)  (112 213)  LC_2 Logic Functioning bit
 (21 6)  (93 214)  (93 214)  routing T_2_13.wire_logic_cluster/lc_7/out <X> T_2_13.lc_trk_g1_7
 (22 6)  (94 214)  (94 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (98 214)  (98 214)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 214)  (101 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 214)  (102 214)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 214)  (103 214)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 214)  (104 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 214)  (106 214)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 214)  (107 214)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.input_2_3
 (38 6)  (110 214)  (110 214)  LC_3 Logic Functioning bit
 (28 7)  (100 215)  (100 215)  routing T_2_13.lc_trk_g2_5 <X> T_2_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 215)  (101 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 215)  (103 215)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 215)  (104 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (105 215)  (105 215)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.input_2_3
 (35 7)  (107 215)  (107 215)  routing T_2_13.lc_trk_g2_7 <X> T_2_13.input_2_3
 (21 8)  (93 216)  (93 216)  routing T_2_13.sp4_h_r_35 <X> T_2_13.lc_trk_g2_3
 (22 8)  (94 216)  (94 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 216)  (95 216)  routing T_2_13.sp4_h_r_35 <X> T_2_13.lc_trk_g2_3
 (24 8)  (96 216)  (96 216)  routing T_2_13.sp4_h_r_35 <X> T_2_13.lc_trk_g2_3
 (25 8)  (97 216)  (97 216)  routing T_2_13.wire_logic_cluster/lc_2/out <X> T_2_13.lc_trk_g2_2
 (26 8)  (98 216)  (98 216)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 216)  (100 216)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 216)  (101 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (35 8)  (107 216)  (107 216)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (2 9)  (74 217)  (74 217)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (94 217)  (94 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (98 217)  (98 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 217)  (99 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 217)  (100 217)  routing T_2_13.lc_trk_g3_7 <X> T_2_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 217)  (101 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 217)  (102 217)  routing T_2_13.lc_trk_g2_3 <X> T_2_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 217)  (104 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (105 217)  (105 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (35 9)  (107 217)  (107 217)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.input_2_4
 (39 9)  (111 217)  (111 217)  LC_4 Logic Functioning bit
 (40 9)  (112 217)  (112 217)  LC_4 Logic Functioning bit
 (48 9)  (120 217)  (120 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (89 218)  (89 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 218)  (90 218)  routing T_2_13.wire_logic_cluster/lc_5/out <X> T_2_13.lc_trk_g2_5
 (22 10)  (94 218)  (94 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (95 218)  (95 218)  routing T_2_13.sp12_v_t_12 <X> T_2_13.lc_trk_g2_7
 (25 10)  (97 218)  (97 218)  routing T_2_13.wire_logic_cluster/lc_6/out <X> T_2_13.lc_trk_g2_6
 (31 10)  (103 218)  (103 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 218)  (104 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 218)  (105 218)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 218)  (108 218)  LC_5 Logic Functioning bit
 (37 10)  (109 218)  (109 218)  LC_5 Logic Functioning bit
 (38 10)  (110 218)  (110 218)  LC_5 Logic Functioning bit
 (39 10)  (111 218)  (111 218)  LC_5 Logic Functioning bit
 (45 10)  (117 218)  (117 218)  LC_5 Logic Functioning bit
 (51 10)  (123 218)  (123 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (124 218)  (124 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (94 219)  (94 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (103 219)  (103 219)  routing T_2_13.lc_trk_g2_6 <X> T_2_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 219)  (108 219)  LC_5 Logic Functioning bit
 (37 11)  (109 219)  (109 219)  LC_5 Logic Functioning bit
 (38 11)  (110 219)  (110 219)  LC_5 Logic Functioning bit
 (39 11)  (111 219)  (111 219)  LC_5 Logic Functioning bit
 (45 11)  (117 219)  (117 219)  LC_5 Logic Functioning bit
 (48 11)  (120 219)  (120 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (123 219)  (123 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (78 220)  (78 220)  routing T_2_13.sp4_h_r_4 <X> T_2_13.sp4_v_b_9
 (26 12)  (98 220)  (98 220)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (36 12)  (108 220)  (108 220)  LC_6 Logic Functioning bit
 (38 12)  (110 220)  (110 220)  LC_6 Logic Functioning bit
 (41 12)  (113 220)  (113 220)  LC_6 Logic Functioning bit
 (43 12)  (115 220)  (115 220)  LC_6 Logic Functioning bit
 (45 12)  (117 220)  (117 220)  LC_6 Logic Functioning bit
 (47 12)  (119 220)  (119 220)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (123 220)  (123 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (124 220)  (124 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (74 221)  (74 221)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (94 221)  (94 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (98 221)  (98 221)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 221)  (99 221)  routing T_2_13.lc_trk_g1_7 <X> T_2_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 221)  (101 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 221)  (109 221)  LC_6 Logic Functioning bit
 (39 13)  (111 221)  (111 221)  LC_6 Logic Functioning bit
 (40 13)  (112 221)  (112 221)  LC_6 Logic Functioning bit
 (42 13)  (114 221)  (114 221)  LC_6 Logic Functioning bit
 (45 13)  (117 221)  (117 221)  LC_6 Logic Functioning bit
 (0 14)  (72 222)  (72 222)  routing T_2_13.glb_netwk_6 <X> T_2_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 222)  (73 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (94 222)  (94 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (103 222)  (103 222)  routing T_2_13.lc_trk_g0_4 <X> T_2_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 222)  (104 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (108 222)  (108 222)  LC_7 Logic Functioning bit
 (37 14)  (109 222)  (109 222)  LC_7 Logic Functioning bit
 (38 14)  (110 222)  (110 222)  LC_7 Logic Functioning bit
 (39 14)  (111 222)  (111 222)  LC_7 Logic Functioning bit
 (45 14)  (117 222)  (117 222)  LC_7 Logic Functioning bit
 (51 14)  (123 222)  (123 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (124 222)  (124 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (72 223)  (72 223)  routing T_2_13.glb_netwk_6 <X> T_2_13.wire_logic_cluster/lc_7/s_r
 (36 15)  (108 223)  (108 223)  LC_7 Logic Functioning bit
 (37 15)  (109 223)  (109 223)  LC_7 Logic Functioning bit
 (38 15)  (110 223)  (110 223)  LC_7 Logic Functioning bit
 (39 15)  (111 223)  (111 223)  LC_7 Logic Functioning bit
 (45 15)  (117 223)  (117 223)  LC_7 Logic Functioning bit
 (46 15)  (118 223)  (118 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (123 223)  (123 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (36 0)  (204 208)  (204 208)  LC_0 Logic Functioning bit
 (38 0)  (206 208)  (206 208)  LC_0 Logic Functioning bit
 (41 0)  (209 208)  (209 208)  LC_0 Logic Functioning bit
 (43 0)  (211 208)  (211 208)  LC_0 Logic Functioning bit
 (45 0)  (213 208)  (213 208)  LC_0 Logic Functioning bit
 (48 0)  (216 208)  (216 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (219 208)  (219 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (2 1)  (170 209)  (170 209)  Column buffer control bit: LH_colbuf_cntl_1

 (16 1)  (184 209)  (184 209)  routing T_4_13.sp12_h_r_8 <X> T_4_13.lc_trk_g0_0
 (17 1)  (185 209)  (185 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (197 209)  (197 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (205 209)  (205 209)  LC_0 Logic Functioning bit
 (39 1)  (207 209)  (207 209)  LC_0 Logic Functioning bit
 (40 1)  (208 209)  (208 209)  LC_0 Logic Functioning bit
 (42 1)  (210 209)  (210 209)  LC_0 Logic Functioning bit
 (45 1)  (213 209)  (213 209)  LC_0 Logic Functioning bit
 (47 1)  (215 209)  (215 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (219 209)  (219 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (169 210)  (169 210)  routing T_4_13.glb_netwk_4 <X> T_4_13.wire_logic_cluster/lc_7/clk
 (2 2)  (170 210)  (170 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (197 210)  (197 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (204 210)  (204 210)  LC_1 Logic Functioning bit
 (38 2)  (206 210)  (206 210)  LC_1 Logic Functioning bit
 (41 2)  (209 210)  (209 210)  LC_1 Logic Functioning bit
 (43 2)  (211 210)  (211 210)  LC_1 Logic Functioning bit
 (45 2)  (213 210)  (213 210)  LC_1 Logic Functioning bit
 (46 2)  (214 210)  (214 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (36 3)  (204 211)  (204 211)  LC_1 Logic Functioning bit
 (38 3)  (206 211)  (206 211)  LC_1 Logic Functioning bit
 (41 3)  (209 211)  (209 211)  LC_1 Logic Functioning bit
 (43 3)  (211 211)  (211 211)  LC_1 Logic Functioning bit
 (45 3)  (213 211)  (213 211)  LC_1 Logic Functioning bit
 (1 4)  (169 212)  (169 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (31 4)  (199 212)  (199 212)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 212)  (200 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 212)  (201 212)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 212)  (202 212)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 212)  (204 212)  LC_2 Logic Functioning bit
 (37 4)  (205 212)  (205 212)  LC_2 Logic Functioning bit
 (38 4)  (206 212)  (206 212)  LC_2 Logic Functioning bit
 (39 4)  (207 212)  (207 212)  LC_2 Logic Functioning bit
 (45 4)  (213 212)  (213 212)  LC_2 Logic Functioning bit
 (48 4)  (216 212)  (216 212)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (31 5)  (199 213)  (199 213)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 213)  (204 213)  LC_2 Logic Functioning bit
 (37 5)  (205 213)  (205 213)  LC_2 Logic Functioning bit
 (38 5)  (206 213)  (206 213)  LC_2 Logic Functioning bit
 (39 5)  (207 213)  (207 213)  LC_2 Logic Functioning bit
 (45 5)  (213 213)  (213 213)  LC_2 Logic Functioning bit
 (52 5)  (220 213)  (220 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (26 6)  (194 214)  (194 214)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (36 6)  (204 214)  (204 214)  LC_3 Logic Functioning bit
 (38 6)  (206 214)  (206 214)  LC_3 Logic Functioning bit
 (41 6)  (209 214)  (209 214)  LC_3 Logic Functioning bit
 (43 6)  (211 214)  (211 214)  LC_3 Logic Functioning bit
 (45 6)  (213 214)  (213 214)  LC_3 Logic Functioning bit
 (26 7)  (194 215)  (194 215)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 215)  (195 215)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 215)  (196 215)  routing T_4_13.lc_trk_g3_6 <X> T_4_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 215)  (197 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (205 215)  (205 215)  LC_3 Logic Functioning bit
 (39 7)  (207 215)  (207 215)  LC_3 Logic Functioning bit
 (40 7)  (208 215)  (208 215)  LC_3 Logic Functioning bit
 (42 7)  (210 215)  (210 215)  LC_3 Logic Functioning bit
 (45 7)  (213 215)  (213 215)  LC_3 Logic Functioning bit
 (31 8)  (199 216)  (199 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 216)  (200 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 216)  (201 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 216)  (202 216)  routing T_4_13.lc_trk_g3_4 <X> T_4_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 216)  (204 216)  LC_4 Logic Functioning bit
 (37 8)  (205 216)  (205 216)  LC_4 Logic Functioning bit
 (38 8)  (206 216)  (206 216)  LC_4 Logic Functioning bit
 (39 8)  (207 216)  (207 216)  LC_4 Logic Functioning bit
 (45 8)  (213 216)  (213 216)  LC_4 Logic Functioning bit
 (2 9)  (170 217)  (170 217)  Column buffer control bit: LH_colbuf_cntl_4

 (36 9)  (204 217)  (204 217)  LC_4 Logic Functioning bit
 (37 9)  (205 217)  (205 217)  LC_4 Logic Functioning bit
 (38 9)  (206 217)  (206 217)  LC_4 Logic Functioning bit
 (39 9)  (207 217)  (207 217)  LC_4 Logic Functioning bit
 (45 9)  (213 217)  (213 217)  LC_4 Logic Functioning bit
 (53 9)  (221 217)  (221 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (193 218)  (193 218)  routing T_4_13.wire_logic_cluster/lc_6/out <X> T_4_13.lc_trk_g2_6
 (31 10)  (199 218)  (199 218)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 218)  (200 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 218)  (201 218)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 218)  (204 218)  LC_5 Logic Functioning bit
 (37 10)  (205 218)  (205 218)  LC_5 Logic Functioning bit
 (38 10)  (206 218)  (206 218)  LC_5 Logic Functioning bit
 (39 10)  (207 218)  (207 218)  LC_5 Logic Functioning bit
 (45 10)  (213 218)  (213 218)  LC_5 Logic Functioning bit
 (19 11)  (187 219)  (187 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (190 219)  (190 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (199 219)  (199 219)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 219)  (204 219)  LC_5 Logic Functioning bit
 (37 11)  (205 219)  (205 219)  LC_5 Logic Functioning bit
 (38 11)  (206 219)  (206 219)  LC_5 Logic Functioning bit
 (39 11)  (207 219)  (207 219)  LC_5 Logic Functioning bit
 (45 11)  (213 219)  (213 219)  LC_5 Logic Functioning bit
 (48 11)  (216 219)  (216 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (32 12)  (200 220)  (200 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 220)  (201 220)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 220)  (202 220)  routing T_4_13.lc_trk_g3_0 <X> T_4_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 220)  (204 220)  LC_6 Logic Functioning bit
 (37 12)  (205 220)  (205 220)  LC_6 Logic Functioning bit
 (38 12)  (206 220)  (206 220)  LC_6 Logic Functioning bit
 (39 12)  (207 220)  (207 220)  LC_6 Logic Functioning bit
 (45 12)  (213 220)  (213 220)  LC_6 Logic Functioning bit
 (46 12)  (214 220)  (214 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (220 220)  (220 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6

 (17 13)  (185 221)  (185 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (36 13)  (204 221)  (204 221)  LC_6 Logic Functioning bit
 (37 13)  (205 221)  (205 221)  LC_6 Logic Functioning bit
 (38 13)  (206 221)  (206 221)  LC_6 Logic Functioning bit
 (39 13)  (207 221)  (207 221)  LC_6 Logic Functioning bit
 (45 13)  (213 221)  (213 221)  LC_6 Logic Functioning bit
 (53 13)  (221 221)  (221 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (168 222)  (168 222)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 222)  (169 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (180 222)  (180 222)  routing T_4_13.sp4_v_b_11 <X> T_4_13.sp4_h_l_46
 (14 14)  (182 222)  (182 222)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (25 14)  (193 222)  (193 222)  routing T_4_13.sp4_h_r_38 <X> T_4_13.lc_trk_g3_6
 (31 14)  (199 222)  (199 222)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 222)  (200 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 222)  (201 222)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 222)  (204 222)  LC_7 Logic Functioning bit
 (37 14)  (205 222)  (205 222)  LC_7 Logic Functioning bit
 (38 14)  (206 222)  (206 222)  LC_7 Logic Functioning bit
 (39 14)  (207 222)  (207 222)  LC_7 Logic Functioning bit
 (45 14)  (213 222)  (213 222)  LC_7 Logic Functioning bit
 (0 15)  (168 223)  (168 223)  routing T_4_13.glb_netwk_6 <X> T_4_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (182 223)  (182 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (15 15)  (183 223)  (183 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (16 15)  (184 223)  (184 223)  routing T_4_13.sp4_h_r_44 <X> T_4_13.lc_trk_g3_4
 (17 15)  (185 223)  (185 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (190 223)  (190 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (191 223)  (191 223)  routing T_4_13.sp4_h_r_38 <X> T_4_13.lc_trk_g3_6
 (24 15)  (192 223)  (192 223)  routing T_4_13.sp4_h_r_38 <X> T_4_13.lc_trk_g3_6
 (31 15)  (199 223)  (199 223)  routing T_4_13.lc_trk_g2_6 <X> T_4_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 223)  (204 223)  LC_7 Logic Functioning bit
 (37 15)  (205 223)  (205 223)  LC_7 Logic Functioning bit
 (38 15)  (206 223)  (206 223)  LC_7 Logic Functioning bit
 (39 15)  (207 223)  (207 223)  LC_7 Logic Functioning bit
 (45 15)  (213 223)  (213 223)  LC_7 Logic Functioning bit


LogicTile_5_13

 (15 0)  (237 208)  (237 208)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (17 0)  (239 208)  (239 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (244 208)  (244 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (245 208)  (245 208)  routing T_5_13.sp4_v_b_19 <X> T_5_13.lc_trk_g0_3
 (24 0)  (246 208)  (246 208)  routing T_5_13.sp4_v_b_19 <X> T_5_13.lc_trk_g0_3
 (25 0)  (247 208)  (247 208)  routing T_5_13.lft_op_2 <X> T_5_13.lc_trk_g0_2
 (29 0)  (251 208)  (251 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 208)  (252 208)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 208)  (254 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (258 208)  (258 208)  LC_0 Logic Functioning bit
 (37 0)  (259 208)  (259 208)  LC_0 Logic Functioning bit
 (38 0)  (260 208)  (260 208)  LC_0 Logic Functioning bit
 (39 0)  (261 208)  (261 208)  LC_0 Logic Functioning bit
 (40 0)  (262 208)  (262 208)  LC_0 Logic Functioning bit
 (41 0)  (263 208)  (263 208)  LC_0 Logic Functioning bit
 (42 0)  (264 208)  (264 208)  LC_0 Logic Functioning bit
 (43 0)  (265 208)  (265 208)  LC_0 Logic Functioning bit
 (14 1)  (236 209)  (236 209)  routing T_5_13.sp4_h_r_0 <X> T_5_13.lc_trk_g0_0
 (15 1)  (237 209)  (237 209)  routing T_5_13.sp4_h_r_0 <X> T_5_13.lc_trk_g0_0
 (16 1)  (238 209)  (238 209)  routing T_5_13.sp4_h_r_0 <X> T_5_13.lc_trk_g0_0
 (17 1)  (239 209)  (239 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (240 209)  (240 209)  routing T_5_13.top_op_1 <X> T_5_13.lc_trk_g0_1
 (22 1)  (244 209)  (244 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 209)  (246 209)  routing T_5_13.lft_op_2 <X> T_5_13.lc_trk_g0_2
 (26 1)  (248 209)  (248 209)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 209)  (251 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 209)  (253 209)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (259 209)  (259 209)  LC_0 Logic Functioning bit
 (39 1)  (261 209)  (261 209)  LC_0 Logic Functioning bit
 (40 1)  (262 209)  (262 209)  LC_0 Logic Functioning bit
 (41 1)  (263 209)  (263 209)  LC_0 Logic Functioning bit
 (42 1)  (264 209)  (264 209)  LC_0 Logic Functioning bit
 (43 1)  (265 209)  (265 209)  LC_0 Logic Functioning bit
 (4 2)  (226 210)  (226 210)  routing T_5_13.sp4_v_b_0 <X> T_5_13.sp4_v_t_37
 (15 2)  (237 210)  (237 210)  routing T_5_13.lft_op_5 <X> T_5_13.lc_trk_g0_5
 (17 2)  (239 210)  (239 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (240 210)  (240 210)  routing T_5_13.lft_op_5 <X> T_5_13.lc_trk_g0_5
 (29 2)  (251 210)  (251 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 210)  (254 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 210)  (255 210)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 210)  (259 210)  LC_1 Logic Functioning bit
 (39 2)  (261 210)  (261 210)  LC_1 Logic Functioning bit
 (40 2)  (262 210)  (262 210)  LC_1 Logic Functioning bit
 (42 2)  (264 210)  (264 210)  LC_1 Logic Functioning bit
 (46 2)  (268 210)  (268 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (272 210)  (272 210)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (251 211)  (251 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 211)  (253 211)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (259 211)  (259 211)  LC_1 Logic Functioning bit
 (39 3)  (261 211)  (261 211)  LC_1 Logic Functioning bit
 (42 3)  (264 211)  (264 211)  LC_1 Logic Functioning bit
 (5 4)  (227 212)  (227 212)  routing T_5_13.sp4_v_b_9 <X> T_5_13.sp4_h_r_3
 (15 4)  (237 212)  (237 212)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g1_1
 (17 4)  (239 212)  (239 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 212)  (240 212)  routing T_5_13.lft_op_1 <X> T_5_13.lc_trk_g1_1
 (27 4)  (249 212)  (249 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 212)  (250 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 212)  (251 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 212)  (253 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 212)  (254 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 212)  (255 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 212)  (256 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (257 212)  (257 212)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.input_2_2
 (36 4)  (258 212)  (258 212)  LC_2 Logic Functioning bit
 (37 4)  (259 212)  (259 212)  LC_2 Logic Functioning bit
 (38 4)  (260 212)  (260 212)  LC_2 Logic Functioning bit
 (39 4)  (261 212)  (261 212)  LC_2 Logic Functioning bit
 (40 4)  (262 212)  (262 212)  LC_2 Logic Functioning bit
 (42 4)  (264 212)  (264 212)  LC_2 Logic Functioning bit
 (43 4)  (265 212)  (265 212)  LC_2 Logic Functioning bit
 (4 5)  (226 213)  (226 213)  routing T_5_13.sp4_v_b_9 <X> T_5_13.sp4_h_r_3
 (6 5)  (228 213)  (228 213)  routing T_5_13.sp4_v_b_9 <X> T_5_13.sp4_h_r_3
 (27 5)  (249 213)  (249 213)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 213)  (251 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 213)  (253 213)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 213)  (254 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (255 213)  (255 213)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.input_2_2
 (34 5)  (256 213)  (256 213)  routing T_5_13.lc_trk_g3_5 <X> T_5_13.input_2_2
 (36 5)  (258 213)  (258 213)  LC_2 Logic Functioning bit
 (37 5)  (259 213)  (259 213)  LC_2 Logic Functioning bit
 (38 5)  (260 213)  (260 213)  LC_2 Logic Functioning bit
 (39 5)  (261 213)  (261 213)  LC_2 Logic Functioning bit
 (40 5)  (262 213)  (262 213)  LC_2 Logic Functioning bit
 (41 5)  (263 213)  (263 213)  LC_2 Logic Functioning bit
 (42 5)  (264 213)  (264 213)  LC_2 Logic Functioning bit
 (43 5)  (265 213)  (265 213)  LC_2 Logic Functioning bit
 (16 6)  (238 214)  (238 214)  routing T_5_13.sp4_v_b_13 <X> T_5_13.lc_trk_g1_5
 (17 6)  (239 214)  (239 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 214)  (240 214)  routing T_5_13.sp4_v_b_13 <X> T_5_13.lc_trk_g1_5
 (25 6)  (247 214)  (247 214)  routing T_5_13.sp4_h_l_11 <X> T_5_13.lc_trk_g1_6
 (32 6)  (254 214)  (254 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (257 214)  (257 214)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.input_2_3
 (36 6)  (258 214)  (258 214)  LC_3 Logic Functioning bit
 (37 6)  (259 214)  (259 214)  LC_3 Logic Functioning bit
 (38 6)  (260 214)  (260 214)  LC_3 Logic Functioning bit
 (39 6)  (261 214)  (261 214)  LC_3 Logic Functioning bit
 (40 6)  (262 214)  (262 214)  LC_3 Logic Functioning bit
 (41 6)  (263 214)  (263 214)  LC_3 Logic Functioning bit
 (42 6)  (264 214)  (264 214)  LC_3 Logic Functioning bit
 (18 7)  (240 215)  (240 215)  routing T_5_13.sp4_v_b_13 <X> T_5_13.lc_trk_g1_5
 (22 7)  (244 215)  (244 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (245 215)  (245 215)  routing T_5_13.sp4_h_l_11 <X> T_5_13.lc_trk_g1_6
 (24 7)  (246 215)  (246 215)  routing T_5_13.sp4_h_l_11 <X> T_5_13.lc_trk_g1_6
 (25 7)  (247 215)  (247 215)  routing T_5_13.sp4_h_l_11 <X> T_5_13.lc_trk_g1_6
 (26 7)  (248 215)  (248 215)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 215)  (251 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 215)  (253 215)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 215)  (254 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (258 215)  (258 215)  LC_3 Logic Functioning bit
 (37 7)  (259 215)  (259 215)  LC_3 Logic Functioning bit
 (38 7)  (260 215)  (260 215)  LC_3 Logic Functioning bit
 (39 7)  (261 215)  (261 215)  LC_3 Logic Functioning bit
 (40 7)  (262 215)  (262 215)  LC_3 Logic Functioning bit
 (41 7)  (263 215)  (263 215)  LC_3 Logic Functioning bit
 (43 7)  (265 215)  (265 215)  LC_3 Logic Functioning bit
 (12 8)  (234 216)  (234 216)  routing T_5_13.sp4_v_b_2 <X> T_5_13.sp4_h_r_8
 (25 8)  (247 216)  (247 216)  routing T_5_13.wire_logic_cluster/lc_2/out <X> T_5_13.lc_trk_g2_2
 (29 8)  (251 216)  (251 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 216)  (252 216)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 216)  (254 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 216)  (258 216)  LC_4 Logic Functioning bit
 (37 8)  (259 216)  (259 216)  LC_4 Logic Functioning bit
 (38 8)  (260 216)  (260 216)  LC_4 Logic Functioning bit
 (39 8)  (261 216)  (261 216)  LC_4 Logic Functioning bit
 (40 8)  (262 216)  (262 216)  LC_4 Logic Functioning bit
 (41 8)  (263 216)  (263 216)  LC_4 Logic Functioning bit
 (42 8)  (264 216)  (264 216)  LC_4 Logic Functioning bit
 (43 8)  (265 216)  (265 216)  LC_4 Logic Functioning bit
 (11 9)  (233 217)  (233 217)  routing T_5_13.sp4_v_b_2 <X> T_5_13.sp4_h_r_8
 (13 9)  (235 217)  (235 217)  routing T_5_13.sp4_v_b_2 <X> T_5_13.sp4_h_r_8
 (22 9)  (244 217)  (244 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (248 217)  (248 217)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 217)  (251 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (253 217)  (253 217)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (259 217)  (259 217)  LC_4 Logic Functioning bit
 (39 9)  (261 217)  (261 217)  LC_4 Logic Functioning bit
 (40 9)  (262 217)  (262 217)  LC_4 Logic Functioning bit
 (41 9)  (263 217)  (263 217)  LC_4 Logic Functioning bit
 (42 9)  (264 217)  (264 217)  LC_4 Logic Functioning bit
 (43 9)  (265 217)  (265 217)  LC_4 Logic Functioning bit
 (22 10)  (244 218)  (244 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (245 218)  (245 218)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g2_7
 (24 10)  (246 218)  (246 218)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g2_7
 (32 10)  (254 218)  (254 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (257 218)  (257 218)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.input_2_5
 (36 10)  (258 218)  (258 218)  LC_5 Logic Functioning bit
 (37 10)  (259 218)  (259 218)  LC_5 Logic Functioning bit
 (38 10)  (260 218)  (260 218)  LC_5 Logic Functioning bit
 (39 10)  (261 218)  (261 218)  LC_5 Logic Functioning bit
 (40 10)  (262 218)  (262 218)  LC_5 Logic Functioning bit
 (41 10)  (263 218)  (263 218)  LC_5 Logic Functioning bit
 (42 10)  (264 218)  (264 218)  LC_5 Logic Functioning bit
 (21 11)  (243 219)  (243 219)  routing T_5_13.sp4_h_r_31 <X> T_5_13.lc_trk_g2_7
 (22 11)  (244 219)  (244 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (246 219)  (246 219)  routing T_5_13.tnr_op_6 <X> T_5_13.lc_trk_g2_6
 (26 11)  (248 219)  (248 219)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 219)  (251 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 219)  (253 219)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 219)  (254 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (258 219)  (258 219)  LC_5 Logic Functioning bit
 (37 11)  (259 219)  (259 219)  LC_5 Logic Functioning bit
 (38 11)  (260 219)  (260 219)  LC_5 Logic Functioning bit
 (39 11)  (261 219)  (261 219)  LC_5 Logic Functioning bit
 (40 11)  (262 219)  (262 219)  LC_5 Logic Functioning bit
 (41 11)  (263 219)  (263 219)  LC_5 Logic Functioning bit
 (43 11)  (265 219)  (265 219)  LC_5 Logic Functioning bit
 (29 12)  (251 220)  (251 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 220)  (252 220)  routing T_5_13.lc_trk_g0_5 <X> T_5_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 220)  (253 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 220)  (254 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 220)  (256 220)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 220)  (258 220)  LC_6 Logic Functioning bit
 (37 12)  (259 220)  (259 220)  LC_6 Logic Functioning bit
 (38 12)  (260 220)  (260 220)  LC_6 Logic Functioning bit
 (39 12)  (261 220)  (261 220)  LC_6 Logic Functioning bit
 (40 12)  (262 220)  (262 220)  LC_6 Logic Functioning bit
 (41 12)  (263 220)  (263 220)  LC_6 Logic Functioning bit
 (42 12)  (264 220)  (264 220)  LC_6 Logic Functioning bit
 (43 12)  (265 220)  (265 220)  LC_6 Logic Functioning bit
 (10 13)  (232 221)  (232 221)  routing T_5_13.sp4_h_r_5 <X> T_5_13.sp4_v_b_10
 (15 13)  (237 221)  (237 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (16 13)  (238 221)  (238 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (17 13)  (239 221)  (239 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (248 221)  (248 221)  routing T_5_13.lc_trk_g0_2 <X> T_5_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 221)  (251 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 221)  (253 221)  routing T_5_13.lc_trk_g1_6 <X> T_5_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 221)  (259 221)  LC_6 Logic Functioning bit
 (39 13)  (261 221)  (261 221)  LC_6 Logic Functioning bit
 (40 13)  (262 221)  (262 221)  LC_6 Logic Functioning bit
 (41 13)  (263 221)  (263 221)  LC_6 Logic Functioning bit
 (42 13)  (264 221)  (264 221)  LC_6 Logic Functioning bit
 (43 13)  (265 221)  (265 221)  LC_6 Logic Functioning bit
 (11 14)  (233 222)  (233 222)  routing T_5_13.sp4_h_r_5 <X> T_5_13.sp4_v_t_46
 (13 14)  (235 222)  (235 222)  routing T_5_13.sp4_h_r_5 <X> T_5_13.sp4_v_t_46
 (14 14)  (236 222)  (236 222)  routing T_5_13.bnl_op_4 <X> T_5_13.lc_trk_g3_4
 (17 14)  (239 222)  (239 222)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (240 222)  (240 222)  routing T_5_13.bnl_op_5 <X> T_5_13.lc_trk_g3_5
 (26 14)  (248 222)  (248 222)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 222)  (249 222)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 222)  (251 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 222)  (252 222)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 222)  (253 222)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 222)  (254 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 222)  (255 222)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 222)  (257 222)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.input_2_7
 (39 14)  (261 222)  (261 222)  LC_7 Logic Functioning bit
 (52 14)  (274 222)  (274 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (234 223)  (234 223)  routing T_5_13.sp4_h_r_5 <X> T_5_13.sp4_v_t_46
 (14 15)  (236 223)  (236 223)  routing T_5_13.bnl_op_4 <X> T_5_13.lc_trk_g3_4
 (17 15)  (239 223)  (239 223)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (240 223)  (240 223)  routing T_5_13.bnl_op_5 <X> T_5_13.lc_trk_g3_5
 (22 15)  (244 223)  (244 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (246 223)  (246 223)  routing T_5_13.tnr_op_6 <X> T_5_13.lc_trk_g3_6
 (26 15)  (248 223)  (248 223)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 223)  (250 223)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 223)  (251 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 223)  (253 223)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 223)  (254 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (255 223)  (255 223)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.input_2_7
 (34 15)  (256 223)  (256 223)  routing T_5_13.lc_trk_g3_4 <X> T_5_13.input_2_7


LogicTile_6_13

 (11 0)  (287 208)  (287 208)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_v_b_2
 (13 0)  (289 208)  (289 208)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_v_b_2
 (14 0)  (290 208)  (290 208)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g0_0
 (26 0)  (302 208)  (302 208)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 208)  (303 208)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 208)  (304 208)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 208)  (305 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 208)  (308 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (310 208)  (310 208)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 208)  (312 208)  LC_0 Logic Functioning bit
 (37 0)  (313 208)  (313 208)  LC_0 Logic Functioning bit
 (38 0)  (314 208)  (314 208)  LC_0 Logic Functioning bit
 (39 0)  (315 208)  (315 208)  LC_0 Logic Functioning bit
 (40 0)  (316 208)  (316 208)  LC_0 Logic Functioning bit
 (41 0)  (317 208)  (317 208)  LC_0 Logic Functioning bit
 (42 0)  (318 208)  (318 208)  LC_0 Logic Functioning bit
 (43 0)  (319 208)  (319 208)  LC_0 Logic Functioning bit
 (2 1)  (278 209)  (278 209)  Column buffer control bit: LH_colbuf_cntl_1

 (12 1)  (288 209)  (288 209)  routing T_6_13.sp4_h_l_45 <X> T_6_13.sp4_v_b_2
 (14 1)  (290 209)  (290 209)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g0_0
 (15 1)  (291 209)  (291 209)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g0_0
 (16 1)  (292 209)  (292 209)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g0_0
 (17 1)  (293 209)  (293 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (302 209)  (302 209)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 209)  (305 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 209)  (306 209)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 209)  (307 209)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 209)  (308 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (309 209)  (309 209)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_0
 (35 1)  (311 209)  (311 209)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_0
 (36 1)  (312 209)  (312 209)  LC_0 Logic Functioning bit
 (37 1)  (313 209)  (313 209)  LC_0 Logic Functioning bit
 (39 1)  (315 209)  (315 209)  LC_0 Logic Functioning bit
 (40 1)  (316 209)  (316 209)  LC_0 Logic Functioning bit
 (41 1)  (317 209)  (317 209)  LC_0 Logic Functioning bit
 (42 1)  (318 209)  (318 209)  LC_0 Logic Functioning bit
 (43 1)  (319 209)  (319 209)  LC_0 Logic Functioning bit
 (14 2)  (290 210)  (290 210)  routing T_6_13.lft_op_4 <X> T_6_13.lc_trk_g0_4
 (26 2)  (302 210)  (302 210)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 210)  (305 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 210)  (308 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 210)  (309 210)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 210)  (310 210)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (313 210)  (313 210)  LC_1 Logic Functioning bit
 (40 2)  (316 210)  (316 210)  LC_1 Logic Functioning bit
 (42 2)  (318 210)  (318 210)  LC_1 Logic Functioning bit
 (46 2)  (322 210)  (322 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (326 210)  (326 210)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (291 211)  (291 211)  routing T_6_13.lft_op_4 <X> T_6_13.lc_trk_g0_4
 (17 3)  (293 211)  (293 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (298 211)  (298 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (300 211)  (300 211)  routing T_6_13.top_op_6 <X> T_6_13.lc_trk_g0_6
 (25 3)  (301 211)  (301 211)  routing T_6_13.top_op_6 <X> T_6_13.lc_trk_g0_6
 (26 3)  (302 211)  (302 211)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 211)  (303 211)  routing T_6_13.lc_trk_g1_6 <X> T_6_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 211)  (305 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 211)  (313 211)  LC_1 Logic Functioning bit
 (39 3)  (315 211)  (315 211)  LC_1 Logic Functioning bit
 (40 3)  (316 211)  (316 211)  LC_1 Logic Functioning bit
 (42 3)  (318 211)  (318 211)  LC_1 Logic Functioning bit
 (13 4)  (289 212)  (289 212)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_v_b_5
 (14 4)  (290 212)  (290 212)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (21 4)  (297 212)  (297 212)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g1_3
 (22 4)  (298 212)  (298 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 212)  (300 212)  routing T_6_13.lft_op_3 <X> T_6_13.lc_trk_g1_3
 (26 4)  (302 212)  (302 212)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 212)  (303 212)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 212)  (304 212)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 212)  (305 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 212)  (308 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 212)  (310 212)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 212)  (312 212)  LC_2 Logic Functioning bit
 (37 4)  (313 212)  (313 212)  LC_2 Logic Functioning bit
 (38 4)  (314 212)  (314 212)  LC_2 Logic Functioning bit
 (39 4)  (315 212)  (315 212)  LC_2 Logic Functioning bit
 (40 4)  (316 212)  (316 212)  LC_2 Logic Functioning bit
 (41 4)  (317 212)  (317 212)  LC_2 Logic Functioning bit
 (42 4)  (318 212)  (318 212)  LC_2 Logic Functioning bit
 (43 4)  (319 212)  (319 212)  LC_2 Logic Functioning bit
 (11 5)  (287 213)  (287 213)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_h_r_5
 (12 5)  (288 213)  (288 213)  routing T_6_13.sp4_h_l_40 <X> T_6_13.sp4_v_b_5
 (14 5)  (290 213)  (290 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (15 5)  (291 213)  (291 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (16 5)  (292 213)  (292 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (17 5)  (293 213)  (293 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (298 213)  (298 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (299 213)  (299 213)  routing T_6_13.sp4_v_b_18 <X> T_6_13.lc_trk_g1_2
 (24 5)  (300 213)  (300 213)  routing T_6_13.sp4_v_b_18 <X> T_6_13.lc_trk_g1_2
 (26 5)  (302 213)  (302 213)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 213)  (305 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 213)  (306 213)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 213)  (307 213)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 213)  (308 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (309 213)  (309 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_2
 (35 5)  (311 213)  (311 213)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_2
 (36 5)  (312 213)  (312 213)  LC_2 Logic Functioning bit
 (37 5)  (313 213)  (313 213)  LC_2 Logic Functioning bit
 (39 5)  (315 213)  (315 213)  LC_2 Logic Functioning bit
 (40 5)  (316 213)  (316 213)  LC_2 Logic Functioning bit
 (41 5)  (317 213)  (317 213)  LC_2 Logic Functioning bit
 (42 5)  (318 213)  (318 213)  LC_2 Logic Functioning bit
 (43 5)  (319 213)  (319 213)  LC_2 Logic Functioning bit
 (11 6)  (287 214)  (287 214)  routing T_6_13.sp4_v_b_9 <X> T_6_13.sp4_v_t_40
 (13 6)  (289 214)  (289 214)  routing T_6_13.sp4_v_b_9 <X> T_6_13.sp4_v_t_40
 (15 6)  (291 214)  (291 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (17 6)  (293 214)  (293 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (294 214)  (294 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (25 6)  (301 214)  (301 214)  routing T_6_13.lft_op_6 <X> T_6_13.lc_trk_g1_6
 (29 6)  (305 214)  (305 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 214)  (306 214)  routing T_6_13.lc_trk_g0_4 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 214)  (308 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 214)  (309 214)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 214)  (310 214)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (313 214)  (313 214)  LC_3 Logic Functioning bit
 (40 6)  (316 214)  (316 214)  LC_3 Logic Functioning bit
 (42 6)  (318 214)  (318 214)  LC_3 Logic Functioning bit
 (50 6)  (326 214)  (326 214)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (298 215)  (298 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (300 215)  (300 215)  routing T_6_13.lft_op_6 <X> T_6_13.lc_trk_g1_6
 (27 7)  (303 215)  (303 215)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 215)  (305 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (312 215)  (312 215)  LC_3 Logic Functioning bit
 (38 7)  (314 215)  (314 215)  LC_3 Logic Functioning bit
 (41 7)  (317 215)  (317 215)  LC_3 Logic Functioning bit
 (43 7)  (319 215)  (319 215)  LC_3 Logic Functioning bit
 (53 7)  (329 215)  (329 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (302 216)  (302 216)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 216)  (303 216)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 216)  (304 216)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 216)  (305 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 216)  (308 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 216)  (310 216)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 216)  (312 216)  LC_4 Logic Functioning bit
 (37 8)  (313 216)  (313 216)  LC_4 Logic Functioning bit
 (38 8)  (314 216)  (314 216)  LC_4 Logic Functioning bit
 (39 8)  (315 216)  (315 216)  LC_4 Logic Functioning bit
 (40 8)  (316 216)  (316 216)  LC_4 Logic Functioning bit
 (41 8)  (317 216)  (317 216)  LC_4 Logic Functioning bit
 (42 8)  (318 216)  (318 216)  LC_4 Logic Functioning bit
 (43 8)  (319 216)  (319 216)  LC_4 Logic Functioning bit
 (2 9)  (278 217)  (278 217)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (298 217)  (298 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (299 217)  (299 217)  routing T_6_13.sp4_v_b_42 <X> T_6_13.lc_trk_g2_2
 (24 9)  (300 217)  (300 217)  routing T_6_13.sp4_v_b_42 <X> T_6_13.lc_trk_g2_2
 (26 9)  (302 217)  (302 217)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 217)  (305 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 217)  (306 217)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 217)  (307 217)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 217)  (308 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (309 217)  (309 217)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_4
 (35 9)  (311 217)  (311 217)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_4
 (36 9)  (312 217)  (312 217)  LC_4 Logic Functioning bit
 (37 9)  (313 217)  (313 217)  LC_4 Logic Functioning bit
 (39 9)  (315 217)  (315 217)  LC_4 Logic Functioning bit
 (40 9)  (316 217)  (316 217)  LC_4 Logic Functioning bit
 (41 9)  (317 217)  (317 217)  LC_4 Logic Functioning bit
 (42 9)  (318 217)  (318 217)  LC_4 Logic Functioning bit
 (43 9)  (319 217)  (319 217)  LC_4 Logic Functioning bit
 (27 10)  (303 218)  (303 218)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 218)  (305 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 218)  (308 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 218)  (309 218)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 218)  (310 218)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 218)  (313 218)  LC_5 Logic Functioning bit
 (40 10)  (316 218)  (316 218)  LC_5 Logic Functioning bit
 (42 10)  (318 218)  (318 218)  LC_5 Logic Functioning bit
 (50 10)  (326 218)  (326 218)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (303 219)  (303 219)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 219)  (305 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 219)  (306 219)  routing T_6_13.lc_trk_g1_3 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (312 219)  (312 219)  LC_5 Logic Functioning bit
 (38 11)  (314 219)  (314 219)  LC_5 Logic Functioning bit
 (41 11)  (317 219)  (317 219)  LC_5 Logic Functioning bit
 (43 11)  (319 219)  (319 219)  LC_5 Logic Functioning bit
 (53 11)  (329 219)  (329 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (291 220)  (291 220)  routing T_6_13.tnl_op_1 <X> T_6_13.lc_trk_g3_1
 (17 12)  (293 220)  (293 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (301 220)  (301 220)  routing T_6_13.sp4_h_r_42 <X> T_6_13.lc_trk_g3_2
 (26 12)  (302 220)  (302 220)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 220)  (303 220)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 220)  (304 220)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 220)  (305 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (308 220)  (308 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (310 220)  (310 220)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 220)  (312 220)  LC_6 Logic Functioning bit
 (37 12)  (313 220)  (313 220)  LC_6 Logic Functioning bit
 (38 12)  (314 220)  (314 220)  LC_6 Logic Functioning bit
 (39 12)  (315 220)  (315 220)  LC_6 Logic Functioning bit
 (40 12)  (316 220)  (316 220)  LC_6 Logic Functioning bit
 (41 12)  (317 220)  (317 220)  LC_6 Logic Functioning bit
 (42 12)  (318 220)  (318 220)  LC_6 Logic Functioning bit
 (43 12)  (319 220)  (319 220)  LC_6 Logic Functioning bit
 (2 13)  (278 221)  (278 221)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (294 221)  (294 221)  routing T_6_13.tnl_op_1 <X> T_6_13.lc_trk_g3_1
 (22 13)  (298 221)  (298 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (299 221)  (299 221)  routing T_6_13.sp4_h_r_42 <X> T_6_13.lc_trk_g3_2
 (24 13)  (300 221)  (300 221)  routing T_6_13.sp4_h_r_42 <X> T_6_13.lc_trk_g3_2
 (25 13)  (301 221)  (301 221)  routing T_6_13.sp4_h_r_42 <X> T_6_13.lc_trk_g3_2
 (26 13)  (302 221)  (302 221)  routing T_6_13.lc_trk_g0_6 <X> T_6_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 221)  (305 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 221)  (306 221)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 221)  (307 221)  routing T_6_13.lc_trk_g1_2 <X> T_6_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 221)  (308 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (309 221)  (309 221)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_6
 (35 13)  (311 221)  (311 221)  routing T_6_13.lc_trk_g2_2 <X> T_6_13.input_2_6
 (36 13)  (312 221)  (312 221)  LC_6 Logic Functioning bit
 (37 13)  (313 221)  (313 221)  LC_6 Logic Functioning bit
 (39 13)  (315 221)  (315 221)  LC_6 Logic Functioning bit
 (40 13)  (316 221)  (316 221)  LC_6 Logic Functioning bit
 (41 13)  (317 221)  (317 221)  LC_6 Logic Functioning bit
 (42 13)  (318 221)  (318 221)  LC_6 Logic Functioning bit
 (43 13)  (319 221)  (319 221)  LC_6 Logic Functioning bit
 (11 14)  (287 222)  (287 222)  routing T_6_13.sp4_v_b_3 <X> T_6_13.sp4_v_t_46
 (13 14)  (289 222)  (289 222)  routing T_6_13.sp4_v_b_3 <X> T_6_13.sp4_v_t_46
 (27 14)  (303 222)  (303 222)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 222)  (305 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 222)  (306 222)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 222)  (308 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 222)  (309 222)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 222)  (310 222)  routing T_6_13.lc_trk_g3_1 <X> T_6_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (313 222)  (313 222)  LC_7 Logic Functioning bit
 (40 14)  (316 222)  (316 222)  LC_7 Logic Functioning bit
 (42 14)  (318 222)  (318 222)  LC_7 Logic Functioning bit
 (50 14)  (326 222)  (326 222)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (303 223)  (303 223)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 223)  (305 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (312 223)  (312 223)  LC_7 Logic Functioning bit
 (38 15)  (314 223)  (314 223)  LC_7 Logic Functioning bit
 (41 15)  (317 223)  (317 223)  LC_7 Logic Functioning bit
 (43 15)  (319 223)  (319 223)  LC_7 Logic Functioning bit
 (51 15)  (327 223)  (327 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_7_13

 (26 0)  (360 208)  (360 208)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 208)  (361 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 208)  (362 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 208)  (363 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 208)  (366 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 208)  (368 208)  routing T_7_13.lc_trk_g1_0 <X> T_7_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_0
 (38 0)  (372 208)  (372 208)  LC_0 Logic Functioning bit
 (40 0)  (374 208)  (374 208)  LC_0 Logic Functioning bit
 (41 0)  (375 208)  (375 208)  LC_0 Logic Functioning bit
 (14 1)  (348 209)  (348 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (15 1)  (349 209)  (349 209)  routing T_7_13.top_op_0 <X> T_7_13.lc_trk_g0_0
 (17 1)  (351 209)  (351 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (361 209)  (361 209)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 209)  (362 209)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 209)  (363 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 209)  (366 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (368 209)  (368 209)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_0
 (35 1)  (369 209)  (369 209)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_0
 (40 1)  (374 209)  (374 209)  LC_0 Logic Functioning bit
 (41 1)  (375 209)  (375 209)  LC_0 Logic Functioning bit
 (11 2)  (345 210)  (345 210)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_v_t_39
 (22 2)  (356 210)  (356 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (360 210)  (360 210)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 210)  (363 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 210)  (366 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 210)  (368 210)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (372 210)  (372 210)  LC_1 Logic Functioning bit
 (41 2)  (375 210)  (375 210)  LC_1 Logic Functioning bit
 (42 2)  (376 210)  (376 210)  LC_1 Logic Functioning bit
 (48 2)  (382 210)  (382 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (384 210)  (384 210)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (346 211)  (346 211)  routing T_7_13.sp4_v_b_11 <X> T_7_13.sp4_v_t_39
 (21 3)  (355 211)  (355 211)  routing T_7_13.sp4_r_v_b_31 <X> T_7_13.lc_trk_g0_7
 (22 3)  (356 211)  (356 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (359 211)  (359 211)  routing T_7_13.sp4_r_v_b_30 <X> T_7_13.lc_trk_g0_6
 (27 3)  (361 211)  (361 211)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 211)  (362 211)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 211)  (363 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 211)  (365 211)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_1/in_3
 (39 3)  (373 211)  (373 211)  LC_1 Logic Functioning bit
 (40 3)  (374 211)  (374 211)  LC_1 Logic Functioning bit
 (42 3)  (376 211)  (376 211)  LC_1 Logic Functioning bit
 (14 4)  (348 212)  (348 212)  routing T_7_13.sp4_v_b_0 <X> T_7_13.lc_trk_g1_0
 (21 4)  (355 212)  (355 212)  routing T_7_13.sp4_v_b_11 <X> T_7_13.lc_trk_g1_3
 (22 4)  (356 212)  (356 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (357 212)  (357 212)  routing T_7_13.sp4_v_b_11 <X> T_7_13.lc_trk_g1_3
 (26 4)  (360 212)  (360 212)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 212)  (362 212)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 212)  (363 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 212)  (364 212)  routing T_7_13.lc_trk_g2_5 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 212)  (366 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 212)  (367 212)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 212)  (368 212)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 212)  (369 212)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_2
 (39 4)  (373 212)  (373 212)  LC_2 Logic Functioning bit
 (16 5)  (350 213)  (350 213)  routing T_7_13.sp4_v_b_0 <X> T_7_13.lc_trk_g1_0
 (17 5)  (351 213)  (351 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (355 213)  (355 213)  routing T_7_13.sp4_v_b_11 <X> T_7_13.lc_trk_g1_3
 (27 5)  (361 213)  (361 213)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 213)  (362 213)  routing T_7_13.lc_trk_g3_5 <X> T_7_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 213)  (363 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 213)  (366 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (368 213)  (368 213)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_2
 (35 5)  (369 213)  (369 213)  routing T_7_13.lc_trk_g1_7 <X> T_7_13.input_2_2
 (4 6)  (338 214)  (338 214)  routing T_7_13.sp4_v_b_3 <X> T_7_13.sp4_v_t_38
 (14 6)  (348 214)  (348 214)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g1_4
 (22 6)  (356 214)  (356 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (360 214)  (360 214)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (362 214)  (362 214)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 214)  (363 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 214)  (364 214)  routing T_7_13.lc_trk_g2_4 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 214)  (365 214)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 214)  (366 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (50 6)  (384 214)  (384 214)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (385 214)  (385 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (351 215)  (351 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (355 215)  (355 215)  routing T_7_13.sp4_r_v_b_31 <X> T_7_13.lc_trk_g1_7
 (27 7)  (361 215)  (361 215)  routing T_7_13.lc_trk_g1_4 <X> T_7_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 215)  (363 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 215)  (365 215)  routing T_7_13.lc_trk_g0_6 <X> T_7_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (374 215)  (374 215)  LC_3 Logic Functioning bit
 (16 8)  (350 216)  (350 216)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (17 8)  (351 216)  (351 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (352 216)  (352 216)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (28 8)  (362 216)  (362 216)  routing T_7_13.lc_trk_g2_1 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 216)  (363 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 216)  (365 216)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 216)  (366 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (370 216)  (370 216)  LC_4 Logic Functioning bit
 (38 8)  (372 216)  (372 216)  LC_4 Logic Functioning bit
 (40 8)  (374 216)  (374 216)  LC_4 Logic Functioning bit
 (42 8)  (376 216)  (376 216)  LC_4 Logic Functioning bit
 (2 9)  (336 217)  (336 217)  Column buffer control bit: LH_colbuf_cntl_4

 (18 9)  (352 217)  (352 217)  routing T_7_13.sp4_v_b_33 <X> T_7_13.lc_trk_g2_1
 (26 9)  (360 217)  (360 217)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 217)  (361 217)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 217)  (363 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 217)  (365 217)  routing T_7_13.lc_trk_g0_7 <X> T_7_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 217)  (370 217)  LC_4 Logic Functioning bit
 (38 9)  (372 217)  (372 217)  LC_4 Logic Functioning bit
 (41 9)  (375 217)  (375 217)  LC_4 Logic Functioning bit
 (43 9)  (377 217)  (377 217)  LC_4 Logic Functioning bit
 (4 10)  (338 218)  (338 218)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (6 10)  (340 218)  (340 218)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (13 10)  (347 218)  (347 218)  routing T_7_13.sp4_v_b_8 <X> T_7_13.sp4_v_t_45
 (14 10)  (348 218)  (348 218)  routing T_7_13.rgt_op_4 <X> T_7_13.lc_trk_g2_4
 (17 10)  (351 218)  (351 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (5 11)  (339 219)  (339 219)  routing T_7_13.sp4_h_r_0 <X> T_7_13.sp4_v_t_43
 (15 11)  (349 219)  (349 219)  routing T_7_13.rgt_op_4 <X> T_7_13.lc_trk_g2_4
 (17 11)  (351 219)  (351 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (14 12)  (348 220)  (348 220)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g3_0
 (14 13)  (348 221)  (348 221)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g3_0
 (15 13)  (349 221)  (349 221)  routing T_7_13.sp12_v_b_0 <X> T_7_13.lc_trk_g3_0
 (17 13)  (351 221)  (351 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (17 14)  (351 222)  (351 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (348 223)  (348 223)  routing T_7_13.sp4_r_v_b_44 <X> T_7_13.lc_trk_g3_4
 (17 15)  (351 223)  (351 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (352 223)  (352 223)  routing T_7_13.sp4_r_v_b_45 <X> T_7_13.lc_trk_g3_5


LogicTile_8_13

 (27 0)  (415 208)  (415 208)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 208)  (416 208)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 208)  (417 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 208)  (420 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 208)  (422 208)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (428 208)  (428 208)  LC_0 Logic Functioning bit
 (41 0)  (429 208)  (429 208)  LC_0 Logic Functioning bit
 (43 0)  (431 208)  (431 208)  LC_0 Logic Functioning bit
 (22 1)  (410 209)  (410 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (412 209)  (412 209)  routing T_8_13.top_op_2 <X> T_8_13.lc_trk_g0_2
 (25 1)  (413 209)  (413 209)  routing T_8_13.top_op_2 <X> T_8_13.lc_trk_g0_2
 (28 1)  (416 209)  (416 209)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 209)  (417 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 209)  (418 209)  routing T_8_13.lc_trk_g3_2 <X> T_8_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 209)  (420 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (423 209)  (423 209)  routing T_8_13.lc_trk_g0_2 <X> T_8_13.input_2_0
 (36 1)  (424 209)  (424 209)  LC_0 Logic Functioning bit
 (38 1)  (426 209)  (426 209)  LC_0 Logic Functioning bit
 (40 1)  (428 209)  (428 209)  LC_0 Logic Functioning bit
 (41 1)  (429 209)  (429 209)  LC_0 Logic Functioning bit
 (42 1)  (430 209)  (430 209)  LC_0 Logic Functioning bit
 (43 1)  (431 209)  (431 209)  LC_0 Logic Functioning bit
 (6 2)  (394 210)  (394 210)  routing T_8_13.sp4_h_l_42 <X> T_8_13.sp4_v_t_37
 (11 2)  (399 210)  (399 210)  routing T_8_13.sp4_v_b_6 <X> T_8_13.sp4_v_t_39
 (13 2)  (401 210)  (401 210)  routing T_8_13.sp4_v_b_6 <X> T_8_13.sp4_v_t_39
 (22 2)  (410 210)  (410 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (411 210)  (411 210)  routing T_8_13.sp4_v_b_23 <X> T_8_13.lc_trk_g0_7
 (24 2)  (412 210)  (412 210)  routing T_8_13.sp4_v_b_23 <X> T_8_13.lc_trk_g0_7
 (26 2)  (414 210)  (414 210)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (415 210)  (415 210)  routing T_8_13.lc_trk_g1_1 <X> T_8_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 210)  (417 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 210)  (419 210)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 210)  (420 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (423 210)  (423 210)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (22 3)  (410 211)  (410 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (411 211)  (411 211)  routing T_8_13.sp4_v_b_22 <X> T_8_13.lc_trk_g0_6
 (24 3)  (412 211)  (412 211)  routing T_8_13.sp4_v_b_22 <X> T_8_13.lc_trk_g0_6
 (26 3)  (414 211)  (414 211)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 211)  (417 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 211)  (419 211)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 211)  (420 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (421 211)  (421 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (34 3)  (422 211)  (422 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (35 3)  (423 211)  (423 211)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.input_2_1
 (38 3)  (426 211)  (426 211)  LC_1 Logic Functioning bit
 (14 4)  (402 212)  (402 212)  routing T_8_13.sp4_v_b_8 <X> T_8_13.lc_trk_g1_0
 (16 4)  (404 212)  (404 212)  routing T_8_13.sp4_v_b_1 <X> T_8_13.lc_trk_g1_1
 (17 4)  (405 212)  (405 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (406 212)  (406 212)  routing T_8_13.sp4_v_b_1 <X> T_8_13.lc_trk_g1_1
 (14 5)  (402 213)  (402 213)  routing T_8_13.sp4_v_b_8 <X> T_8_13.lc_trk_g1_0
 (16 5)  (404 213)  (404 213)  routing T_8_13.sp4_v_b_8 <X> T_8_13.lc_trk_g1_0
 (17 5)  (405 213)  (405 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (16 6)  (404 214)  (404 214)  routing T_8_13.sp4_v_b_13 <X> T_8_13.lc_trk_g1_5
 (17 6)  (405 214)  (405 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (406 214)  (406 214)  routing T_8_13.sp4_v_b_13 <X> T_8_13.lc_trk_g1_5
 (27 6)  (415 214)  (415 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 214)  (416 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 214)  (417 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 214)  (418 214)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 214)  (420 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 214)  (421 214)  routing T_8_13.lc_trk_g2_0 <X> T_8_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (425 214)  (425 214)  LC_3 Logic Functioning bit
 (39 6)  (427 214)  (427 214)  LC_3 Logic Functioning bit
 (40 6)  (428 214)  (428 214)  LC_3 Logic Functioning bit
 (42 6)  (430 214)  (430 214)  LC_3 Logic Functioning bit
 (18 7)  (406 215)  (406 215)  routing T_8_13.sp4_v_b_13 <X> T_8_13.lc_trk_g1_5
 (28 7)  (416 215)  (416 215)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 215)  (417 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 215)  (418 215)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (420 215)  (420 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (421 215)  (421 215)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.input_2_3
 (34 7)  (422 215)  (422 215)  routing T_8_13.lc_trk_g3_0 <X> T_8_13.input_2_3
 (37 7)  (425 215)  (425 215)  LC_3 Logic Functioning bit
 (16 8)  (404 216)  (404 216)  routing T_8_13.sp12_v_t_14 <X> T_8_13.lc_trk_g2_1
 (17 8)  (405 216)  (405 216)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (26 8)  (414 216)  (414 216)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (417 216)  (417 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 216)  (418 216)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 216)  (420 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 216)  (421 216)  routing T_8_13.lc_trk_g2_1 <X> T_8_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (425 216)  (425 216)  LC_4 Logic Functioning bit
 (43 8)  (431 216)  (431 216)  LC_4 Logic Functioning bit
 (50 8)  (438 216)  (438 216)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (396 217)  (396 217)  routing T_8_13.sp4_h_r_7 <X> T_8_13.sp4_v_b_7
 (15 9)  (403 217)  (403 217)  routing T_8_13.sp4_v_t_29 <X> T_8_13.lc_trk_g2_0
 (16 9)  (404 217)  (404 217)  routing T_8_13.sp4_v_t_29 <X> T_8_13.lc_trk_g2_0
 (17 9)  (405 217)  (405 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (406 217)  (406 217)  routing T_8_13.sp12_v_t_14 <X> T_8_13.lc_trk_g2_1
 (28 9)  (416 217)  (416 217)  routing T_8_13.lc_trk_g2_4 <X> T_8_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 217)  (417 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 217)  (418 217)  routing T_8_13.lc_trk_g0_7 <X> T_8_13.wire_logic_cluster/lc_4/in_1
 (42 9)  (430 217)  (430 217)  LC_4 Logic Functioning bit
 (13 10)  (401 218)  (401 218)  routing T_8_13.sp4_v_b_8 <X> T_8_13.sp4_v_t_45
 (26 10)  (414 218)  (414 218)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (417 218)  (417 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 218)  (418 218)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 218)  (419 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 218)  (420 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 218)  (422 218)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_logic_cluster/lc_5/in_3
 (16 11)  (404 219)  (404 219)  routing T_8_13.sp12_v_b_12 <X> T_8_13.lc_trk_g2_4
 (17 11)  (405 219)  (405 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (414 219)  (414 219)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (415 219)  (415 219)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 219)  (416 219)  routing T_8_13.lc_trk_g3_6 <X> T_8_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 219)  (417 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 219)  (418 219)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (424 219)  (424 219)  LC_5 Logic Functioning bit
 (38 11)  (426 219)  (426 219)  LC_5 Logic Functioning bit
 (8 12)  (396 220)  (396 220)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_h_r_10
 (9 12)  (397 220)  (397 220)  routing T_8_13.sp4_v_b_10 <X> T_8_13.sp4_h_r_10
 (25 12)  (413 220)  (413 220)  routing T_8_13.sp4_h_r_42 <X> T_8_13.lc_trk_g3_2
 (17 13)  (405 221)  (405 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (410 221)  (410 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (411 221)  (411 221)  routing T_8_13.sp4_h_r_42 <X> T_8_13.lc_trk_g3_2
 (24 13)  (412 221)  (412 221)  routing T_8_13.sp4_h_r_42 <X> T_8_13.lc_trk_g3_2
 (25 13)  (413 221)  (413 221)  routing T_8_13.sp4_h_r_42 <X> T_8_13.lc_trk_g3_2
 (21 14)  (409 222)  (409 222)  routing T_8_13.sp4_v_t_18 <X> T_8_13.lc_trk_g3_7
 (22 14)  (410 222)  (410 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (411 222)  (411 222)  routing T_8_13.sp4_v_t_18 <X> T_8_13.lc_trk_g3_7
 (13 15)  (401 223)  (401 223)  routing T_8_13.sp4_v_b_6 <X> T_8_13.sp4_h_l_46
 (22 15)  (410 223)  (410 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (411 223)  (411 223)  routing T_8_13.sp4_v_b_46 <X> T_8_13.lc_trk_g3_6
 (24 15)  (412 223)  (412 223)  routing T_8_13.sp4_v_b_46 <X> T_8_13.lc_trk_g3_6


LogicTile_9_13

 (21 0)  (463 208)  (463 208)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g0_3
 (22 0)  (464 208)  (464 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (465 208)  (465 208)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g0_3
 (24 0)  (466 208)  (466 208)  routing T_9_13.sp4_h_r_11 <X> T_9_13.lc_trk_g0_3
 (25 0)  (467 208)  (467 208)  routing T_9_13.wire_logic_cluster/lc_2/out <X> T_9_13.lc_trk_g0_2
 (29 0)  (471 208)  (471 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 208)  (474 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 208)  (476 208)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (478 208)  (478 208)  LC_0 Logic Functioning bit
 (38 0)  (480 208)  (480 208)  LC_0 Logic Functioning bit
 (43 0)  (485 208)  (485 208)  LC_0 Logic Functioning bit
 (22 1)  (464 209)  (464 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (468 209)  (468 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 209)  (470 209)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 209)  (471 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 209)  (472 209)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 209)  (473 209)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 209)  (474 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (477 209)  (477 209)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_0
 (37 1)  (479 209)  (479 209)  LC_0 Logic Functioning bit
 (39 1)  (481 209)  (481 209)  LC_0 Logic Functioning bit
 (43 1)  (485 209)  (485 209)  LC_0 Logic Functioning bit
 (5 2)  (447 210)  (447 210)  routing T_9_13.sp4_v_b_0 <X> T_9_13.sp4_h_l_37
 (14 2)  (456 210)  (456 210)  routing T_9_13.sp4_v_b_4 <X> T_9_13.lc_trk_g0_4
 (21 2)  (463 210)  (463 210)  routing T_9_13.sp4_h_l_10 <X> T_9_13.lc_trk_g0_7
 (22 2)  (464 210)  (464 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (465 210)  (465 210)  routing T_9_13.sp4_h_l_10 <X> T_9_13.lc_trk_g0_7
 (24 2)  (466 210)  (466 210)  routing T_9_13.sp4_h_l_10 <X> T_9_13.lc_trk_g0_7
 (26 2)  (468 210)  (468 210)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 210)  (469 210)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 210)  (471 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 210)  (472 210)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 210)  (473 210)  routing T_9_13.lc_trk_g0_4 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 210)  (474 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (478 210)  (478 210)  LC_1 Logic Functioning bit
 (37 2)  (479 210)  (479 210)  LC_1 Logic Functioning bit
 (38 2)  (480 210)  (480 210)  LC_1 Logic Functioning bit
 (42 2)  (484 210)  (484 210)  LC_1 Logic Functioning bit
 (43 2)  (485 210)  (485 210)  LC_1 Logic Functioning bit
 (46 2)  (488 210)  (488 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (492 210)  (492 210)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (458 211)  (458 211)  routing T_9_13.sp4_v_b_4 <X> T_9_13.lc_trk_g0_4
 (17 3)  (459 211)  (459 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (463 211)  (463 211)  routing T_9_13.sp4_h_l_10 <X> T_9_13.lc_trk_g0_7
 (26 3)  (468 211)  (468 211)  routing T_9_13.lc_trk_g0_7 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 211)  (471 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (478 211)  (478 211)  LC_1 Logic Functioning bit
 (42 3)  (484 211)  (484 211)  LC_1 Logic Functioning bit
 (43 3)  (485 211)  (485 211)  LC_1 Logic Functioning bit
 (53 3)  (495 211)  (495 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (467 212)  (467 212)  routing T_9_13.sp4_v_b_2 <X> T_9_13.lc_trk_g1_2
 (27 4)  (469 212)  (469 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 212)  (470 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 212)  (471 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 212)  (472 212)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 212)  (473 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 212)  (474 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 212)  (475 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 212)  (476 212)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (483 212)  (483 212)  LC_2 Logic Functioning bit
 (43 4)  (485 212)  (485 212)  LC_2 Logic Functioning bit
 (22 5)  (464 213)  (464 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (465 213)  (465 213)  routing T_9_13.sp4_v_b_2 <X> T_9_13.lc_trk_g1_2
 (28 5)  (470 213)  (470 213)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 213)  (471 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 213)  (473 213)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_2/in_3
 (15 6)  (457 214)  (457 214)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (17 6)  (459 214)  (459 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (468 214)  (468 214)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (32 6)  (474 214)  (474 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 214)  (475 214)  routing T_9_13.lc_trk_g2_0 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 214)  (477 214)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_3
 (37 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (13 7)  (455 215)  (455 215)  routing T_9_13.sp4_v_b_0 <X> T_9_13.sp4_h_l_40
 (18 7)  (460 215)  (460 215)  routing T_9_13.top_op_5 <X> T_9_13.lc_trk_g1_5
 (26 7)  (468 215)  (468 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 215)  (470 215)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 215)  (471 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (474 215)  (474 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (475 215)  (475 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_3
 (34 7)  (476 215)  (476 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.input_2_3
 (36 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (51 7)  (493 215)  (493 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (456 216)  (456 216)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g2_0
 (22 8)  (464 216)  (464 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (471 216)  (471 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 216)  (474 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 216)  (476 216)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 216)  (478 216)  LC_4 Logic Functioning bit
 (38 8)  (480 216)  (480 216)  LC_4 Logic Functioning bit
 (43 8)  (485 216)  (485 216)  LC_4 Logic Functioning bit
 (46 8)  (488 216)  (488 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (492 216)  (492 216)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (456 217)  (456 217)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g2_0
 (15 9)  (457 217)  (457 217)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g2_0
 (16 9)  (458 217)  (458 217)  routing T_9_13.sp4_h_r_40 <X> T_9_13.lc_trk_g2_0
 (17 9)  (459 217)  (459 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (464 217)  (464 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (466 217)  (466 217)  routing T_9_13.tnl_op_2 <X> T_9_13.lc_trk_g2_2
 (25 9)  (467 217)  (467 217)  routing T_9_13.tnl_op_2 <X> T_9_13.lc_trk_g2_2
 (26 9)  (468 217)  (468 217)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 217)  (469 217)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 217)  (470 217)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 217)  (471 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 217)  (472 217)  routing T_9_13.lc_trk_g0_3 <X> T_9_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (473 217)  (473 217)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (479 217)  (479 217)  LC_4 Logic Functioning bit
 (39 9)  (481 217)  (481 217)  LC_4 Logic Functioning bit
 (43 9)  (485 217)  (485 217)  LC_4 Logic Functioning bit
 (46 9)  (488 217)  (488 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 11)  (454 219)  (454 219)  routing T_9_13.sp4_h_l_45 <X> T_9_13.sp4_v_t_45
 (8 12)  (450 220)  (450 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (9 12)  (451 220)  (451 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (10 12)  (452 220)  (452 220)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_h_r_10
 (22 12)  (464 220)  (464 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (466 220)  (466 220)  routing T_9_13.tnl_op_3 <X> T_9_13.lc_trk_g3_3
 (27 12)  (469 220)  (469 220)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 220)  (471 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (474 220)  (474 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 220)  (475 220)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (39 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (40 12)  (482 220)  (482 220)  LC_6 Logic Functioning bit
 (41 12)  (483 220)  (483 220)  LC_6 Logic Functioning bit
 (42 12)  (484 220)  (484 220)  LC_6 Logic Functioning bit
 (43 12)  (485 220)  (485 220)  LC_6 Logic Functioning bit
 (11 13)  (453 221)  (453 221)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_h_r_11
 (13 13)  (455 221)  (455 221)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_h_r_11
 (21 13)  (463 221)  (463 221)  routing T_9_13.tnl_op_3 <X> T_9_13.lc_trk_g3_3
 (30 13)  (472 221)  (472 221)  routing T_9_13.lc_trk_g1_2 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (473 221)  (473 221)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (39 13)  (481 221)  (481 221)  LC_6 Logic Functioning bit
 (40 13)  (482 221)  (482 221)  LC_6 Logic Functioning bit
 (41 13)  (483 221)  (483 221)  LC_6 Logic Functioning bit
 (42 13)  (484 221)  (484 221)  LC_6 Logic Functioning bit
 (43 13)  (485 221)  (485 221)  LC_6 Logic Functioning bit
 (17 15)  (459 223)  (459 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (464 223)  (464 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control

 (10 8)  (506 216)  (506 216)  routing T_10_13.sp4_v_t_39 <X> T_10_13.sp4_h_r_7
 (8 11)  (504 219)  (504 219)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_v_t_42
 (10 11)  (506 219)  (506 219)  routing T_10_13.sp4_v_b_4 <X> T_10_13.sp4_v_t_42


LogicTile_11_13

 (25 0)  (563 208)  (563 208)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g0_2
 (22 1)  (560 209)  (560 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (561 209)  (561 209)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g0_2
 (24 1)  (562 209)  (562 209)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g0_2
 (25 1)  (563 209)  (563 209)  routing T_11_13.sp4_h_l_7 <X> T_11_13.lc_trk_g0_2
 (27 2)  (565 210)  (565 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 210)  (567 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 210)  (568 210)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (569 210)  (569 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 210)  (570 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 210)  (571 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 210)  (574 210)  LC_1 Logic Functioning bit
 (38 2)  (576 210)  (576 210)  LC_1 Logic Functioning bit
 (41 2)  (579 210)  (579 210)  LC_1 Logic Functioning bit
 (43 2)  (581 210)  (581 210)  LC_1 Logic Functioning bit
 (27 3)  (565 211)  (565 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (566 211)  (566 211)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 211)  (567 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (568 211)  (568 211)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 211)  (569 211)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (570 211)  (570 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (571 211)  (571 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.input_2_1
 (34 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.input_2_1
 (35 3)  (573 211)  (573 211)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.input_2_1
 (36 3)  (574 211)  (574 211)  LC_1 Logic Functioning bit
 (39 3)  (577 211)  (577 211)  LC_1 Logic Functioning bit
 (40 3)  (578 211)  (578 211)  LC_1 Logic Functioning bit
 (42 3)  (580 211)  (580 211)  LC_1 Logic Functioning bit
 (52 3)  (590 211)  (590 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 6)  (553 214)  (553 214)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g1_5
 (16 6)  (554 214)  (554 214)  routing T_11_13.sp4_v_b_21 <X> T_11_13.lc_trk_g1_5
 (17 6)  (555 214)  (555 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (559 214)  (559 214)  routing T_11_13.sp4_v_b_15 <X> T_11_13.lc_trk_g1_7
 (22 6)  (560 214)  (560 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (561 214)  (561 214)  routing T_11_13.sp4_v_b_15 <X> T_11_13.lc_trk_g1_7
 (21 7)  (559 215)  (559 215)  routing T_11_13.sp4_v_b_15 <X> T_11_13.lc_trk_g1_7
 (27 8)  (565 216)  (565 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (566 216)  (566 216)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 216)  (567 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (570 216)  (570 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 216)  (571 216)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 216)  (572 216)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (36 8)  (574 216)  (574 216)  LC_4 Logic Functioning bit
 (37 8)  (575 216)  (575 216)  LC_4 Logic Functioning bit
 (38 8)  (576 216)  (576 216)  LC_4 Logic Functioning bit
 (39 8)  (577 216)  (577 216)  LC_4 Logic Functioning bit
 (43 8)  (581 216)  (581 216)  LC_4 Logic Functioning bit
 (26 9)  (564 217)  (564 217)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 217)  (567 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (568 217)  (568 217)  routing T_11_13.lc_trk_g3_2 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (570 217)  (570 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (571 217)  (571 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (34 9)  (572 217)  (572 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (35 9)  (573 217)  (573 217)  routing T_11_13.lc_trk_g3_7 <X> T_11_13.input_2_4
 (37 9)  (575 217)  (575 217)  LC_4 Logic Functioning bit
 (38 9)  (576 217)  (576 217)  LC_4 Logic Functioning bit
 (39 9)  (577 217)  (577 217)  LC_4 Logic Functioning bit
 (48 9)  (586 217)  (586 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (559 218)  (559 218)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g2_7
 (22 10)  (560 218)  (560 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (561 218)  (561 218)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g2_7
 (24 10)  (562 218)  (562 218)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g2_7
 (28 10)  (566 218)  (566 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 218)  (567 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (568 218)  (568 218)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (569 218)  (569 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 218)  (570 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (572 218)  (572 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_5
 (36 10)  (574 218)  (574 218)  LC_5 Logic Functioning bit
 (38 10)  (576 218)  (576 218)  LC_5 Logic Functioning bit
 (41 10)  (579 218)  (579 218)  LC_5 Logic Functioning bit
 (17 11)  (555 219)  (555 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (559 219)  (559 219)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g2_7
 (27 11)  (565 219)  (565 219)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 219)  (566 219)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 219)  (567 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (570 219)  (570 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (571 219)  (571 219)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_5
 (35 11)  (573 219)  (573 219)  routing T_11_13.lc_trk_g2_7 <X> T_11_13.input_2_5
 (36 11)  (574 219)  (574 219)  LC_5 Logic Functioning bit
 (37 11)  (575 219)  (575 219)  LC_5 Logic Functioning bit
 (39 11)  (577 219)  (577 219)  LC_5 Logic Functioning bit
 (40 11)  (578 219)  (578 219)  LC_5 Logic Functioning bit
 (42 11)  (580 219)  (580 219)  LC_5 Logic Functioning bit
 (14 12)  (552 220)  (552 220)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (25 12)  (563 220)  (563 220)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (15 13)  (553 221)  (553 221)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (16 13)  (554 221)  (554 221)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g3_0
 (17 13)  (555 221)  (555 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (560 221)  (560 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (561 221)  (561 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (24 13)  (562 221)  (562 221)  routing T_11_13.sp4_h_r_34 <X> T_11_13.lc_trk_g3_2
 (21 14)  (559 222)  (559 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (22 14)  (560 222)  (560 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 222)  (561 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (24 14)  (562 222)  (562 222)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7
 (21 15)  (559 223)  (559 223)  routing T_11_13.sp4_h_l_34 <X> T_11_13.lc_trk_g3_7


LogicTile_12_13

 (3 1)  (595 209)  (595 209)  routing T_12_13.sp12_h_l_23 <X> T_12_13.sp12_v_b_0


IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (6 5)  (11 197)  (11 197)  routing T_0_12.span12_horz_20 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (9 5)  (8 197)  (8 197)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12

 (14 0)  (32 192)  (32 192)  routing T_1_12.wire_logic_cluster/lc_0/out <X> T_1_12.lc_trk_g0_0
 (29 0)  (47 192)  (47 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 192)  (48 192)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 192)  (50 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 192)  (51 192)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 192)  (52 192)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (42 0)  (60 192)  (60 192)  LC_0 Logic Functioning bit
 (45 0)  (63 192)  (63 192)  LC_0 Logic Functioning bit
 (17 1)  (35 193)  (35 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (47 193)  (47 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 193)  (49 193)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 193)  (50 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (52 193)  (52 193)  routing T_1_12.lc_trk_g1_1 <X> T_1_12.input_2_0
 (40 1)  (58 193)  (58 193)  LC_0 Logic Functioning bit
 (1 2)  (19 194)  (19 194)  routing T_1_12.glb_netwk_4 <X> T_1_12.wire_logic_cluster/lc_7/clk
 (2 2)  (20 194)  (20 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 194)  (32 194)  routing T_1_12.wire_logic_cluster/lc_4/out <X> T_1_12.lc_trk_g0_4
 (15 2)  (33 194)  (33 194)  routing T_1_12.bot_op_5 <X> T_1_12.lc_trk_g0_5
 (17 2)  (35 194)  (35 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (40 194)  (40 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 194)  (42 194)  routing T_1_12.bot_op_7 <X> T_1_12.lc_trk_g0_7
 (29 2)  (47 194)  (47 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 194)  (49 194)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 194)  (50 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 194)  (52 194)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (53 194)  (53 194)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_1
 (37 2)  (55 194)  (55 194)  LC_1 Logic Functioning bit
 (17 3)  (35 195)  (35 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (44 195)  (44 195)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 195)  (45 195)  routing T_1_12.lc_trk_g1_2 <X> T_1_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 195)  (47 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 195)  (50 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (51 195)  (51 195)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_1
 (34 3)  (52 195)  (52 195)  routing T_1_12.lc_trk_g3_4 <X> T_1_12.input_2_1
 (15 4)  (33 196)  (33 196)  routing T_1_12.top_op_1 <X> T_1_12.lc_trk_g1_1
 (17 4)  (35 196)  (35 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (40 196)  (40 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (42 196)  (42 196)  routing T_1_12.top_op_3 <X> T_1_12.lc_trk_g1_3
 (27 4)  (45 196)  (45 196)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 196)  (47 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 196)  (48 196)  routing T_1_12.lc_trk_g1_4 <X> T_1_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 196)  (49 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 196)  (50 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 196)  (51 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 196)  (52 196)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 196)  (54 196)  LC_2 Logic Functioning bit
 (50 4)  (68 196)  (68 196)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (36 197)  (36 197)  routing T_1_12.top_op_1 <X> T_1_12.lc_trk_g1_1
 (21 5)  (39 197)  (39 197)  routing T_1_12.top_op_3 <X> T_1_12.lc_trk_g1_3
 (22 5)  (40 197)  (40 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (42 197)  (42 197)  routing T_1_12.top_op_2 <X> T_1_12.lc_trk_g1_2
 (25 5)  (43 197)  (43 197)  routing T_1_12.top_op_2 <X> T_1_12.lc_trk_g1_2
 (31 5)  (49 197)  (49 197)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 197)  (54 197)  LC_2 Logic Functioning bit
 (48 5)  (66 197)  (66 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (35 198)  (35 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 198)  (36 198)  routing T_1_12.wire_logic_cluster/lc_5/out <X> T_1_12.lc_trk_g1_5
 (26 6)  (44 198)  (44 198)  routing T_1_12.lc_trk_g0_7 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (46 198)  (46 198)  routing T_1_12.lc_trk_g2_0 <X> T_1_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 198)  (47 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 198)  (50 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 198)  (51 198)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 198)  (52 198)  routing T_1_12.lc_trk_g3_1 <X> T_1_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 198)  (54 198)  LC_3 Logic Functioning bit
 (37 6)  (55 198)  (55 198)  LC_3 Logic Functioning bit
 (50 6)  (68 198)  (68 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 199)  (32 199)  routing T_1_12.top_op_4 <X> T_1_12.lc_trk_g1_4
 (15 7)  (33 199)  (33 199)  routing T_1_12.top_op_4 <X> T_1_12.lc_trk_g1_4
 (17 7)  (35 199)  (35 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (44 199)  (44 199)  routing T_1_12.lc_trk_g0_7 <X> T_1_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 199)  (47 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 199)  (54 199)  LC_3 Logic Functioning bit
 (46 7)  (64 199)  (64 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (29 8)  (47 200)  (47 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 200)  (48 200)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 200)  (50 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 200)  (51 200)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 200)  (52 200)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 200)  (53 200)  routing T_1_12.lc_trk_g0_4 <X> T_1_12.input_2_4
 (42 8)  (60 200)  (60 200)  LC_4 Logic Functioning bit
 (45 8)  (63 200)  (63 200)  LC_4 Logic Functioning bit
 (2 9)  (20 201)  (20 201)  Column buffer control bit: LH_colbuf_cntl_4

 (17 9)  (35 201)  (35 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (44 201)  (44 201)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 201)  (45 201)  routing T_1_12.lc_trk_g1_3 <X> T_1_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 201)  (47 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 201)  (49 201)  routing T_1_12.lc_trk_g3_2 <X> T_1_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 201)  (50 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (40 9)  (58 201)  (58 201)  LC_4 Logic Functioning bit
 (26 10)  (44 202)  (44 202)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (49 202)  (49 202)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 202)  (50 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (52 202)  (52 202)  routing T_1_12.lc_trk_g1_5 <X> T_1_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 202)  (53 202)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.input_2_5
 (39 10)  (57 202)  (57 202)  LC_5 Logic Functioning bit
 (41 10)  (59 202)  (59 202)  LC_5 Logic Functioning bit
 (45 10)  (63 202)  (63 202)  LC_5 Logic Functioning bit
 (26 11)  (44 203)  (44 203)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 203)  (45 203)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 203)  (46 203)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 203)  (47 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 203)  (50 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (56 203)  (56 203)  LC_5 Logic Functioning bit
 (40 11)  (58 203)  (58 203)  LC_5 Logic Functioning bit
 (17 12)  (35 204)  (35 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (43 204)  (43 204)  routing T_1_12.wire_logic_cluster/lc_2/out <X> T_1_12.lc_trk_g3_2
 (29 12)  (47 204)  (47 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 204)  (48 204)  routing T_1_12.lc_trk_g0_5 <X> T_1_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 204)  (49 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 204)  (50 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 204)  (51 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 204)  (52 204)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 204)  (58 204)  LC_6 Logic Functioning bit
 (42 12)  (60 204)  (60 204)  LC_6 Logic Functioning bit
 (45 12)  (63 204)  (63 204)  LC_6 Logic Functioning bit
 (2 13)  (20 205)  (20 205)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (40 205)  (40 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (49 205)  (49 205)  routing T_1_12.lc_trk_g3_6 <X> T_1_12.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 205)  (58 205)  LC_6 Logic Functioning bit
 (42 13)  (60 205)  (60 205)  LC_6 Logic Functioning bit
 (14 14)  (32 206)  (32 206)  routing T_1_12.wire_logic_cluster/lc_4/out <X> T_1_12.lc_trk_g3_4
 (25 14)  (43 206)  (43 206)  routing T_1_12.wire_logic_cluster/lc_6/out <X> T_1_12.lc_trk_g3_6
 (17 15)  (35 207)  (35 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (40 207)  (40 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_12

 (15 0)  (87 192)  (87 192)  routing T_2_12.bot_op_1 <X> T_2_12.lc_trk_g0_1
 (17 0)  (89 192)  (89 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (94 192)  (94 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 192)  (96 192)  routing T_2_12.top_op_3 <X> T_2_12.lc_trk_g0_3
 (29 0)  (101 192)  (101 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 192)  (103 192)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 192)  (104 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 192)  (106 192)  routing T_2_12.lc_trk_g1_4 <X> T_2_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 192)  (107 192)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_0
 (36 0)  (108 192)  (108 192)  LC_0 Logic Functioning bit
 (37 0)  (109 192)  (109 192)  LC_0 Logic Functioning bit
 (38 0)  (110 192)  (110 192)  LC_0 Logic Functioning bit
 (39 0)  (111 192)  (111 192)  LC_0 Logic Functioning bit
 (41 0)  (113 192)  (113 192)  LC_0 Logic Functioning bit
 (42 0)  (114 192)  (114 192)  LC_0 Logic Functioning bit
 (43 0)  (115 192)  (115 192)  LC_0 Logic Functioning bit
 (2 1)  (74 193)  (74 193)  Column buffer control bit: LH_colbuf_cntl_1

 (21 1)  (93 193)  (93 193)  routing T_2_12.top_op_3 <X> T_2_12.lc_trk_g0_3
 (26 1)  (98 193)  (98 193)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 193)  (99 193)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 193)  (100 193)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 193)  (101 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 193)  (104 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (105 193)  (105 193)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_0
 (35 1)  (107 193)  (107 193)  routing T_2_12.lc_trk_g2_6 <X> T_2_12.input_2_0
 (36 1)  (108 193)  (108 193)  LC_0 Logic Functioning bit
 (38 1)  (110 193)  (110 193)  LC_0 Logic Functioning bit
 (43 1)  (115 193)  (115 193)  LC_0 Logic Functioning bit
 (48 1)  (120 193)  (120 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (87 194)  (87 194)  routing T_2_12.sp4_v_b_21 <X> T_2_12.lc_trk_g0_5
 (16 2)  (88 194)  (88 194)  routing T_2_12.sp4_v_b_21 <X> T_2_12.lc_trk_g0_5
 (17 2)  (89 194)  (89 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (32 2)  (104 194)  (104 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 194)  (105 194)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 194)  (106 194)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 194)  (109 194)  LC_1 Logic Functioning bit
 (39 2)  (111 194)  (111 194)  LC_1 Logic Functioning bit
 (40 2)  (112 194)  (112 194)  LC_1 Logic Functioning bit
 (41 2)  (113 194)  (113 194)  LC_1 Logic Functioning bit
 (42 2)  (114 194)  (114 194)  LC_1 Logic Functioning bit
 (43 2)  (115 194)  (115 194)  LC_1 Logic Functioning bit
 (47 2)  (119 194)  (119 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (75 195)  (75 195)  routing T_2_12.sp12_v_b_0 <X> T_2_12.sp12_h_l_23
 (27 3)  (99 195)  (99 195)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 195)  (100 195)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 195)  (101 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 195)  (103 195)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 195)  (108 195)  LC_1 Logic Functioning bit
 (38 3)  (110 195)  (110 195)  LC_1 Logic Functioning bit
 (40 3)  (112 195)  (112 195)  LC_1 Logic Functioning bit
 (41 3)  (113 195)  (113 195)  LC_1 Logic Functioning bit
 (42 3)  (114 195)  (114 195)  LC_1 Logic Functioning bit
 (43 3)  (115 195)  (115 195)  LC_1 Logic Functioning bit
 (11 4)  (83 196)  (83 196)  routing T_2_12.sp4_v_t_44 <X> T_2_12.sp4_v_b_5
 (13 4)  (85 196)  (85 196)  routing T_2_12.sp4_v_t_44 <X> T_2_12.sp4_v_b_5
 (27 4)  (99 196)  (99 196)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 196)  (100 196)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 196)  (101 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 196)  (103 196)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 196)  (104 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 196)  (105 196)  routing T_2_12.lc_trk_g2_5 <X> T_2_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (110 196)  (110 196)  LC_2 Logic Functioning bit
 (39 4)  (111 196)  (111 196)  LC_2 Logic Functioning bit
 (40 4)  (112 196)  (112 196)  LC_2 Logic Functioning bit
 (41 4)  (113 196)  (113 196)  LC_2 Logic Functioning bit
 (26 5)  (98 197)  (98 197)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 197)  (99 197)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 197)  (100 197)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 197)  (101 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 197)  (104 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (105 197)  (105 197)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_2
 (34 5)  (106 197)  (106 197)  routing T_2_12.lc_trk_g3_1 <X> T_2_12.input_2_2
 (36 5)  (108 197)  (108 197)  LC_2 Logic Functioning bit
 (38 5)  (110 197)  (110 197)  LC_2 Logic Functioning bit
 (39 5)  (111 197)  (111 197)  LC_2 Logic Functioning bit
 (40 5)  (112 197)  (112 197)  LC_2 Logic Functioning bit
 (17 6)  (89 198)  (89 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 198)  (90 198)  routing T_2_12.wire_logic_cluster/lc_5/out <X> T_2_12.lc_trk_g1_5
 (27 6)  (99 198)  (99 198)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 198)  (100 198)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 198)  (101 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 198)  (103 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 198)  (104 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 198)  (106 198)  routing T_2_12.lc_trk_g1_5 <X> T_2_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 198)  (108 198)  LC_3 Logic Functioning bit
 (37 6)  (109 198)  (109 198)  LC_3 Logic Functioning bit
 (38 6)  (110 198)  (110 198)  LC_3 Logic Functioning bit
 (39 6)  (111 198)  (111 198)  LC_3 Logic Functioning bit
 (47 6)  (119 198)  (119 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (122 198)  (122 198)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (87 199)  (87 199)  routing T_2_12.bot_op_4 <X> T_2_12.lc_trk_g1_4
 (17 7)  (89 199)  (89 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (99 199)  (99 199)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 199)  (100 199)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 199)  (101 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 199)  (102 199)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 199)  (108 199)  LC_3 Logic Functioning bit
 (37 7)  (109 199)  (109 199)  LC_3 Logic Functioning bit
 (42 7)  (114 199)  (114 199)  LC_3 Logic Functioning bit
 (43 7)  (115 199)  (115 199)  LC_3 Logic Functioning bit
 (5 8)  (77 200)  (77 200)  routing T_2_12.sp4_v_b_6 <X> T_2_12.sp4_h_r_6
 (9 8)  (81 200)  (81 200)  routing T_2_12.sp4_v_t_42 <X> T_2_12.sp4_h_r_7
 (21 8)  (93 200)  (93 200)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g2_3
 (22 8)  (94 200)  (94 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (95 200)  (95 200)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g2_3
 (24 8)  (96 200)  (96 200)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g2_3
 (28 8)  (100 200)  (100 200)  routing T_2_12.lc_trk_g2_3 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 200)  (101 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 200)  (104 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 200)  (105 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 200)  (106 200)  routing T_2_12.lc_trk_g3_0 <X> T_2_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 200)  (109 200)  LC_4 Logic Functioning bit
 (39 8)  (111 200)  (111 200)  LC_4 Logic Functioning bit
 (2 9)  (74 201)  (74 201)  Column buffer control bit: LH_colbuf_cntl_4

 (6 9)  (78 201)  (78 201)  routing T_2_12.sp4_v_b_6 <X> T_2_12.sp4_h_r_6
 (21 9)  (93 201)  (93 201)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g2_3
 (30 9)  (102 201)  (102 201)  routing T_2_12.lc_trk_g2_3 <X> T_2_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (109 201)  (109 201)  LC_4 Logic Functioning bit
 (39 9)  (111 201)  (111 201)  LC_4 Logic Functioning bit
 (46 9)  (118 201)  (118 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (88 202)  (88 202)  routing T_2_12.sp4_v_b_37 <X> T_2_12.lc_trk_g2_5
 (17 10)  (89 202)  (89 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 202)  (90 202)  routing T_2_12.sp4_v_b_37 <X> T_2_12.lc_trk_g2_5
 (26 10)  (98 202)  (98 202)  routing T_2_12.lc_trk_g0_5 <X> T_2_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 202)  (99 202)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (100 202)  (100 202)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 202)  (101 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 202)  (103 202)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 202)  (104 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 202)  (105 202)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 202)  (106 202)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 202)  (108 202)  LC_5 Logic Functioning bit
 (37 10)  (109 202)  (109 202)  LC_5 Logic Functioning bit
 (39 10)  (111 202)  (111 202)  LC_5 Logic Functioning bit
 (43 10)  (115 202)  (115 202)  LC_5 Logic Functioning bit
 (18 11)  (90 203)  (90 203)  routing T_2_12.sp4_v_b_37 <X> T_2_12.lc_trk_g2_5
 (22 11)  (94 203)  (94 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (95 203)  (95 203)  routing T_2_12.sp4_v_b_46 <X> T_2_12.lc_trk_g2_6
 (24 11)  (96 203)  (96 203)  routing T_2_12.sp4_v_b_46 <X> T_2_12.lc_trk_g2_6
 (29 11)  (101 203)  (101 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 203)  (102 203)  routing T_2_12.lc_trk_g3_3 <X> T_2_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 203)  (103 203)  routing T_2_12.lc_trk_g3_7 <X> T_2_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 203)  (104 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (107 203)  (107 203)  routing T_2_12.lc_trk_g0_3 <X> T_2_12.input_2_5
 (37 11)  (109 203)  (109 203)  LC_5 Logic Functioning bit
 (39 11)  (111 203)  (111 203)  LC_5 Logic Functioning bit
 (5 12)  (77 204)  (77 204)  routing T_2_12.sp4_v_t_44 <X> T_2_12.sp4_h_r_9
 (12 12)  (84 204)  (84 204)  routing T_2_12.sp4_v_t_46 <X> T_2_12.sp4_h_r_11
 (14 12)  (86 204)  (86 204)  routing T_2_12.sp4_h_l_21 <X> T_2_12.lc_trk_g3_0
 (16 12)  (88 204)  (88 204)  routing T_2_12.sp4_v_t_12 <X> T_2_12.lc_trk_g3_1
 (17 12)  (89 204)  (89 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (90 204)  (90 204)  routing T_2_12.sp4_v_t_12 <X> T_2_12.lc_trk_g3_1
 (21 12)  (93 204)  (93 204)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g3_3
 (22 12)  (94 204)  (94 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 204)  (95 204)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g3_3
 (24 12)  (96 204)  (96 204)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g3_3
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (87 205)  (87 205)  routing T_2_12.sp4_h_l_21 <X> T_2_12.lc_trk_g3_0
 (16 13)  (88 205)  (88 205)  routing T_2_12.sp4_h_l_21 <X> T_2_12.lc_trk_g3_0
 (17 13)  (89 205)  (89 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (93 205)  (93 205)  routing T_2_12.sp4_h_r_43 <X> T_2_12.lc_trk_g3_3
 (22 14)  (94 206)  (94 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (95 206)  (95 206)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g3_7
 (24 14)  (96 206)  (96 206)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g3_7
 (21 15)  (93 207)  (93 207)  routing T_2_12.sp4_h_r_31 <X> T_2_12.lc_trk_g3_7


RAM_Tile_3_12

 (4 11)  (130 203)  (130 203)  routing T_3_12.sp4_h_r_10 <X> T_3_12.sp4_h_l_43
 (6 11)  (132 203)  (132 203)  routing T_3_12.sp4_h_r_10 <X> T_3_12.sp4_h_l_43
 (12 12)  (138 204)  (138 204)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_h_r_11
 (11 13)  (137 205)  (137 205)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_h_r_11
 (13 13)  (139 205)  (139 205)  routing T_3_12.sp4_v_b_5 <X> T_3_12.sp4_h_r_11


LogicTile_4_12

 (27 0)  (195 192)  (195 192)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 192)  (197 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 192)  (198 192)  routing T_4_12.lc_trk_g1_4 <X> T_4_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 192)  (199 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 192)  (200 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 192)  (201 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 192)  (202 192)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (2 1)  (170 193)  (170 193)  Column buffer control bit: LH_colbuf_cntl_1

 (26 1)  (194 193)  (194 193)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 193)  (196 193)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 193)  (197 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 193)  (199 193)  routing T_4_12.lc_trk_g3_6 <X> T_4_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 193)  (200 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (202 193)  (202 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.input_2_0
 (35 1)  (203 193)  (203 193)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.input_2_0
 (41 1)  (209 193)  (209 193)  LC_0 Logic Functioning bit
 (1 2)  (169 194)  (169 194)  routing T_4_12.glb_netwk_4 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (172 194)  (172 194)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_v_t_37
 (6 2)  (174 194)  (174 194)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_v_t_37
 (25 2)  (193 194)  (193 194)  routing T_4_12.sp4_h_l_11 <X> T_4_12.lc_trk_g0_6
 (27 2)  (195 194)  (195 194)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 194)  (197 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 194)  (200 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 194)  (201 194)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 194)  (205 194)  LC_1 Logic Functioning bit
 (39 2)  (207 194)  (207 194)  LC_1 Logic Functioning bit
 (22 3)  (190 195)  (190 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (191 195)  (191 195)  routing T_4_12.sp4_h_l_11 <X> T_4_12.lc_trk_g0_6
 (24 3)  (192 195)  (192 195)  routing T_4_12.sp4_h_l_11 <X> T_4_12.lc_trk_g0_6
 (25 3)  (193 195)  (193 195)  routing T_4_12.sp4_h_l_11 <X> T_4_12.lc_trk_g0_6
 (30 3)  (198 195)  (198 195)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (199 195)  (199 195)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (205 195)  (205 195)  LC_1 Logic Functioning bit
 (39 3)  (207 195)  (207 195)  LC_1 Logic Functioning bit
 (53 3)  (221 195)  (221 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (169 196)  (169 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (21 4)  (189 196)  (189 196)  routing T_4_12.wire_logic_cluster/lc_3/out <X> T_4_12.lc_trk_g1_3
 (22 4)  (190 196)  (190 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (36 4)  (204 196)  (204 196)  LC_2 Logic Functioning bit
 (38 4)  (206 196)  (206 196)  LC_2 Logic Functioning bit
 (41 4)  (209 196)  (209 196)  LC_2 Logic Functioning bit
 (43 4)  (211 196)  (211 196)  LC_2 Logic Functioning bit
 (45 4)  (213 196)  (213 196)  LC_2 Logic Functioning bit
 (51 4)  (219 196)  (219 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (220 196)  (220 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (221 196)  (221 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (194 197)  (194 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 197)  (195 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 197)  (197 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (205 197)  (205 197)  LC_2 Logic Functioning bit
 (39 5)  (207 197)  (207 197)  LC_2 Logic Functioning bit
 (40 5)  (208 197)  (208 197)  LC_2 Logic Functioning bit
 (42 5)  (210 197)  (210 197)  LC_2 Logic Functioning bit
 (45 5)  (213 197)  (213 197)  LC_2 Logic Functioning bit
 (51 5)  (219 197)  (219 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (19 6)  (187 198)  (187 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 6)  (199 198)  (199 198)  routing T_4_12.lc_trk_g0_6 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 198)  (200 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 198)  (204 198)  LC_3 Logic Functioning bit
 (37 6)  (205 198)  (205 198)  LC_3 Logic Functioning bit
 (38 6)  (206 198)  (206 198)  LC_3 Logic Functioning bit
 (39 6)  (207 198)  (207 198)  LC_3 Logic Functioning bit
 (45 6)  (213 198)  (213 198)  LC_3 Logic Functioning bit
 (51 6)  (219 198)  (219 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (220 198)  (220 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (9 7)  (177 199)  (177 199)  routing T_4_12.sp4_v_b_4 <X> T_4_12.sp4_v_t_41
 (14 7)  (182 199)  (182 199)  routing T_4_12.sp4_r_v_b_28 <X> T_4_12.lc_trk_g1_4
 (17 7)  (185 199)  (185 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (31 7)  (199 199)  (199 199)  routing T_4_12.lc_trk_g0_6 <X> T_4_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 199)  (204 199)  LC_3 Logic Functioning bit
 (37 7)  (205 199)  (205 199)  LC_3 Logic Functioning bit
 (38 7)  (206 199)  (206 199)  LC_3 Logic Functioning bit
 (39 7)  (207 199)  (207 199)  LC_3 Logic Functioning bit
 (45 7)  (213 199)  (213 199)  LC_3 Logic Functioning bit
 (46 7)  (214 199)  (214 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (216 199)  (216 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (219 199)  (219 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (220 199)  (220 199)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (193 200)  (193 200)  routing T_4_12.wire_logic_cluster/lc_2/out <X> T_4_12.lc_trk_g2_2
 (36 8)  (204 200)  (204 200)  LC_4 Logic Functioning bit
 (38 8)  (206 200)  (206 200)  LC_4 Logic Functioning bit
 (41 8)  (209 200)  (209 200)  LC_4 Logic Functioning bit
 (43 8)  (211 200)  (211 200)  LC_4 Logic Functioning bit
 (45 8)  (213 200)  (213 200)  LC_4 Logic Functioning bit
 (2 9)  (170 201)  (170 201)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (190 201)  (190 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (194 201)  (194 201)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 201)  (195 201)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 201)  (197 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (205 201)  (205 201)  LC_4 Logic Functioning bit
 (39 9)  (207 201)  (207 201)  LC_4 Logic Functioning bit
 (40 9)  (208 201)  (208 201)  LC_4 Logic Functioning bit
 (42 9)  (210 201)  (210 201)  LC_4 Logic Functioning bit
 (45 9)  (213 201)  (213 201)  LC_4 Logic Functioning bit
 (53 9)  (221 201)  (221 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (176 202)  (176 202)  routing T_4_12.sp4_v_t_42 <X> T_4_12.sp4_h_l_42
 (9 10)  (177 202)  (177 202)  routing T_4_12.sp4_v_t_42 <X> T_4_12.sp4_h_l_42
 (32 10)  (200 202)  (200 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 202)  (201 202)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 202)  (204 202)  LC_5 Logic Functioning bit
 (37 10)  (205 202)  (205 202)  LC_5 Logic Functioning bit
 (38 10)  (206 202)  (206 202)  LC_5 Logic Functioning bit
 (39 10)  (207 202)  (207 202)  LC_5 Logic Functioning bit
 (45 10)  (213 202)  (213 202)  LC_5 Logic Functioning bit
 (46 10)  (214 202)  (214 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (219 202)  (219 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (179 203)  (179 203)  routing T_4_12.sp4_h_r_0 <X> T_4_12.sp4_h_l_45
 (13 11)  (181 203)  (181 203)  routing T_4_12.sp4_h_r_0 <X> T_4_12.sp4_h_l_45
 (31 11)  (199 203)  (199 203)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 203)  (204 203)  LC_5 Logic Functioning bit
 (37 11)  (205 203)  (205 203)  LC_5 Logic Functioning bit
 (38 11)  (206 203)  (206 203)  LC_5 Logic Functioning bit
 (39 11)  (207 203)  (207 203)  LC_5 Logic Functioning bit
 (45 11)  (213 203)  (213 203)  LC_5 Logic Functioning bit
 (53 11)  (221 203)  (221 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (36 12)  (204 204)  (204 204)  LC_6 Logic Functioning bit
 (38 12)  (206 204)  (206 204)  LC_6 Logic Functioning bit
 (41 12)  (209 204)  (209 204)  LC_6 Logic Functioning bit
 (43 12)  (211 204)  (211 204)  LC_6 Logic Functioning bit
 (45 12)  (213 204)  (213 204)  LC_6 Logic Functioning bit
 (47 12)  (215 204)  (215 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (219 204)  (219 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (194 205)  (194 205)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 205)  (196 205)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 205)  (197 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (205 205)  (205 205)  LC_6 Logic Functioning bit
 (39 13)  (207 205)  (207 205)  LC_6 Logic Functioning bit
 (40 13)  (208 205)  (208 205)  LC_6 Logic Functioning bit
 (42 13)  (210 205)  (210 205)  LC_6 Logic Functioning bit
 (45 13)  (213 205)  (213 205)  LC_6 Logic Functioning bit
 (48 13)  (216 205)  (216 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (200 206)  (200 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 206)  (201 206)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 206)  (204 206)  LC_7 Logic Functioning bit
 (37 14)  (205 206)  (205 206)  LC_7 Logic Functioning bit
 (38 14)  (206 206)  (206 206)  LC_7 Logic Functioning bit
 (39 14)  (207 206)  (207 206)  LC_7 Logic Functioning bit
 (45 14)  (213 206)  (213 206)  LC_7 Logic Functioning bit
 (51 14)  (219 206)  (219 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 207)  (190 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (191 207)  (191 207)  routing T_4_12.sp4_h_r_30 <X> T_4_12.lc_trk_g3_6
 (24 15)  (192 207)  (192 207)  routing T_4_12.sp4_h_r_30 <X> T_4_12.lc_trk_g3_6
 (25 15)  (193 207)  (193 207)  routing T_4_12.sp4_h_r_30 <X> T_4_12.lc_trk_g3_6
 (31 15)  (199 207)  (199 207)  routing T_4_12.lc_trk_g2_2 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (204 207)  (204 207)  LC_7 Logic Functioning bit
 (37 15)  (205 207)  (205 207)  LC_7 Logic Functioning bit
 (38 15)  (206 207)  (206 207)  LC_7 Logic Functioning bit
 (39 15)  (207 207)  (207 207)  LC_7 Logic Functioning bit
 (45 15)  (213 207)  (213 207)  LC_7 Logic Functioning bit
 (46 15)  (214 207)  (214 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (220 207)  (220 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_5_12

 (26 0)  (248 192)  (248 192)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 192)  (251 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 192)  (252 192)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 192)  (253 192)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 192)  (254 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 192)  (255 192)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 192)  (256 192)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 192)  (257 192)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_0
 (38 0)  (260 192)  (260 192)  LC_0 Logic Functioning bit
 (39 0)  (261 192)  (261 192)  LC_0 Logic Functioning bit
 (40 0)  (262 192)  (262 192)  LC_0 Logic Functioning bit
 (27 1)  (249 193)  (249 193)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 193)  (251 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 193)  (252 193)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 193)  (254 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (255 193)  (255 193)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_0
 (34 1)  (256 193)  (256 193)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_0
 (35 1)  (257 193)  (257 193)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_0
 (38 1)  (260 193)  (260 193)  LC_0 Logic Functioning bit
 (41 1)  (263 193)  (263 193)  LC_0 Logic Functioning bit
 (46 1)  (268 193)  (268 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (14 2)  (236 194)  (236 194)  routing T_5_12.sp4_v_b_4 <X> T_5_12.lc_trk_g0_4
 (22 2)  (244 194)  (244 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (245 194)  (245 194)  routing T_5_12.sp4_v_b_23 <X> T_5_12.lc_trk_g0_7
 (24 2)  (246 194)  (246 194)  routing T_5_12.sp4_v_b_23 <X> T_5_12.lc_trk_g0_7
 (26 2)  (248 194)  (248 194)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_1/in_0
 (31 2)  (253 194)  (253 194)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 194)  (254 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 194)  (255 194)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 194)  (256 194)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 194)  (262 194)  LC_1 Logic Functioning bit
 (42 2)  (264 194)  (264 194)  LC_1 Logic Functioning bit
 (16 3)  (238 195)  (238 195)  routing T_5_12.sp4_v_b_4 <X> T_5_12.lc_trk_g0_4
 (17 3)  (239 195)  (239 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (27 3)  (249 195)  (249 195)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 195)  (250 195)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 195)  (251 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 195)  (253 195)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_1/in_3
 (41 3)  (263 195)  (263 195)  LC_1 Logic Functioning bit
 (43 3)  (265 195)  (265 195)  LC_1 Logic Functioning bit
 (14 4)  (236 196)  (236 196)  routing T_5_12.lft_op_0 <X> T_5_12.lc_trk_g1_0
 (26 4)  (248 196)  (248 196)  routing T_5_12.lc_trk_g2_4 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (251 196)  (251 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 196)  (252 196)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 196)  (254 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 196)  (255 196)  routing T_5_12.lc_trk_g2_1 <X> T_5_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 196)  (258 196)  LC_2 Logic Functioning bit
 (38 4)  (260 196)  (260 196)  LC_2 Logic Functioning bit
 (41 4)  (263 196)  (263 196)  LC_2 Logic Functioning bit
 (46 4)  (268 196)  (268 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (272 196)  (272 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (237 197)  (237 197)  routing T_5_12.lft_op_0 <X> T_5_12.lc_trk_g1_0
 (17 5)  (239 197)  (239 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (250 197)  (250 197)  routing T_5_12.lc_trk_g2_4 <X> T_5_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 197)  (251 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 197)  (252 197)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 197)  (258 197)  LC_2 Logic Functioning bit
 (39 5)  (261 197)  (261 197)  LC_2 Logic Functioning bit
 (40 5)  (262 197)  (262 197)  LC_2 Logic Functioning bit
 (17 6)  (239 198)  (239 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (248 198)  (248 198)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 198)  (249 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 198)  (250 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 198)  (251 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 198)  (252 198)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 198)  (253 198)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 198)  (254 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 198)  (256 198)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 198)  (257 198)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.input_2_3
 (40 6)  (262 198)  (262 198)  LC_3 Logic Functioning bit
 (48 6)  (270 198)  (270 198)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (249 199)  (249 199)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 199)  (250 199)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 199)  (251 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 199)  (252 199)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 199)  (254 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (257 199)  (257 199)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.input_2_3
 (12 8)  (234 200)  (234 200)  routing T_5_12.sp4_v_t_45 <X> T_5_12.sp4_h_r_8
 (13 8)  (235 200)  (235 200)  routing T_5_12.sp4_v_t_45 <X> T_5_12.sp4_v_b_8
 (14 8)  (236 200)  (236 200)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g2_0
 (15 8)  (237 200)  (237 200)  routing T_5_12.sp4_h_r_41 <X> T_5_12.lc_trk_g2_1
 (16 8)  (238 200)  (238 200)  routing T_5_12.sp4_h_r_41 <X> T_5_12.lc_trk_g2_1
 (17 8)  (239 200)  (239 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (240 200)  (240 200)  routing T_5_12.sp4_h_r_41 <X> T_5_12.lc_trk_g2_1
 (22 8)  (244 200)  (244 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (246 200)  (246 200)  routing T_5_12.tnl_op_3 <X> T_5_12.lc_trk_g2_3
 (26 8)  (248 200)  (248 200)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (251 200)  (251 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 200)  (252 200)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (253 200)  (253 200)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 200)  (254 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 200)  (255 200)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 200)  (256 200)  routing T_5_12.lc_trk_g3_4 <X> T_5_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 200)  (257 200)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_4
 (14 9)  (236 201)  (236 201)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g2_0
 (16 9)  (238 201)  (238 201)  routing T_5_12.sp4_v_t_21 <X> T_5_12.lc_trk_g2_0
 (17 9)  (239 201)  (239 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (240 201)  (240 201)  routing T_5_12.sp4_h_r_41 <X> T_5_12.lc_trk_g2_1
 (21 9)  (243 201)  (243 201)  routing T_5_12.tnl_op_3 <X> T_5_12.lc_trk_g2_3
 (27 9)  (249 201)  (249 201)  routing T_5_12.lc_trk_g1_5 <X> T_5_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 201)  (251 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 201)  (252 201)  routing T_5_12.lc_trk_g0_7 <X> T_5_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 201)  (254 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (255 201)  (255 201)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_4
 (34 9)  (256 201)  (256 201)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_4
 (35 9)  (257 201)  (257 201)  routing T_5_12.lc_trk_g3_7 <X> T_5_12.input_2_4
 (38 9)  (260 201)  (260 201)  LC_4 Logic Functioning bit
 (22 10)  (244 202)  (244 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (246 202)  (246 202)  routing T_5_12.tnl_op_7 <X> T_5_12.lc_trk_g2_7
 (29 10)  (251 202)  (251 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 202)  (252 202)  routing T_5_12.lc_trk_g0_4 <X> T_5_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 202)  (254 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 202)  (255 202)  routing T_5_12.lc_trk_g2_0 <X> T_5_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 202)  (258 202)  LC_5 Logic Functioning bit
 (37 10)  (259 202)  (259 202)  LC_5 Logic Functioning bit
 (38 10)  (260 202)  (260 202)  LC_5 Logic Functioning bit
 (39 10)  (261 202)  (261 202)  LC_5 Logic Functioning bit
 (43 10)  (265 202)  (265 202)  LC_5 Logic Functioning bit
 (50 10)  (272 202)  (272 202)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (227 203)  (227 203)  routing T_5_12.sp4_h_l_43 <X> T_5_12.sp4_v_t_43
 (14 11)  (236 203)  (236 203)  routing T_5_12.sp4_h_l_17 <X> T_5_12.lc_trk_g2_4
 (15 11)  (237 203)  (237 203)  routing T_5_12.sp4_h_l_17 <X> T_5_12.lc_trk_g2_4
 (16 11)  (238 203)  (238 203)  routing T_5_12.sp4_h_l_17 <X> T_5_12.lc_trk_g2_4
 (17 11)  (239 203)  (239 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (243 203)  (243 203)  routing T_5_12.tnl_op_7 <X> T_5_12.lc_trk_g2_7
 (27 11)  (249 203)  (249 203)  routing T_5_12.lc_trk_g1_0 <X> T_5_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 203)  (251 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 203)  (258 203)  LC_5 Logic Functioning bit
 (37 11)  (259 203)  (259 203)  LC_5 Logic Functioning bit
 (38 11)  (260 203)  (260 203)  LC_5 Logic Functioning bit
 (39 11)  (261 203)  (261 203)  LC_5 Logic Functioning bit
 (51 11)  (273 203)  (273 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (12 12)  (234 204)  (234 204)  routing T_5_12.sp4_v_b_5 <X> T_5_12.sp4_h_r_11
 (28 12)  (250 204)  (250 204)  routing T_5_12.lc_trk_g2_3 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 204)  (251 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 204)  (253 204)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 204)  (254 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 204)  (255 204)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (262 204)  (262 204)  LC_6 Logic Functioning bit
 (42 12)  (264 204)  (264 204)  LC_6 Logic Functioning bit
 (47 12)  (269 204)  (269 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (233 205)  (233 205)  routing T_5_12.sp4_v_b_5 <X> T_5_12.sp4_h_r_11
 (13 13)  (235 205)  (235 205)  routing T_5_12.sp4_v_b_5 <X> T_5_12.sp4_h_r_11
 (30 13)  (252 205)  (252 205)  routing T_5_12.lc_trk_g2_3 <X> T_5_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 205)  (253 205)  routing T_5_12.lc_trk_g2_7 <X> T_5_12.wire_logic_cluster/lc_6/in_3
 (40 13)  (262 205)  (262 205)  LC_6 Logic Functioning bit
 (42 13)  (264 205)  (264 205)  LC_6 Logic Functioning bit
 (48 13)  (270 205)  (270 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (244 206)  (244 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (245 206)  (245 206)  routing T_5_12.sp12_v_b_23 <X> T_5_12.lc_trk_g3_7
 (17 15)  (239 207)  (239 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (243 207)  (243 207)  routing T_5_12.sp12_v_b_23 <X> T_5_12.lc_trk_g3_7


LogicTile_6_12

 (5 0)  (281 192)  (281 192)  routing T_6_12.sp4_h_l_44 <X> T_6_12.sp4_h_r_0
 (27 0)  (303 192)  (303 192)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 192)  (304 192)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 192)  (305 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 192)  (308 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 192)  (309 192)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_0/in_3
 (41 0)  (317 192)  (317 192)  LC_0 Logic Functioning bit
 (43 0)  (319 192)  (319 192)  LC_0 Logic Functioning bit
 (4 1)  (280 193)  (280 193)  routing T_6_12.sp4_h_l_44 <X> T_6_12.sp4_h_r_0
 (26 1)  (302 193)  (302 193)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 193)  (303 193)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 193)  (305 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 193)  (306 193)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.wire_logic_cluster/lc_0/in_1
 (28 2)  (304 194)  (304 194)  routing T_6_12.lc_trk_g2_0 <X> T_6_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 194)  (305 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 194)  (307 194)  routing T_6_12.lc_trk_g0_4 <X> T_6_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 194)  (308 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (313 194)  (313 194)  LC_1 Logic Functioning bit
 (42 2)  (318 194)  (318 194)  LC_1 Logic Functioning bit
 (50 2)  (326 194)  (326 194)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (328 194)  (328 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (290 195)  (290 195)  routing T_6_12.sp4_r_v_b_28 <X> T_6_12.lc_trk_g0_4
 (17 3)  (293 195)  (293 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (304 195)  (304 195)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 195)  (305 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (313 195)  (313 195)  LC_1 Logic Functioning bit
 (41 3)  (317 195)  (317 195)  LC_1 Logic Functioning bit
 (42 3)  (318 195)  (318 195)  LC_1 Logic Functioning bit
 (43 3)  (319 195)  (319 195)  LC_1 Logic Functioning bit
 (9 4)  (285 196)  (285 196)  routing T_6_12.sp4_v_t_41 <X> T_6_12.sp4_h_r_4
 (21 4)  (297 196)  (297 196)  routing T_6_12.sp12_h_r_3 <X> T_6_12.lc_trk_g1_3
 (22 4)  (298 196)  (298 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (300 196)  (300 196)  routing T_6_12.sp12_h_r_3 <X> T_6_12.lc_trk_g1_3
 (26 4)  (302 196)  (302 196)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 196)  (303 196)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 196)  (304 196)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 196)  (305 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 196)  (306 196)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 196)  (307 196)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 196)  (308 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 196)  (309 196)  routing T_6_12.lc_trk_g2_5 <X> T_6_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 196)  (312 196)  LC_2 Logic Functioning bit
 (37 4)  (313 196)  (313 196)  LC_2 Logic Functioning bit
 (38 4)  (314 196)  (314 196)  LC_2 Logic Functioning bit
 (39 4)  (315 196)  (315 196)  LC_2 Logic Functioning bit
 (40 4)  (316 196)  (316 196)  LC_2 Logic Functioning bit
 (41 4)  (317 196)  (317 196)  LC_2 Logic Functioning bit
 (42 4)  (318 196)  (318 196)  LC_2 Logic Functioning bit
 (43 4)  (319 196)  (319 196)  LC_2 Logic Functioning bit
 (21 5)  (297 197)  (297 197)  routing T_6_12.sp12_h_r_3 <X> T_6_12.lc_trk_g1_3
 (27 5)  (303 197)  (303 197)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 197)  (304 197)  routing T_6_12.lc_trk_g3_5 <X> T_6_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 197)  (305 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 197)  (306 197)  routing T_6_12.lc_trk_g3_6 <X> T_6_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (312 197)  (312 197)  LC_2 Logic Functioning bit
 (38 5)  (314 197)  (314 197)  LC_2 Logic Functioning bit
 (40 5)  (316 197)  (316 197)  LC_2 Logic Functioning bit
 (41 5)  (317 197)  (317 197)  LC_2 Logic Functioning bit
 (42 5)  (318 197)  (318 197)  LC_2 Logic Functioning bit
 (43 5)  (319 197)  (319 197)  LC_2 Logic Functioning bit
 (8 6)  (284 198)  (284 198)  routing T_6_12.sp4_v_t_47 <X> T_6_12.sp4_h_l_41
 (9 6)  (285 198)  (285 198)  routing T_6_12.sp4_v_t_47 <X> T_6_12.sp4_h_l_41
 (10 6)  (286 198)  (286 198)  routing T_6_12.sp4_v_t_47 <X> T_6_12.sp4_h_l_41
 (14 6)  (290 198)  (290 198)  routing T_6_12.sp4_h_l_9 <X> T_6_12.lc_trk_g1_4
 (21 6)  (297 198)  (297 198)  routing T_6_12.sp4_v_b_15 <X> T_6_12.lc_trk_g1_7
 (22 6)  (298 198)  (298 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (299 198)  (299 198)  routing T_6_12.sp4_v_b_15 <X> T_6_12.lc_trk_g1_7
 (27 6)  (303 198)  (303 198)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 198)  (305 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 198)  (306 198)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 198)  (307 198)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 198)  (308 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 198)  (309 198)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (311 198)  (311 198)  routing T_6_12.lc_trk_g1_6 <X> T_6_12.input_2_3
 (14 7)  (290 199)  (290 199)  routing T_6_12.sp4_h_l_9 <X> T_6_12.lc_trk_g1_4
 (15 7)  (291 199)  (291 199)  routing T_6_12.sp4_h_l_9 <X> T_6_12.lc_trk_g1_4
 (16 7)  (292 199)  (292 199)  routing T_6_12.sp4_h_l_9 <X> T_6_12.lc_trk_g1_4
 (17 7)  (293 199)  (293 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (297 199)  (297 199)  routing T_6_12.sp4_v_b_15 <X> T_6_12.lc_trk_g1_7
 (22 7)  (298 199)  (298 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (301 199)  (301 199)  routing T_6_12.sp4_r_v_b_30 <X> T_6_12.lc_trk_g1_6
 (27 7)  (303 199)  (303 199)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 199)  (304 199)  routing T_6_12.lc_trk_g3_0 <X> T_6_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 199)  (305 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 199)  (306 199)  routing T_6_12.lc_trk_g1_7 <X> T_6_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 199)  (307 199)  routing T_6_12.lc_trk_g2_6 <X> T_6_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 199)  (308 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (310 199)  (310 199)  routing T_6_12.lc_trk_g1_6 <X> T_6_12.input_2_3
 (35 7)  (311 199)  (311 199)  routing T_6_12.lc_trk_g1_6 <X> T_6_12.input_2_3
 (43 7)  (319 199)  (319 199)  LC_3 Logic Functioning bit
 (8 8)  (284 200)  (284 200)  routing T_6_12.sp4_h_l_46 <X> T_6_12.sp4_h_r_7
 (10 8)  (286 200)  (286 200)  routing T_6_12.sp4_h_l_46 <X> T_6_12.sp4_h_r_7
 (16 8)  (292 200)  (292 200)  routing T_6_12.sp4_v_b_33 <X> T_6_12.lc_trk_g2_1
 (17 8)  (293 200)  (293 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (294 200)  (294 200)  routing T_6_12.sp4_v_b_33 <X> T_6_12.lc_trk_g2_1
 (26 8)  (302 200)  (302 200)  routing T_6_12.lc_trk_g0_4 <X> T_6_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 200)  (303 200)  routing T_6_12.lc_trk_g1_4 <X> T_6_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 200)  (305 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 200)  (306 200)  routing T_6_12.lc_trk_g1_4 <X> T_6_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (308 200)  (308 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 200)  (309 200)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 200)  (313 200)  LC_4 Logic Functioning bit
 (39 8)  (315 200)  (315 200)  LC_4 Logic Functioning bit
 (40 8)  (316 200)  (316 200)  LC_4 Logic Functioning bit
 (41 8)  (317 200)  (317 200)  LC_4 Logic Functioning bit
 (42 8)  (318 200)  (318 200)  LC_4 Logic Functioning bit
 (50 8)  (326 200)  (326 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (327 200)  (327 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (278 201)  (278 201)  Column buffer control bit: LH_colbuf_cntl_4

 (8 9)  (284 201)  (284 201)  routing T_6_12.sp4_h_l_42 <X> T_6_12.sp4_v_b_7
 (9 9)  (285 201)  (285 201)  routing T_6_12.sp4_h_l_42 <X> T_6_12.sp4_v_b_7
 (11 9)  (287 201)  (287 201)  routing T_6_12.sp4_h_l_45 <X> T_6_12.sp4_h_r_8
 (14 9)  (290 201)  (290 201)  routing T_6_12.sp4_h_r_24 <X> T_6_12.lc_trk_g2_0
 (15 9)  (291 201)  (291 201)  routing T_6_12.sp4_h_r_24 <X> T_6_12.lc_trk_g2_0
 (16 9)  (292 201)  (292 201)  routing T_6_12.sp4_h_r_24 <X> T_6_12.lc_trk_g2_0
 (17 9)  (293 201)  (293 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (294 201)  (294 201)  routing T_6_12.sp4_v_b_33 <X> T_6_12.lc_trk_g2_1
 (29 9)  (305 201)  (305 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (312 201)  (312 201)  LC_4 Logic Functioning bit
 (38 9)  (314 201)  (314 201)  LC_4 Logic Functioning bit
 (40 9)  (316 201)  (316 201)  LC_4 Logic Functioning bit
 (41 9)  (317 201)  (317 201)  LC_4 Logic Functioning bit
 (42 9)  (318 201)  (318 201)  LC_4 Logic Functioning bit
 (16 10)  (292 202)  (292 202)  routing T_6_12.sp12_v_b_21 <X> T_6_12.lc_trk_g2_5
 (17 10)  (293 202)  (293 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (301 202)  (301 202)  routing T_6_12.sp4_h_r_38 <X> T_6_12.lc_trk_g2_6
 (32 10)  (308 202)  (308 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 202)  (310 202)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 202)  (313 202)  LC_5 Logic Functioning bit
 (51 10)  (327 202)  (327 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (286 203)  (286 203)  routing T_6_12.sp4_h_l_39 <X> T_6_12.sp4_v_t_42
 (18 11)  (294 203)  (294 203)  routing T_6_12.sp12_v_b_21 <X> T_6_12.lc_trk_g2_5
 (19 11)  (295 203)  (295 203)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (298 203)  (298 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (299 203)  (299 203)  routing T_6_12.sp4_h_r_38 <X> T_6_12.lc_trk_g2_6
 (24 11)  (300 203)  (300 203)  routing T_6_12.sp4_h_r_38 <X> T_6_12.lc_trk_g2_6
 (28 11)  (304 203)  (304 203)  routing T_6_12.lc_trk_g2_1 <X> T_6_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 203)  (305 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 203)  (307 203)  routing T_6_12.lc_trk_g1_3 <X> T_6_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 203)  (308 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (309 203)  (309 203)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.input_2_5
 (34 11)  (310 203)  (310 203)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.input_2_5
 (35 11)  (311 203)  (311 203)  routing T_6_12.lc_trk_g3_2 <X> T_6_12.input_2_5
 (36 11)  (312 203)  (312 203)  LC_5 Logic Functioning bit
 (4 12)  (280 204)  (280 204)  routing T_6_12.sp4_h_l_44 <X> T_6_12.sp4_v_b_9
 (5 12)  (281 204)  (281 204)  routing T_6_12.sp4_v_t_44 <X> T_6_12.sp4_h_r_9
 (14 12)  (290 204)  (290 204)  routing T_6_12.sp4_v_b_24 <X> T_6_12.lc_trk_g3_0
 (5 13)  (281 205)  (281 205)  routing T_6_12.sp4_h_l_44 <X> T_6_12.sp4_v_b_9
 (16 13)  (292 205)  (292 205)  routing T_6_12.sp4_v_b_24 <X> T_6_12.lc_trk_g3_0
 (17 13)  (293 205)  (293 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (298 205)  (298 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (301 205)  (301 205)  routing T_6_12.sp4_r_v_b_42 <X> T_6_12.lc_trk_g3_2
 (16 14)  (292 206)  (292 206)  routing T_6_12.sp4_v_t_16 <X> T_6_12.lc_trk_g3_5
 (17 14)  (293 206)  (293 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (294 206)  (294 206)  routing T_6_12.sp4_v_t_16 <X> T_6_12.lc_trk_g3_5
 (25 14)  (301 206)  (301 206)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6
 (22 15)  (298 207)  (298 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (299 207)  (299 207)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6
 (25 15)  (301 207)  (301 207)  routing T_6_12.sp4_v_b_38 <X> T_6_12.lc_trk_g3_6


LogicTile_7_12

 (17 0)  (351 192)  (351 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (352 192)  (352 192)  routing T_7_12.wire_logic_cluster/lc_1/out <X> T_7_12.lc_trk_g0_1
 (29 0)  (363 192)  (363 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 192)  (365 192)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 192)  (366 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 192)  (367 192)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 192)  (368 192)  routing T_7_12.lc_trk_g3_4 <X> T_7_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 192)  (369 192)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.input_2_0
 (37 0)  (371 192)  (371 192)  LC_0 Logic Functioning bit
 (39 0)  (373 192)  (373 192)  LC_0 Logic Functioning bit
 (48 0)  (382 192)  (382 192)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (362 193)  (362 193)  routing T_7_12.lc_trk_g2_0 <X> T_7_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 193)  (363 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 193)  (366 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (369 193)  (369 193)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.input_2_0
 (36 1)  (370 193)  (370 193)  LC_0 Logic Functioning bit
 (38 1)  (372 193)  (372 193)  LC_0 Logic Functioning bit
 (39 1)  (373 193)  (373 193)  LC_0 Logic Functioning bit
 (40 1)  (374 193)  (374 193)  LC_0 Logic Functioning bit
 (14 2)  (348 194)  (348 194)  routing T_7_12.sp4_h_l_9 <X> T_7_12.lc_trk_g0_4
 (16 2)  (350 194)  (350 194)  routing T_7_12.sp12_h_l_18 <X> T_7_12.lc_trk_g0_5
 (17 2)  (351 194)  (351 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (28 2)  (362 194)  (362 194)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 194)  (363 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 194)  (365 194)  routing T_7_12.lc_trk_g0_4 <X> T_7_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 194)  (366 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (14 3)  (348 195)  (348 195)  routing T_7_12.sp4_h_l_9 <X> T_7_12.lc_trk_g0_4
 (15 3)  (349 195)  (349 195)  routing T_7_12.sp4_h_l_9 <X> T_7_12.lc_trk_g0_4
 (16 3)  (350 195)  (350 195)  routing T_7_12.sp4_h_l_9 <X> T_7_12.lc_trk_g0_4
 (17 3)  (351 195)  (351 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (352 195)  (352 195)  routing T_7_12.sp12_h_l_18 <X> T_7_12.lc_trk_g0_5
 (22 3)  (356 195)  (356 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (357 195)  (357 195)  routing T_7_12.sp4_v_b_22 <X> T_7_12.lc_trk_g0_6
 (24 3)  (358 195)  (358 195)  routing T_7_12.sp4_v_b_22 <X> T_7_12.lc_trk_g0_6
 (28 3)  (362 195)  (362 195)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 195)  (363 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 195)  (364 195)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (366 195)  (366 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (367 195)  (367 195)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_1
 (35 3)  (369 195)  (369 195)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.input_2_1
 (39 3)  (373 195)  (373 195)  LC_1 Logic Functioning bit
 (22 4)  (356 196)  (356 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (360 196)  (360 196)  routing T_7_12.lc_trk_g0_4 <X> T_7_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 196)  (362 196)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 196)  (363 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 196)  (366 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 196)  (367 196)  routing T_7_12.lc_trk_g2_1 <X> T_7_12.wire_logic_cluster/lc_2/in_3
 (47 4)  (381 196)  (381 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (355 197)  (355 197)  routing T_7_12.sp4_r_v_b_27 <X> T_7_12.lc_trk_g1_3
 (29 5)  (363 197)  (363 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 197)  (364 197)  routing T_7_12.lc_trk_g2_3 <X> T_7_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 197)  (366 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (367 197)  (367 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_2
 (35 5)  (369 197)  (369 197)  routing T_7_12.lc_trk_g2_2 <X> T_7_12.input_2_2
 (39 5)  (373 197)  (373 197)  LC_2 Logic Functioning bit
 (8 6)  (342 198)  (342 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (9 6)  (343 198)  (343 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (10 6)  (344 198)  (344 198)  routing T_7_12.sp4_v_t_47 <X> T_7_12.sp4_h_l_41
 (27 6)  (361 198)  (361 198)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 198)  (363 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 198)  (365 198)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 198)  (366 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (370 198)  (370 198)  LC_3 Logic Functioning bit
 (38 6)  (372 198)  (372 198)  LC_3 Logic Functioning bit
 (40 6)  (374 198)  (374 198)  LC_3 Logic Functioning bit
 (41 6)  (375 198)  (375 198)  LC_3 Logic Functioning bit
 (43 6)  (377 198)  (377 198)  LC_3 Logic Functioning bit
 (50 6)  (384 198)  (384 198)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (360 199)  (360 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 199)  (361 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 199)  (362 199)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 199)  (363 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 199)  (364 199)  routing T_7_12.lc_trk_g1_3 <X> T_7_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 199)  (365 199)  routing T_7_12.lc_trk_g0_6 <X> T_7_12.wire_logic_cluster/lc_3/in_3
 (41 7)  (375 199)  (375 199)  LC_3 Logic Functioning bit
 (5 8)  (339 200)  (339 200)  routing T_7_12.sp4_v_t_43 <X> T_7_12.sp4_h_r_6
 (6 8)  (340 200)  (340 200)  routing T_7_12.sp4_v_t_38 <X> T_7_12.sp4_v_b_6
 (15 8)  (349 200)  (349 200)  routing T_7_12.sp4_v_t_28 <X> T_7_12.lc_trk_g2_1
 (16 8)  (350 200)  (350 200)  routing T_7_12.sp4_v_t_28 <X> T_7_12.lc_trk_g2_1
 (17 8)  (351 200)  (351 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (355 200)  (355 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (22 8)  (356 200)  (356 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (357 200)  (357 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (24 8)  (358 200)  (358 200)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (26 8)  (360 200)  (360 200)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (363 200)  (363 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 200)  (364 200)  routing T_7_12.lc_trk_g0_5 <X> T_7_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 200)  (366 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 200)  (367 200)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 200)  (368 200)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 200)  (370 200)  LC_4 Logic Functioning bit
 (37 8)  (371 200)  (371 200)  LC_4 Logic Functioning bit
 (41 8)  (375 200)  (375 200)  LC_4 Logic Functioning bit
 (42 8)  (376 200)  (376 200)  LC_4 Logic Functioning bit
 (43 8)  (377 200)  (377 200)  LC_4 Logic Functioning bit
 (50 8)  (384 200)  (384 200)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (336 201)  (336 201)  Column buffer control bit: LH_colbuf_cntl_4

 (3 9)  (337 201)  (337 201)  routing T_7_12.sp12_h_l_22 <X> T_7_12.sp12_v_b_1
 (5 9)  (339 201)  (339 201)  routing T_7_12.sp4_v_t_38 <X> T_7_12.sp4_v_b_6
 (14 9)  (348 201)  (348 201)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g2_0
 (15 9)  (349 201)  (349 201)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g2_0
 (16 9)  (350 201)  (350 201)  routing T_7_12.sp4_h_r_24 <X> T_7_12.lc_trk_g2_0
 (17 9)  (351 201)  (351 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (355 201)  (355 201)  routing T_7_12.sp4_h_r_43 <X> T_7_12.lc_trk_g2_3
 (22 9)  (356 201)  (356 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (359 201)  (359 201)  routing T_7_12.sp4_r_v_b_34 <X> T_7_12.lc_trk_g2_2
 (28 9)  (362 201)  (362 201)  routing T_7_12.lc_trk_g2_4 <X> T_7_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 201)  (363 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 201)  (365 201)  routing T_7_12.lc_trk_g3_2 <X> T_7_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 201)  (370 201)  LC_4 Logic Functioning bit
 (37 9)  (371 201)  (371 201)  LC_4 Logic Functioning bit
 (42 9)  (376 201)  (376 201)  LC_4 Logic Functioning bit
 (52 9)  (386 201)  (386 201)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (348 202)  (348 202)  routing T_7_12.bnl_op_4 <X> T_7_12.lc_trk_g2_4
 (14 11)  (348 203)  (348 203)  routing T_7_12.bnl_op_4 <X> T_7_12.lc_trk_g2_4
 (17 11)  (351 203)  (351 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (2 13)  (336 205)  (336 205)  Column buffer control bit: LH_colbuf_cntl_6

 (8 13)  (342 205)  (342 205)  routing T_7_12.sp4_h_l_47 <X> T_7_12.sp4_v_b_10
 (9 13)  (343 205)  (343 205)  routing T_7_12.sp4_h_l_47 <X> T_7_12.sp4_v_b_10
 (22 13)  (356 205)  (356 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (359 205)  (359 205)  routing T_7_12.sp4_r_v_b_42 <X> T_7_12.lc_trk_g3_2
 (10 14)  (344 206)  (344 206)  routing T_7_12.sp4_v_b_5 <X> T_7_12.sp4_h_l_47
 (14 14)  (348 206)  (348 206)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (2 15)  (336 207)  (336 207)  Column buffer control bit: LH_colbuf_cntl_7

 (12 15)  (346 207)  (346 207)  routing T_7_12.sp4_h_l_46 <X> T_7_12.sp4_v_t_46
 (14 15)  (348 207)  (348 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (15 15)  (349 207)  (349 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (16 15)  (350 207)  (350 207)  routing T_7_12.sp4_h_r_44 <X> T_7_12.lc_trk_g3_4
 (17 15)  (351 207)  (351 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_8_12

 (28 0)  (416 192)  (416 192)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 192)  (417 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 192)  (418 192)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (419 192)  (419 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 192)  (420 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 192)  (421 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 192)  (422 192)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 192)  (424 192)  LC_0 Logic Functioning bit
 (38 0)  (426 192)  (426 192)  LC_0 Logic Functioning bit
 (9 1)  (397 193)  (397 193)  routing T_8_12.sp4_v_t_36 <X> T_8_12.sp4_v_b_1
 (28 1)  (416 193)  (416 193)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 193)  (417 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 193)  (418 193)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 193)  (419 193)  routing T_8_12.lc_trk_g3_6 <X> T_8_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (424 193)  (424 193)  LC_0 Logic Functioning bit
 (37 1)  (425 193)  (425 193)  LC_0 Logic Functioning bit
 (38 1)  (426 193)  (426 193)  LC_0 Logic Functioning bit
 (39 1)  (427 193)  (427 193)  LC_0 Logic Functioning bit
 (48 1)  (436 193)  (436 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (393 194)  (393 194)  routing T_8_12.sp4_v_b_0 <X> T_8_12.sp4_h_l_37
 (13 2)  (401 194)  (401 194)  routing T_8_12.sp4_v_b_2 <X> T_8_12.sp4_v_t_39
 (26 2)  (414 194)  (414 194)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (416 194)  (416 194)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 194)  (417 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 194)  (420 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 194)  (421 194)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 194)  (423 194)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_1
 (16 3)  (404 195)  (404 195)  routing T_8_12.sp12_h_r_12 <X> T_8_12.lc_trk_g0_4
 (17 3)  (405 195)  (405 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 3)  (414 195)  (414 195)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 195)  (416 195)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 195)  (417 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 195)  (418 195)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (420 195)  (420 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (421 195)  (421 195)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_1
 (42 3)  (430 195)  (430 195)  LC_1 Logic Functioning bit
 (15 4)  (403 196)  (403 196)  routing T_8_12.top_op_1 <X> T_8_12.lc_trk_g1_1
 (17 4)  (405 196)  (405 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (416 196)  (416 196)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 196)  (417 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 196)  (418 196)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 196)  (419 196)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 196)  (420 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 196)  (421 196)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 196)  (424 196)  LC_2 Logic Functioning bit
 (38 4)  (426 196)  (426 196)  LC_2 Logic Functioning bit
 (39 4)  (427 196)  (427 196)  LC_2 Logic Functioning bit
 (40 4)  (428 196)  (428 196)  LC_2 Logic Functioning bit
 (41 4)  (429 196)  (429 196)  LC_2 Logic Functioning bit
 (43 4)  (431 196)  (431 196)  LC_2 Logic Functioning bit
 (18 5)  (406 197)  (406 197)  routing T_8_12.top_op_1 <X> T_8_12.lc_trk_g1_1
 (28 5)  (416 197)  (416 197)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 197)  (417 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 197)  (419 197)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 197)  (420 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (421 197)  (421 197)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input_2_2
 (35 5)  (423 197)  (423 197)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.input_2_2
 (36 5)  (424 197)  (424 197)  LC_2 Logic Functioning bit
 (38 5)  (426 197)  (426 197)  LC_2 Logic Functioning bit
 (39 5)  (427 197)  (427 197)  LC_2 Logic Functioning bit
 (40 5)  (428 197)  (428 197)  LC_2 Logic Functioning bit
 (41 5)  (429 197)  (429 197)  LC_2 Logic Functioning bit
 (51 5)  (439 197)  (439 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (11 6)  (399 198)  (399 198)  routing T_8_12.sp4_v_b_2 <X> T_8_12.sp4_v_t_40
 (15 6)  (403 198)  (403 198)  routing T_8_12.top_op_5 <X> T_8_12.lc_trk_g1_5
 (17 6)  (405 198)  (405 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (414 198)  (414 198)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (416 198)  (416 198)  routing T_8_12.lc_trk_g2_0 <X> T_8_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 198)  (417 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 198)  (419 198)  routing T_8_12.lc_trk_g0_4 <X> T_8_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 198)  (420 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (423 198)  (423 198)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_3
 (37 6)  (425 198)  (425 198)  LC_3 Logic Functioning bit
 (38 6)  (426 198)  (426 198)  LC_3 Logic Functioning bit
 (39 6)  (427 198)  (427 198)  LC_3 Logic Functioning bit
 (12 7)  (400 199)  (400 199)  routing T_8_12.sp4_v_b_2 <X> T_8_12.sp4_v_t_40
 (18 7)  (406 199)  (406 199)  routing T_8_12.top_op_5 <X> T_8_12.lc_trk_g1_5
 (26 7)  (414 199)  (414 199)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 199)  (416 199)  routing T_8_12.lc_trk_g2_7 <X> T_8_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 199)  (417 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (420 199)  (420 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (421 199)  (421 199)  routing T_8_12.lc_trk_g2_5 <X> T_8_12.input_2_3
 (38 7)  (426 199)  (426 199)  LC_3 Logic Functioning bit
 (39 7)  (427 199)  (427 199)  LC_3 Logic Functioning bit
 (4 8)  (392 200)  (392 200)  routing T_8_12.sp4_h_l_43 <X> T_8_12.sp4_v_b_6
 (8 8)  (396 200)  (396 200)  routing T_8_12.sp4_v_b_7 <X> T_8_12.sp4_h_r_7
 (9 8)  (397 200)  (397 200)  routing T_8_12.sp4_v_b_7 <X> T_8_12.sp4_h_r_7
 (26 8)  (414 200)  (414 200)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (415 200)  (415 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 200)  (416 200)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 200)  (417 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 200)  (419 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 200)  (420 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 200)  (421 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (422 200)  (422 200)  routing T_8_12.lc_trk_g3_4 <X> T_8_12.wire_logic_cluster/lc_4/in_3
 (39 8)  (427 200)  (427 200)  LC_4 Logic Functioning bit
 (40 8)  (428 200)  (428 200)  LC_4 Logic Functioning bit
 (42 8)  (430 200)  (430 200)  LC_4 Logic Functioning bit
 (50 8)  (438 200)  (438 200)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (390 201)  (390 201)  Column buffer control bit: LH_colbuf_cntl_4

 (5 9)  (393 201)  (393 201)  routing T_8_12.sp4_h_l_43 <X> T_8_12.sp4_v_b_6
 (14 9)  (402 201)  (402 201)  routing T_8_12.sp4_h_r_24 <X> T_8_12.lc_trk_g2_0
 (15 9)  (403 201)  (403 201)  routing T_8_12.sp4_h_r_24 <X> T_8_12.lc_trk_g2_0
 (16 9)  (404 201)  (404 201)  routing T_8_12.sp4_h_r_24 <X> T_8_12.lc_trk_g2_0
 (17 9)  (405 201)  (405 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (410 201)  (410 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (413 201)  (413 201)  routing T_8_12.sp4_r_v_b_34 <X> T_8_12.lc_trk_g2_2
 (28 9)  (416 201)  (416 201)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 201)  (417 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (424 201)  (424 201)  LC_4 Logic Functioning bit
 (38 9)  (426 201)  (426 201)  LC_4 Logic Functioning bit
 (39 9)  (427 201)  (427 201)  LC_4 Logic Functioning bit
 (40 9)  (428 201)  (428 201)  LC_4 Logic Functioning bit
 (41 9)  (429 201)  (429 201)  LC_4 Logic Functioning bit
 (42 9)  (430 201)  (430 201)  LC_4 Logic Functioning bit
 (43 9)  (431 201)  (431 201)  LC_4 Logic Functioning bit
 (11 10)  (399 202)  (399 202)  routing T_8_12.sp4_v_b_0 <X> T_8_12.sp4_v_t_45
 (13 10)  (401 202)  (401 202)  routing T_8_12.sp4_v_b_0 <X> T_8_12.sp4_v_t_45
 (15 10)  (403 202)  (403 202)  routing T_8_12.sp4_h_r_45 <X> T_8_12.lc_trk_g2_5
 (16 10)  (404 202)  (404 202)  routing T_8_12.sp4_h_r_45 <X> T_8_12.lc_trk_g2_5
 (17 10)  (405 202)  (405 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (406 202)  (406 202)  routing T_8_12.sp4_h_r_45 <X> T_8_12.lc_trk_g2_5
 (22 10)  (410 202)  (410 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (411 202)  (411 202)  routing T_8_12.sp4_h_r_31 <X> T_8_12.lc_trk_g2_7
 (24 10)  (412 202)  (412 202)  routing T_8_12.sp4_h_r_31 <X> T_8_12.lc_trk_g2_7
 (27 10)  (415 202)  (415 202)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 202)  (417 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 202)  (418 202)  routing T_8_12.lc_trk_g1_5 <X> T_8_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 202)  (420 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 202)  (422 202)  routing T_8_12.lc_trk_g1_1 <X> T_8_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 202)  (424 202)  LC_5 Logic Functioning bit
 (37 10)  (425 202)  (425 202)  LC_5 Logic Functioning bit
 (38 10)  (426 202)  (426 202)  LC_5 Logic Functioning bit
 (41 10)  (429 202)  (429 202)  LC_5 Logic Functioning bit
 (42 10)  (430 202)  (430 202)  LC_5 Logic Functioning bit
 (50 10)  (438 202)  (438 202)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (393 203)  (393 203)  routing T_8_12.sp4_h_l_43 <X> T_8_12.sp4_v_t_43
 (17 11)  (405 203)  (405 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (406 203)  (406 203)  routing T_8_12.sp4_h_r_45 <X> T_8_12.lc_trk_g2_5
 (21 11)  (409 203)  (409 203)  routing T_8_12.sp4_h_r_31 <X> T_8_12.lc_trk_g2_7
 (27 11)  (415 203)  (415 203)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 203)  (416 203)  routing T_8_12.lc_trk_g3_0 <X> T_8_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 203)  (417 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (424 203)  (424 203)  LC_5 Logic Functioning bit
 (37 11)  (425 203)  (425 203)  LC_5 Logic Functioning bit
 (43 11)  (431 203)  (431 203)  LC_5 Logic Functioning bit
 (48 11)  (436 203)  (436 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (396 204)  (396 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10
 (9 12)  (397 204)  (397 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10
 (10 12)  (398 204)  (398 204)  routing T_8_12.sp4_v_b_4 <X> T_8_12.sp4_h_r_10
 (14 12)  (402 204)  (402 204)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (2 13)  (390 205)  (390 205)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (403 205)  (403 205)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (16 13)  (404 205)  (404 205)  routing T_8_12.sp4_h_l_21 <X> T_8_12.lc_trk_g3_0
 (17 13)  (405 205)  (405 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (11 14)  (399 206)  (399 206)  routing T_8_12.sp4_v_b_3 <X> T_8_12.sp4_v_t_46
 (13 14)  (401 206)  (401 206)  routing T_8_12.sp4_v_b_3 <X> T_8_12.sp4_v_t_46
 (25 14)  (413 206)  (413 206)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g3_6
 (2 15)  (390 207)  (390 207)  Column buffer control bit: LH_colbuf_cntl_7

 (5 15)  (393 207)  (393 207)  routing T_8_12.sp4_h_l_44 <X> T_8_12.sp4_v_t_44
 (8 15)  (396 207)  (396 207)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_t_47
 (9 15)  (397 207)  (397 207)  routing T_8_12.sp4_h_r_10 <X> T_8_12.sp4_v_t_47
 (14 15)  (402 207)  (402 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (15 15)  (403 207)  (403 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (16 15)  (404 207)  (404 207)  routing T_8_12.sp4_h_l_17 <X> T_8_12.lc_trk_g3_4
 (17 15)  (405 207)  (405 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (410 207)  (410 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (411 207)  (411 207)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g3_6
 (24 15)  (412 207)  (412 207)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g3_6
 (25 15)  (413 207)  (413 207)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g3_6


LogicTile_9_12

 (11 0)  (453 192)  (453 192)  routing T_9_12.sp4_v_t_43 <X> T_9_12.sp4_v_b_2
 (13 0)  (455 192)  (455 192)  routing T_9_12.sp4_v_t_43 <X> T_9_12.sp4_v_b_2
 (26 0)  (468 192)  (468 192)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (470 192)  (470 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 192)  (471 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (473 192)  (473 192)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 192)  (474 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 192)  (476 192)  routing T_9_12.lc_trk_g1_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (47 0)  (489 192)  (489 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (468 193)  (468 193)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 193)  (469 193)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 193)  (471 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 193)  (474 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (475 193)  (475 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (35 1)  (477 193)  (477 193)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.input_2_0
 (36 1)  (478 193)  (478 193)  LC_0 Logic Functioning bit
 (38 1)  (480 193)  (480 193)  LC_0 Logic Functioning bit
 (41 1)  (483 193)  (483 193)  LC_0 Logic Functioning bit
 (51 1)  (493 193)  (493 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (14 4)  (456 196)  (456 196)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (17 4)  (459 196)  (459 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (468 196)  (468 196)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (470 196)  (470 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 196)  (471 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 196)  (473 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 196)  (474 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 196)  (475 196)  routing T_9_12.lc_trk_g2_5 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (14 5)  (456 197)  (456 197)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (16 5)  (458 197)  (458 197)  routing T_9_12.sp4_v_b_8 <X> T_9_12.lc_trk_g1_0
 (17 5)  (459 197)  (459 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (18 5)  (460 197)  (460 197)  routing T_9_12.sp4_r_v_b_25 <X> T_9_12.lc_trk_g1_1
 (26 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 197)  (469 197)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 197)  (471 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (478 197)  (478 197)  LC_2 Logic Functioning bit
 (38 5)  (480 197)  (480 197)  LC_2 Logic Functioning bit
 (22 6)  (464 198)  (464 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (468 198)  (468 198)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 198)  (470 198)  routing T_9_12.lc_trk_g3_1 <X> T_9_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 198)  (471 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 198)  (474 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 198)  (476 198)  routing T_9_12.lc_trk_g1_1 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (40 6)  (482 198)  (482 198)  LC_3 Logic Functioning bit
 (41 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (43 6)  (485 198)  (485 198)  LC_3 Logic Functioning bit
 (50 6)  (492 198)  (492 198)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (458 199)  (458 199)  routing T_9_12.sp12_h_r_12 <X> T_9_12.lc_trk_g1_4
 (17 7)  (459 199)  (459 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (468 199)  (468 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 199)  (469 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 199)  (470 199)  routing T_9_12.lc_trk_g3_6 <X> T_9_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 199)  (471 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (479 199)  (479 199)  LC_3 Logic Functioning bit
 (39 7)  (481 199)  (481 199)  LC_3 Logic Functioning bit
 (40 7)  (482 199)  (482 199)  LC_3 Logic Functioning bit
 (41 7)  (483 199)  (483 199)  LC_3 Logic Functioning bit
 (42 7)  (484 199)  (484 199)  LC_3 Logic Functioning bit
 (43 7)  (485 199)  (485 199)  LC_3 Logic Functioning bit
 (26 8)  (468 200)  (468 200)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 200)  (469 200)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 200)  (471 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 200)  (474 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 200)  (475 200)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 200)  (476 200)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 200)  (478 200)  LC_4 Logic Functioning bit
 (38 8)  (480 200)  (480 200)  LC_4 Logic Functioning bit
 (43 8)  (485 200)  (485 200)  LC_4 Logic Functioning bit
 (50 8)  (492 200)  (492 200)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (444 201)  (444 201)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (464 201)  (464 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (467 201)  (467 201)  routing T_9_12.sp4_r_v_b_34 <X> T_9_12.lc_trk_g2_2
 (27 9)  (469 201)  (469 201)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 201)  (470 201)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 201)  (471 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 201)  (473 201)  routing T_9_12.lc_trk_g3_2 <X> T_9_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (478 201)  (478 201)  LC_4 Logic Functioning bit
 (38 9)  (480 201)  (480 201)  LC_4 Logic Functioning bit
 (41 9)  (483 201)  (483 201)  LC_4 Logic Functioning bit
 (42 9)  (484 201)  (484 201)  LC_4 Logic Functioning bit
 (43 9)  (485 201)  (485 201)  LC_4 Logic Functioning bit
 (46 9)  (488 201)  (488 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (457 202)  (457 202)  routing T_9_12.sp12_v_t_2 <X> T_9_12.lc_trk_g2_5
 (17 10)  (459 202)  (459 202)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (460 202)  (460 202)  routing T_9_12.sp12_v_t_2 <X> T_9_12.lc_trk_g2_5
 (18 11)  (460 203)  (460 203)  routing T_9_12.sp12_v_t_2 <X> T_9_12.lc_trk_g2_5
 (17 12)  (459 204)  (459 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (2 13)  (444 205)  (444 205)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (464 205)  (464 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (465 205)  (465 205)  routing T_9_12.sp4_h_l_15 <X> T_9_12.lc_trk_g3_2
 (24 13)  (466 205)  (466 205)  routing T_9_12.sp4_h_l_15 <X> T_9_12.lc_trk_g3_2
 (25 13)  (467 205)  (467 205)  routing T_9_12.sp4_h_l_15 <X> T_9_12.lc_trk_g3_2
 (5 14)  (447 206)  (447 206)  routing T_9_12.sp4_v_t_38 <X> T_9_12.sp4_h_l_44
 (14 14)  (456 206)  (456 206)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g3_4
 (17 14)  (459 206)  (459 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (4 15)  (446 207)  (446 207)  routing T_9_12.sp4_v_t_38 <X> T_9_12.sp4_h_l_44
 (6 15)  (448 207)  (448 207)  routing T_9_12.sp4_v_t_38 <X> T_9_12.sp4_h_l_44
 (14 15)  (456 207)  (456 207)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g3_4
 (15 15)  (457 207)  (457 207)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g3_4
 (16 15)  (458 207)  (458 207)  routing T_9_12.sp4_h_r_44 <X> T_9_12.lc_trk_g3_4
 (17 15)  (459 207)  (459 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (460 207)  (460 207)  routing T_9_12.sp4_r_v_b_45 <X> T_9_12.lc_trk_g3_5
 (22 15)  (464 207)  (464 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (465 207)  (465 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (24 15)  (466 207)  (466 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6
 (25 15)  (467 207)  (467 207)  routing T_9_12.sp4_h_r_30 <X> T_9_12.lc_trk_g3_6


RAM_Tile_10_12

 (11 2)  (507 194)  (507 194)  routing T_10_12.sp4_h_l_44 <X> T_10_12.sp4_v_t_39
 (4 8)  (500 200)  (500 200)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_v_b_6
 (6 8)  (502 200)  (502 200)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_v_b_6
 (8 8)  (504 200)  (504 200)  routing T_10_12.sp4_h_l_42 <X> T_10_12.sp4_h_r_7
 (5 9)  (501 201)  (501 201)  routing T_10_12.sp4_h_l_37 <X> T_10_12.sp4_v_b_6


LogicTile_11_12

 (13 3)  (551 195)  (551 195)  routing T_11_12.sp4_v_b_9 <X> T_11_12.sp4_h_l_39
 (17 4)  (555 196)  (555 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (556 197)  (556 197)  routing T_11_12.sp4_r_v_b_25 <X> T_11_12.lc_trk_g1_1
 (22 5)  (560 197)  (560 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (562 197)  (562 197)  routing T_11_12.bot_op_2 <X> T_11_12.lc_trk_g1_2
 (15 6)  (553 198)  (553 198)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (17 6)  (555 198)  (555 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (14 7)  (552 199)  (552 199)  routing T_11_12.sp12_h_r_20 <X> T_11_12.lc_trk_g1_4
 (16 7)  (554 199)  (554 199)  routing T_11_12.sp12_h_r_20 <X> T_11_12.lc_trk_g1_4
 (17 7)  (555 199)  (555 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (556 199)  (556 199)  routing T_11_12.top_op_5 <X> T_11_12.lc_trk_g1_5
 (26 8)  (564 200)  (564 200)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (570 200)  (570 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (578 200)  (578 200)  LC_4 Logic Functioning bit
 (42 8)  (580 200)  (580 200)  LC_4 Logic Functioning bit
 (2 9)  (540 201)  (540 201)  Column buffer control bit: LH_colbuf_cntl_4

 (27 9)  (565 201)  (565 201)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (566 201)  (566 201)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 201)  (567 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (569 201)  (569 201)  routing T_11_12.lc_trk_g1_2 <X> T_11_12.wire_logic_cluster/lc_4/in_3
 (41 9)  (579 201)  (579 201)  LC_4 Logic Functioning bit
 (43 9)  (581 201)  (581 201)  LC_4 Logic Functioning bit
 (25 10)  (563 202)  (563 202)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (27 10)  (565 202)  (565 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 202)  (567 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (568 202)  (568 202)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (569 202)  (569 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 202)  (570 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 202)  (571 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (572 202)  (572 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (574 202)  (574 202)  LC_5 Logic Functioning bit
 (38 10)  (576 202)  (576 202)  LC_5 Logic Functioning bit
 (41 10)  (579 202)  (579 202)  LC_5 Logic Functioning bit
 (50 10)  (588 202)  (588 202)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (560 203)  (560 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (561 203)  (561 203)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (25 11)  (563 203)  (563 203)  routing T_11_12.sp4_v_b_38 <X> T_11_12.lc_trk_g2_6
 (27 11)  (565 203)  (565 203)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 203)  (566 203)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 203)  (567 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (569 203)  (569 203)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (574 203)  (574 203)  LC_5 Logic Functioning bit
 (39 11)  (577 203)  (577 203)  LC_5 Logic Functioning bit
 (40 11)  (578 203)  (578 203)  LC_5 Logic Functioning bit
 (48 11)  (586 203)  (586 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (552 204)  (552 204)  routing T_11_12.sp4_h_l_21 <X> T_11_12.lc_trk_g3_0
 (25 12)  (563 204)  (563 204)  routing T_11_12.sp4_h_r_42 <X> T_11_12.lc_trk_g3_2
 (32 12)  (570 204)  (570 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (571 204)  (571 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (572 204)  (572 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (574 204)  (574 204)  LC_6 Logic Functioning bit
 (38 12)  (576 204)  (576 204)  LC_6 Logic Functioning bit
 (2 13)  (540 205)  (540 205)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (553 205)  (553 205)  routing T_11_12.sp4_h_l_21 <X> T_11_12.lc_trk_g3_0
 (16 13)  (554 205)  (554 205)  routing T_11_12.sp4_h_l_21 <X> T_11_12.lc_trk_g3_0
 (17 13)  (555 205)  (555 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (560 205)  (560 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (561 205)  (561 205)  routing T_11_12.sp4_h_r_42 <X> T_11_12.lc_trk_g3_2
 (24 13)  (562 205)  (562 205)  routing T_11_12.sp4_h_r_42 <X> T_11_12.lc_trk_g3_2
 (25 13)  (563 205)  (563 205)  routing T_11_12.sp4_h_r_42 <X> T_11_12.lc_trk_g3_2
 (27 13)  (565 205)  (565 205)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 205)  (567 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (569 205)  (569 205)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (575 205)  (575 205)  LC_6 Logic Functioning bit
 (39 13)  (577 205)  (577 205)  LC_6 Logic Functioning bit
 (15 14)  (553 206)  (553 206)  routing T_11_12.sp4_v_t_32 <X> T_11_12.lc_trk_g3_5
 (16 14)  (554 206)  (554 206)  routing T_11_12.sp4_v_t_32 <X> T_11_12.lc_trk_g3_5
 (17 14)  (555 206)  (555 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (559 206)  (559 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (22 14)  (560 206)  (560 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 206)  (561 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (24 14)  (562 206)  (562 206)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (26 14)  (564 206)  (564 206)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (566 206)  (566 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 206)  (567 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (568 206)  (568 206)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (569 206)  (569 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (570 206)  (570 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 206)  (571 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (572 206)  (572 206)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 206)  (574 206)  LC_7 Logic Functioning bit
 (38 14)  (576 206)  (576 206)  LC_7 Logic Functioning bit
 (50 14)  (588 206)  (588 206)  Cascade bit: LH_LC07_inmux02_5

 (2 15)  (540 207)  (540 207)  Column buffer control bit: LH_colbuf_cntl_7

 (21 15)  (559 207)  (559 207)  routing T_11_12.sp4_h_l_34 <X> T_11_12.lc_trk_g3_7
 (27 15)  (565 207)  (565 207)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 207)  (567 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (568 207)  (568 207)  routing T_11_12.lc_trk_g2_6 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (569 207)  (569 207)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (575 207)  (575 207)  LC_7 Logic Functioning bit
 (38 15)  (576 207)  (576 207)  LC_7 Logic Functioning bit
 (51 15)  (589 207)  (589 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_12

 (8 5)  (600 197)  (600 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4
 (9 5)  (601 197)  (601 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4
 (10 5)  (602 197)  (602 197)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_v_b_4


IO_Tile_13_12

 (16 0)  (662 192)  (662 192)  IOB_0 IO Functioning bit
 (13 3)  (659 195)  (659 195)  routing T_13_12.span4_horz_31 <X> T_13_12.span4_vert_b_1
 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 4)  (663 196)  (663 196)  IOB_0 IO Functioning bit
 (16 10)  (662 202)  (662 202)  IOB_1 IO Functioning bit
 (17 13)  (663 205)  (663 205)  IOB_1 IO Functioning bit
 (17 14)  (663 206)  (663 206)  IOB_1 IO Functioning bit


IO_Tile_0_11

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (14 8)  (3 184)  (3 184)  routing T_0_11.glb_netwk_4 <X> T_0_11.wire_io_cluster/io_1/inclk
 (15 9)  (2 185)  (2 185)  Enable bit of Mux _clock_links/inclk_mux => glb_netwk_4 wire_io_cluster/io_1/inclk


LogicTile_1_11

 (21 0)  (39 176)  (39 176)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g0_3
 (22 0)  (40 176)  (40 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (41 176)  (41 176)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g0_3
 (25 0)  (43 176)  (43 176)  routing T_1_11.lft_op_2 <X> T_1_11.lc_trk_g0_2
 (26 0)  (44 176)  (44 176)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 176)  (45 176)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 176)  (47 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 176)  (48 176)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 176)  (49 176)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 176)  (50 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 176)  (52 176)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_0/in_3
 (53 0)  (71 176)  (71 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (33 177)  (33 177)  routing T_1_11.sp4_v_t_5 <X> T_1_11.lc_trk_g0_0
 (16 1)  (34 177)  (34 177)  routing T_1_11.sp4_v_t_5 <X> T_1_11.lc_trk_g0_0
 (17 1)  (35 177)  (35 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (39 177)  (39 177)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g0_3
 (22 1)  (40 177)  (40 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 177)  (42 177)  routing T_1_11.lft_op_2 <X> T_1_11.lc_trk_g0_2
 (27 1)  (45 177)  (45 177)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 177)  (46 177)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 177)  (47 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 177)  (48 177)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 177)  (50 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (43 1)  (61 177)  (61 177)  LC_0 Logic Functioning bit
 (47 1)  (65 177)  (65 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (19 178)  (19 178)  routing T_1_11.glb_netwk_4 <X> T_1_11.wire_logic_cluster/lc_7/clk
 (2 2)  (20 178)  (20 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (28 2)  (46 178)  (46 178)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 178)  (47 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 178)  (48 178)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 178)  (50 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 178)  (51 178)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 178)  (52 178)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (59 178)  (59 178)  LC_1 Logic Functioning bit
 (43 2)  (61 178)  (61 178)  LC_1 Logic Functioning bit
 (31 3)  (49 179)  (49 179)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_1/in_3
 (41 3)  (59 179)  (59 179)  LC_1 Logic Functioning bit
 (43 3)  (61 179)  (61 179)  LC_1 Logic Functioning bit
 (51 3)  (69 179)  (69 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (39 180)  (39 180)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g1_3
 (22 4)  (40 180)  (40 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (41 180)  (41 180)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g1_3
 (21 5)  (39 181)  (39 181)  routing T_1_11.sp4_v_b_11 <X> T_1_11.lc_trk_g1_3
 (32 6)  (50 182)  (50 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 182)  (54 182)  LC_3 Logic Functioning bit
 (37 6)  (55 182)  (55 182)  LC_3 Logic Functioning bit
 (38 6)  (56 182)  (56 182)  LC_3 Logic Functioning bit
 (39 6)  (57 182)  (57 182)  LC_3 Logic Functioning bit
 (45 6)  (63 182)  (63 182)  LC_3 Logic Functioning bit
 (53 6)  (71 182)  (71 182)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (33 183)  (33 183)  routing T_1_11.bot_op_4 <X> T_1_11.lc_trk_g1_4
 (17 7)  (35 183)  (35 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (40 183)  (40 183)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (42 183)  (42 183)  routing T_1_11.bot_op_6 <X> T_1_11.lc_trk_g1_6
 (31 7)  (49 183)  (49 183)  routing T_1_11.lc_trk_g0_2 <X> T_1_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 183)  (54 183)  LC_3 Logic Functioning bit
 (37 7)  (55 183)  (55 183)  LC_3 Logic Functioning bit
 (38 7)  (56 183)  (56 183)  LC_3 Logic Functioning bit
 (39 7)  (57 183)  (57 183)  LC_3 Logic Functioning bit
 (44 7)  (62 183)  (62 183)  LC_3 Logic Functioning bit
 (45 7)  (63 183)  (63 183)  LC_3 Logic Functioning bit
 (26 8)  (44 184)  (44 184)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 184)  (45 184)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 184)  (47 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 184)  (48 184)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 184)  (49 184)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 184)  (50 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 184)  (52 184)  routing T_1_11.lc_trk_g1_4 <X> T_1_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 184)  (54 184)  LC_4 Logic Functioning bit
 (27 9)  (45 185)  (45 185)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 185)  (46 185)  routing T_1_11.lc_trk_g3_5 <X> T_1_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 185)  (47 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 185)  (48 185)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 185)  (50 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (27 10)  (45 186)  (45 186)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 186)  (46 186)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 186)  (47 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 186)  (49 186)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 186)  (50 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 186)  (51 186)  routing T_1_11.lc_trk_g2_4 <X> T_1_11.wire_logic_cluster/lc_5/in_3
 (50 10)  (68 186)  (68 186)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (70 186)  (70 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (35 187)  (35 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (44 187)  (44 187)  routing T_1_11.lc_trk_g0_3 <X> T_1_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 187)  (47 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 187)  (48 187)  routing T_1_11.lc_trk_g3_3 <X> T_1_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (55 187)  (55 187)  LC_5 Logic Functioning bit
 (21 12)  (39 188)  (39 188)  routing T_1_11.wire_logic_cluster/lc_3/out <X> T_1_11.lc_trk_g3_3
 (22 12)  (40 188)  (40 188)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (0 14)  (18 190)  (18 190)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 190)  (19 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 190)  (35 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (44 190)  (44 190)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 190)  (47 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 190)  (50 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 190)  (52 190)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_7/in_3
 (40 14)  (58 190)  (58 190)  LC_7 Logic Functioning bit
 (42 14)  (60 190)  (60 190)  LC_7 Logic Functioning bit
 (0 15)  (18 191)  (18 191)  routing T_1_11.glb_netwk_6 <X> T_1_11.wire_logic_cluster/lc_7/s_r
 (26 15)  (44 191)  (44 191)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 191)  (45 191)  routing T_1_11.lc_trk_g1_6 <X> T_1_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 191)  (47 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 191)  (49 191)  routing T_1_11.lc_trk_g1_3 <X> T_1_11.wire_logic_cluster/lc_7/in_3


LogicTile_2_11

 (12 0)  (84 176)  (84 176)  routing T_2_11.sp4_v_t_39 <X> T_2_11.sp4_h_r_2
 (13 0)  (85 176)  (85 176)  routing T_2_11.sp4_v_t_39 <X> T_2_11.sp4_v_b_2
 (22 0)  (94 176)  (94 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (96 176)  (96 176)  routing T_2_11.bot_op_3 <X> T_2_11.lc_trk_g0_3
 (28 0)  (100 176)  (100 176)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 176)  (101 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 176)  (102 176)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 176)  (103 176)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 176)  (104 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 176)  (105 176)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 176)  (106 176)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 176)  (112 176)  LC_0 Logic Functioning bit
 (42 0)  (114 176)  (114 176)  LC_0 Logic Functioning bit
 (27 1)  (99 177)  (99 177)  routing T_2_11.lc_trk_g3_1 <X> T_2_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 177)  (100 177)  routing T_2_11.lc_trk_g3_1 <X> T_2_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 177)  (101 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 177)  (103 177)  routing T_2_11.lc_trk_g3_6 <X> T_2_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 177)  (104 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (105 177)  (105 177)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.input_2_0
 (36 1)  (108 177)  (108 177)  LC_0 Logic Functioning bit
 (40 1)  (112 177)  (112 177)  LC_0 Logic Functioning bit
 (42 1)  (114 177)  (114 177)  LC_0 Logic Functioning bit
 (43 1)  (115 177)  (115 177)  LC_0 Logic Functioning bit
 (14 2)  (86 178)  (86 178)  routing T_2_11.sp4_h_l_1 <X> T_2_11.lc_trk_g0_4
 (26 2)  (98 178)  (98 178)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (100 178)  (100 178)  routing T_2_11.lc_trk_g2_2 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 178)  (101 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 178)  (103 178)  routing T_2_11.lc_trk_g0_4 <X> T_2_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 178)  (104 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 178)  (108 178)  LC_1 Logic Functioning bit
 (39 2)  (111 178)  (111 178)  LC_1 Logic Functioning bit
 (40 2)  (112 178)  (112 178)  LC_1 Logic Functioning bit
 (50 2)  (122 178)  (122 178)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (87 179)  (87 179)  routing T_2_11.sp4_h_l_1 <X> T_2_11.lc_trk_g0_4
 (16 3)  (88 179)  (88 179)  routing T_2_11.sp4_h_l_1 <X> T_2_11.lc_trk_g0_4
 (17 3)  (89 179)  (89 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (100 179)  (100 179)  routing T_2_11.lc_trk_g2_5 <X> T_2_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 179)  (101 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 179)  (102 179)  routing T_2_11.lc_trk_g2_2 <X> T_2_11.wire_logic_cluster/lc_1/in_1
 (38 3)  (110 179)  (110 179)  LC_1 Logic Functioning bit
 (41 3)  (113 179)  (113 179)  LC_1 Logic Functioning bit
 (5 4)  (77 180)  (77 180)  routing T_2_11.sp4_v_b_3 <X> T_2_11.sp4_h_r_3
 (12 4)  (84 180)  (84 180)  routing T_2_11.sp4_v_b_5 <X> T_2_11.sp4_h_r_5
 (22 4)  (94 180)  (94 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 180)  (96 180)  routing T_2_11.bot_op_3 <X> T_2_11.lc_trk_g1_3
 (26 4)  (98 180)  (98 180)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 180)  (99 180)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 180)  (101 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 180)  (104 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 180)  (105 180)  routing T_2_11.lc_trk_g2_1 <X> T_2_11.wire_logic_cluster/lc_2/in_3
 (6 5)  (78 181)  (78 181)  routing T_2_11.sp4_v_b_3 <X> T_2_11.sp4_h_r_3
 (11 5)  (83 181)  (83 181)  routing T_2_11.sp4_v_b_5 <X> T_2_11.sp4_h_r_5
 (15 5)  (87 181)  (87 181)  routing T_2_11.bot_op_0 <X> T_2_11.lc_trk_g1_0
 (17 5)  (89 181)  (89 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (98 181)  (98 181)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 181)  (99 181)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 181)  (101 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 181)  (104 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (106 181)  (106 181)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.input_2_2
 (35 5)  (107 181)  (107 181)  routing T_2_11.lc_trk_g1_3 <X> T_2_11.input_2_2
 (43 5)  (115 181)  (115 181)  LC_2 Logic Functioning bit
 (22 6)  (94 182)  (94 182)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 182)  (96 182)  routing T_2_11.bot_op_7 <X> T_2_11.lc_trk_g1_7
 (28 6)  (100 182)  (100 182)  routing T_2_11.lc_trk_g2_0 <X> T_2_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 182)  (101 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 182)  (103 182)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 182)  (104 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 182)  (106 182)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 182)  (108 182)  LC_3 Logic Functioning bit
 (37 6)  (109 182)  (109 182)  LC_3 Logic Functioning bit
 (38 6)  (110 182)  (110 182)  LC_3 Logic Functioning bit
 (39 6)  (111 182)  (111 182)  LC_3 Logic Functioning bit
 (40 6)  (112 182)  (112 182)  LC_3 Logic Functioning bit
 (41 6)  (113 182)  (113 182)  LC_3 Logic Functioning bit
 (42 6)  (114 182)  (114 182)  LC_3 Logic Functioning bit
 (43 6)  (115 182)  (115 182)  LC_3 Logic Functioning bit
 (8 7)  (80 183)  (80 183)  routing T_2_11.sp4_v_b_1 <X> T_2_11.sp4_v_t_41
 (10 7)  (82 183)  (82 183)  routing T_2_11.sp4_v_b_1 <X> T_2_11.sp4_v_t_41
 (27 7)  (99 183)  (99 183)  routing T_2_11.lc_trk_g1_0 <X> T_2_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 183)  (101 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 183)  (103 183)  routing T_2_11.lc_trk_g1_7 <X> T_2_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 183)  (104 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 183)  (107 183)  routing T_2_11.lc_trk_g0_3 <X> T_2_11.input_2_3
 (36 7)  (108 183)  (108 183)  LC_3 Logic Functioning bit
 (37 7)  (109 183)  (109 183)  LC_3 Logic Functioning bit
 (38 7)  (110 183)  (110 183)  LC_3 Logic Functioning bit
 (39 7)  (111 183)  (111 183)  LC_3 Logic Functioning bit
 (40 7)  (112 183)  (112 183)  LC_3 Logic Functioning bit
 (41 7)  (113 183)  (113 183)  LC_3 Logic Functioning bit
 (43 7)  (115 183)  (115 183)  LC_3 Logic Functioning bit
 (5 8)  (77 184)  (77 184)  routing T_2_11.sp4_v_t_43 <X> T_2_11.sp4_h_r_6
 (14 8)  (86 184)  (86 184)  routing T_2_11.sp4_h_l_21 <X> T_2_11.lc_trk_g2_0
 (15 8)  (87 184)  (87 184)  routing T_2_11.sp4_h_r_33 <X> T_2_11.lc_trk_g2_1
 (16 8)  (88 184)  (88 184)  routing T_2_11.sp4_h_r_33 <X> T_2_11.lc_trk_g2_1
 (17 8)  (89 184)  (89 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (90 184)  (90 184)  routing T_2_11.sp4_h_r_33 <X> T_2_11.lc_trk_g2_1
 (22 8)  (94 184)  (94 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 184)  (95 184)  routing T_2_11.sp4_h_r_27 <X> T_2_11.lc_trk_g2_3
 (24 8)  (96 184)  (96 184)  routing T_2_11.sp4_h_r_27 <X> T_2_11.lc_trk_g2_3
 (25 8)  (97 184)  (97 184)  routing T_2_11.wire_logic_cluster/lc_2/out <X> T_2_11.lc_trk_g2_2
 (28 8)  (100 184)  (100 184)  routing T_2_11.lc_trk_g2_3 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 184)  (101 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 184)  (103 184)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 184)  (104 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 184)  (105 184)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 184)  (108 184)  LC_4 Logic Functioning bit
 (37 8)  (109 184)  (109 184)  LC_4 Logic Functioning bit
 (39 8)  (111 184)  (111 184)  LC_4 Logic Functioning bit
 (40 8)  (112 184)  (112 184)  LC_4 Logic Functioning bit
 (41 8)  (113 184)  (113 184)  LC_4 Logic Functioning bit
 (42 8)  (114 184)  (114 184)  LC_4 Logic Functioning bit
 (43 8)  (115 184)  (115 184)  LC_4 Logic Functioning bit
 (50 8)  (122 184)  (122 184)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (87 185)  (87 185)  routing T_2_11.sp4_h_l_21 <X> T_2_11.lc_trk_g2_0
 (16 9)  (88 185)  (88 185)  routing T_2_11.sp4_h_l_21 <X> T_2_11.lc_trk_g2_0
 (17 9)  (89 185)  (89 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (93 185)  (93 185)  routing T_2_11.sp4_h_r_27 <X> T_2_11.lc_trk_g2_3
 (22 9)  (94 185)  (94 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (102 185)  (102 185)  routing T_2_11.lc_trk_g2_3 <X> T_2_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 185)  (103 185)  routing T_2_11.lc_trk_g2_7 <X> T_2_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 185)  (108 185)  LC_4 Logic Functioning bit
 (37 9)  (109 185)  (109 185)  LC_4 Logic Functioning bit
 (39 9)  (111 185)  (111 185)  LC_4 Logic Functioning bit
 (40 9)  (112 185)  (112 185)  LC_4 Logic Functioning bit
 (41 9)  (113 185)  (113 185)  LC_4 Logic Functioning bit
 (42 9)  (114 185)  (114 185)  LC_4 Logic Functioning bit
 (43 9)  (115 185)  (115 185)  LC_4 Logic Functioning bit
 (15 10)  (87 186)  (87 186)  routing T_2_11.sp4_h_l_16 <X> T_2_11.lc_trk_g2_5
 (16 10)  (88 186)  (88 186)  routing T_2_11.sp4_h_l_16 <X> T_2_11.lc_trk_g2_5
 (17 10)  (89 186)  (89 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (94 186)  (94 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (95 186)  (95 186)  routing T_2_11.sp4_h_r_31 <X> T_2_11.lc_trk_g2_7
 (24 10)  (96 186)  (96 186)  routing T_2_11.sp4_h_r_31 <X> T_2_11.lc_trk_g2_7
 (18 11)  (90 187)  (90 187)  routing T_2_11.sp4_h_l_16 <X> T_2_11.lc_trk_g2_5
 (21 11)  (93 187)  (93 187)  routing T_2_11.sp4_h_r_31 <X> T_2_11.lc_trk_g2_7
 (17 12)  (89 188)  (89 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (90 189)  (90 189)  routing T_2_11.sp4_r_v_b_41 <X> T_2_11.lc_trk_g3_1
 (25 14)  (97 190)  (97 190)  routing T_2_11.sp4_v_b_38 <X> T_2_11.lc_trk_g3_6
 (22 15)  (94 191)  (94 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (95 191)  (95 191)  routing T_2_11.sp4_v_b_38 <X> T_2_11.lc_trk_g3_6
 (25 15)  (97 191)  (97 191)  routing T_2_11.sp4_v_b_38 <X> T_2_11.lc_trk_g3_6


RAM_Tile_3_11

 (12 0)  (138 176)  (138 176)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2
 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (137 177)  (137 177)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2
 (13 1)  (139 177)  (139 177)  routing T_3_11.sp4_v_b_8 <X> T_3_11.sp4_h_r_2
 (8 4)  (134 180)  (134 180)  routing T_3_11.sp4_v_b_10 <X> T_3_11.sp4_h_r_4
 (9 4)  (135 180)  (135 180)  routing T_3_11.sp4_v_b_10 <X> T_3_11.sp4_h_r_4
 (10 4)  (136 180)  (136 180)  routing T_3_11.sp4_v_b_10 <X> T_3_11.sp4_h_r_4
 (11 9)  (137 185)  (137 185)  routing T_3_11.sp4_h_l_45 <X> T_3_11.sp4_h_r_8
 (4 10)  (130 186)  (130 186)  routing T_3_11.sp4_h_r_6 <X> T_3_11.sp4_v_t_43
 (5 11)  (131 187)  (131 187)  routing T_3_11.sp4_h_r_6 <X> T_3_11.sp4_v_t_43


LogicTile_4_11

 (22 0)  (190 176)  (190 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (192 176)  (192 176)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g0_3
 (27 0)  (195 176)  (195 176)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 176)  (197 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 176)  (198 176)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 176)  (200 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 176)  (201 176)  routing T_4_11.lc_trk_g2_1 <X> T_4_11.wire_logic_cluster/lc_0/in_3
 (46 0)  (214 176)  (214 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (189 177)  (189 177)  routing T_4_11.top_op_3 <X> T_4_11.lc_trk_g0_3
 (26 1)  (194 177)  (194 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 177)  (195 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 177)  (196 177)  routing T_4_11.lc_trk_g3_3 <X> T_4_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 177)  (197 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 177)  (200 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 177)  (201 177)  routing T_4_11.lc_trk_g2_0 <X> T_4_11.input_2_0
 (41 1)  (209 177)  (209 177)  LC_0 Logic Functioning bit
 (53 1)  (221 177)  (221 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (190 178)  (190 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (191 178)  (191 178)  routing T_4_11.sp12_h_r_23 <X> T_4_11.lc_trk_g0_7
 (21 3)  (189 179)  (189 179)  routing T_4_11.sp12_h_r_23 <X> T_4_11.lc_trk_g0_7
 (10 4)  (178 180)  (178 180)  routing T_4_11.sp4_v_t_46 <X> T_4_11.sp4_h_r_4
 (15 4)  (183 180)  (183 180)  routing T_4_11.sp4_h_l_4 <X> T_4_11.lc_trk_g1_1
 (16 4)  (184 180)  (184 180)  routing T_4_11.sp4_h_l_4 <X> T_4_11.lc_trk_g1_1
 (17 4)  (185 180)  (185 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (186 180)  (186 180)  routing T_4_11.sp4_h_l_4 <X> T_4_11.lc_trk_g1_1
 (28 4)  (196 180)  (196 180)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 180)  (197 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 180)  (198 180)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 180)  (200 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 180)  (201 180)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 180)  (205 180)  LC_2 Logic Functioning bit
 (39 4)  (207 180)  (207 180)  LC_2 Logic Functioning bit
 (40 4)  (208 180)  (208 180)  LC_2 Logic Functioning bit
 (42 4)  (210 180)  (210 180)  LC_2 Logic Functioning bit
 (47 4)  (215 180)  (215 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (186 181)  (186 181)  routing T_4_11.sp4_h_l_4 <X> T_4_11.lc_trk_g1_1
 (27 5)  (195 181)  (195 181)  routing T_4_11.lc_trk_g1_1 <X> T_4_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 181)  (197 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 181)  (199 181)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 181)  (204 181)  LC_2 Logic Functioning bit
 (38 5)  (206 181)  (206 181)  LC_2 Logic Functioning bit
 (40 5)  (208 181)  (208 181)  LC_2 Logic Functioning bit
 (41 5)  (209 181)  (209 181)  LC_2 Logic Functioning bit
 (42 5)  (210 181)  (210 181)  LC_2 Logic Functioning bit
 (43 5)  (211 181)  (211 181)  LC_2 Logic Functioning bit
 (5 6)  (173 182)  (173 182)  routing T_4_11.sp4_v_t_38 <X> T_4_11.sp4_h_l_38
 (22 6)  (190 182)  (190 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 182)  (192 182)  routing T_4_11.top_op_7 <X> T_4_11.lc_trk_g1_7
 (27 6)  (195 182)  (195 182)  routing T_4_11.lc_trk_g1_1 <X> T_4_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 182)  (197 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 182)  (199 182)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 182)  (200 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 182)  (202 182)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 182)  (203 182)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.input_2_3
 (36 6)  (204 182)  (204 182)  LC_3 Logic Functioning bit
 (37 6)  (205 182)  (205 182)  LC_3 Logic Functioning bit
 (38 6)  (206 182)  (206 182)  LC_3 Logic Functioning bit
 (39 6)  (207 182)  (207 182)  LC_3 Logic Functioning bit
 (41 6)  (209 182)  (209 182)  LC_3 Logic Functioning bit
 (42 6)  (210 182)  (210 182)  LC_3 Logic Functioning bit
 (43 6)  (211 182)  (211 182)  LC_3 Logic Functioning bit
 (52 6)  (220 182)  (220 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (174 183)  (174 183)  routing T_4_11.sp4_v_t_38 <X> T_4_11.sp4_h_l_38
 (11 7)  (179 183)  (179 183)  routing T_4_11.sp4_h_r_9 <X> T_4_11.sp4_h_l_40
 (13 7)  (181 183)  (181 183)  routing T_4_11.sp4_h_r_9 <X> T_4_11.sp4_h_l_40
 (15 7)  (183 183)  (183 183)  routing T_4_11.bot_op_4 <X> T_4_11.lc_trk_g1_4
 (17 7)  (185 183)  (185 183)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (189 183)  (189 183)  routing T_4_11.top_op_7 <X> T_4_11.lc_trk_g1_7
 (26 7)  (194 183)  (194 183)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 183)  (196 183)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 183)  (197 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 183)  (199 183)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 183)  (200 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (201 183)  (201 183)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.input_2_3
 (36 7)  (204 183)  (204 183)  LC_3 Logic Functioning bit
 (37 7)  (205 183)  (205 183)  LC_3 Logic Functioning bit
 (38 7)  (206 183)  (206 183)  LC_3 Logic Functioning bit
 (39 7)  (207 183)  (207 183)  LC_3 Logic Functioning bit
 (40 7)  (208 183)  (208 183)  LC_3 Logic Functioning bit
 (41 7)  (209 183)  (209 183)  LC_3 Logic Functioning bit
 (42 7)  (210 183)  (210 183)  LC_3 Logic Functioning bit
 (43 7)  (211 183)  (211 183)  LC_3 Logic Functioning bit
 (12 8)  (180 184)  (180 184)  routing T_4_11.sp4_v_t_45 <X> T_4_11.sp4_h_r_8
 (14 8)  (182 184)  (182 184)  routing T_4_11.sp4_v_b_24 <X> T_4_11.lc_trk_g2_0
 (15 8)  (183 184)  (183 184)  routing T_4_11.sp4_h_r_33 <X> T_4_11.lc_trk_g2_1
 (16 8)  (184 184)  (184 184)  routing T_4_11.sp4_h_r_33 <X> T_4_11.lc_trk_g2_1
 (17 8)  (185 184)  (185 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (186 184)  (186 184)  routing T_4_11.sp4_h_r_33 <X> T_4_11.lc_trk_g2_1
 (22 8)  (190 184)  (190 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (191 184)  (191 184)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g2_3
 (24 8)  (192 184)  (192 184)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g2_3
 (26 8)  (194 184)  (194 184)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (196 184)  (196 184)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 184)  (197 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 184)  (198 184)  routing T_4_11.lc_trk_g2_5 <X> T_4_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 184)  (200 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 184)  (201 184)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 184)  (204 184)  LC_4 Logic Functioning bit
 (37 8)  (205 184)  (205 184)  LC_4 Logic Functioning bit
 (38 8)  (206 184)  (206 184)  LC_4 Logic Functioning bit
 (39 8)  (207 184)  (207 184)  LC_4 Logic Functioning bit
 (40 8)  (208 184)  (208 184)  LC_4 Logic Functioning bit
 (41 8)  (209 184)  (209 184)  LC_4 Logic Functioning bit
 (42 8)  (210 184)  (210 184)  LC_4 Logic Functioning bit
 (43 8)  (211 184)  (211 184)  LC_4 Logic Functioning bit
 (16 9)  (184 185)  (184 185)  routing T_4_11.sp4_v_b_24 <X> T_4_11.lc_trk_g2_0
 (17 9)  (185 185)  (185 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (189 185)  (189 185)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g2_3
 (22 9)  (190 185)  (190 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (191 185)  (191 185)  routing T_4_11.sp4_h_l_15 <X> T_4_11.lc_trk_g2_2
 (24 9)  (192 185)  (192 185)  routing T_4_11.sp4_h_l_15 <X> T_4_11.lc_trk_g2_2
 (25 9)  (193 185)  (193 185)  routing T_4_11.sp4_h_l_15 <X> T_4_11.lc_trk_g2_2
 (26 9)  (194 185)  (194 185)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 185)  (195 185)  routing T_4_11.lc_trk_g1_7 <X> T_4_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 185)  (197 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 185)  (199 185)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 185)  (200 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (202 185)  (202 185)  routing T_4_11.lc_trk_g1_1 <X> T_4_11.input_2_4
 (36 9)  (204 185)  (204 185)  LC_4 Logic Functioning bit
 (37 9)  (205 185)  (205 185)  LC_4 Logic Functioning bit
 (38 9)  (206 185)  (206 185)  LC_4 Logic Functioning bit
 (39 9)  (207 185)  (207 185)  LC_4 Logic Functioning bit
 (40 9)  (208 185)  (208 185)  LC_4 Logic Functioning bit
 (41 9)  (209 185)  (209 185)  LC_4 Logic Functioning bit
 (42 9)  (210 185)  (210 185)  LC_4 Logic Functioning bit
 (8 10)  (176 186)  (176 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42
 (9 10)  (177 186)  (177 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42
 (10 10)  (178 186)  (178 186)  routing T_4_11.sp4_v_t_36 <X> T_4_11.sp4_h_l_42
 (12 10)  (180 186)  (180 186)  routing T_4_11.sp4_v_t_45 <X> T_4_11.sp4_h_l_45
 (14 10)  (182 186)  (182 186)  routing T_4_11.sp4_h_r_36 <X> T_4_11.lc_trk_g2_4
 (15 10)  (183 186)  (183 186)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g2_5
 (16 10)  (184 186)  (184 186)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g2_5
 (17 10)  (185 186)  (185 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (28 10)  (196 186)  (196 186)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 186)  (197 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 186)  (199 186)  routing T_4_11.lc_trk_g2_4 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 186)  (200 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 186)  (201 186)  routing T_4_11.lc_trk_g2_4 <X> T_4_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 186)  (204 186)  LC_5 Logic Functioning bit
 (37 10)  (205 186)  (205 186)  LC_5 Logic Functioning bit
 (38 10)  (206 186)  (206 186)  LC_5 Logic Functioning bit
 (39 10)  (207 186)  (207 186)  LC_5 Logic Functioning bit
 (40 10)  (208 186)  (208 186)  LC_5 Logic Functioning bit
 (41 10)  (209 186)  (209 186)  LC_5 Logic Functioning bit
 (42 10)  (210 186)  (210 186)  LC_5 Logic Functioning bit
 (43 10)  (211 186)  (211 186)  LC_5 Logic Functioning bit
 (47 10)  (215 186)  (215 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (218 186)  (218 186)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (179 187)  (179 187)  routing T_4_11.sp4_v_t_45 <X> T_4_11.sp4_h_l_45
 (15 11)  (183 187)  (183 187)  routing T_4_11.sp4_h_r_36 <X> T_4_11.lc_trk_g2_4
 (16 11)  (184 187)  (184 187)  routing T_4_11.sp4_h_r_36 <X> T_4_11.lc_trk_g2_4
 (17 11)  (185 187)  (185 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (186 187)  (186 187)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g2_5
 (26 11)  (194 187)  (194 187)  routing T_4_11.lc_trk_g0_3 <X> T_4_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 187)  (197 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 187)  (198 187)  routing T_4_11.lc_trk_g2_2 <X> T_4_11.wire_logic_cluster/lc_5/in_1
 (36 11)  (204 187)  (204 187)  LC_5 Logic Functioning bit
 (37 11)  (205 187)  (205 187)  LC_5 Logic Functioning bit
 (39 11)  (207 187)  (207 187)  LC_5 Logic Functioning bit
 (40 11)  (208 187)  (208 187)  LC_5 Logic Functioning bit
 (41 11)  (209 187)  (209 187)  LC_5 Logic Functioning bit
 (42 11)  (210 187)  (210 187)  LC_5 Logic Functioning bit
 (43 11)  (211 187)  (211 187)  LC_5 Logic Functioning bit
 (3 12)  (171 188)  (171 188)  routing T_4_11.sp12_v_t_22 <X> T_4_11.sp12_h_r_1
 (22 12)  (190 188)  (190 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (191 188)  (191 188)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g3_3
 (24 12)  (192 188)  (192 188)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g3_3
 (26 12)  (194 188)  (194 188)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (196 188)  (196 188)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 188)  (197 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 188)  (199 188)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 188)  (200 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (21 13)  (189 189)  (189 189)  routing T_4_11.sp4_h_r_27 <X> T_4_11.lc_trk_g3_3
 (27 13)  (195 189)  (195 189)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 189)  (196 189)  routing T_4_11.lc_trk_g3_5 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 189)  (197 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 189)  (198 189)  routing T_4_11.lc_trk_g2_3 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 189)  (199 189)  routing T_4_11.lc_trk_g0_7 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 189)  (200 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (202 189)  (202 189)  routing T_4_11.lc_trk_g1_1 <X> T_4_11.input_2_6
 (42 13)  (210 189)  (210 189)  LC_6 Logic Functioning bit
 (46 13)  (214 189)  (214 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (5 14)  (173 190)  (173 190)  routing T_4_11.sp4_v_t_44 <X> T_4_11.sp4_h_l_44
 (15 14)  (183 190)  (183 190)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g3_5
 (16 14)  (184 190)  (184 190)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g3_5
 (17 14)  (185 190)  (185 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (6 15)  (174 191)  (174 191)  routing T_4_11.sp4_v_t_44 <X> T_4_11.sp4_h_l_44
 (18 15)  (186 191)  (186 191)  routing T_4_11.sp4_h_l_16 <X> T_4_11.lc_trk_g3_5


LogicTile_5_11

 (26 0)  (248 176)  (248 176)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (250 176)  (250 176)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 176)  (251 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 176)  (253 176)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 176)  (254 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 176)  (255 176)  routing T_5_11.lc_trk_g2_5 <X> T_5_11.wire_logic_cluster/lc_0/in_3
 (22 1)  (244 177)  (244 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (247 177)  (247 177)  routing T_5_11.sp4_r_v_b_33 <X> T_5_11.lc_trk_g0_2
 (29 1)  (251 177)  (251 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 177)  (252 177)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 177)  (254 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (257 177)  (257 177)  routing T_5_11.lc_trk_g0_2 <X> T_5_11.input_2_0
 (37 1)  (259 177)  (259 177)  LC_0 Logic Functioning bit
 (48 1)  (270 177)  (270 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (3 2)  (225 178)  (225 178)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_h_l_23
 (8 2)  (230 178)  (230 178)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_36
 (9 2)  (231 178)  (231 178)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_36
 (10 2)  (232 178)  (232 178)  routing T_5_11.sp4_v_t_42 <X> T_5_11.sp4_h_l_36
 (15 2)  (237 178)  (237 178)  routing T_5_11.sp4_v_b_21 <X> T_5_11.lc_trk_g0_5
 (16 2)  (238 178)  (238 178)  routing T_5_11.sp4_v_b_21 <X> T_5_11.lc_trk_g0_5
 (17 2)  (239 178)  (239 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (248 178)  (248 178)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 178)  (249 178)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 178)  (250 178)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 178)  (251 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 178)  (254 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 178)  (255 178)  routing T_5_11.lc_trk_g3_1 <X> T_5_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 178)  (256 178)  routing T_5_11.lc_trk_g3_1 <X> T_5_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 178)  (258 178)  LC_1 Logic Functioning bit
 (37 2)  (259 178)  (259 178)  LC_1 Logic Functioning bit
 (38 2)  (260 178)  (260 178)  LC_1 Logic Functioning bit
 (39 2)  (261 178)  (261 178)  LC_1 Logic Functioning bit
 (40 2)  (262 178)  (262 178)  LC_1 Logic Functioning bit
 (41 2)  (263 178)  (263 178)  LC_1 Logic Functioning bit
 (42 2)  (264 178)  (264 178)  LC_1 Logic Functioning bit
 (43 2)  (265 178)  (265 178)  LC_1 Logic Functioning bit
 (53 2)  (275 178)  (275 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (3 3)  (225 179)  (225 179)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_h_l_23
 (8 3)  (230 179)  (230 179)  routing T_5_11.sp4_v_b_10 <X> T_5_11.sp4_v_t_36
 (10 3)  (232 179)  (232 179)  routing T_5_11.sp4_v_b_10 <X> T_5_11.sp4_v_t_36
 (14 3)  (236 179)  (236 179)  routing T_5_11.sp4_h_r_4 <X> T_5_11.lc_trk_g0_4
 (15 3)  (237 179)  (237 179)  routing T_5_11.sp4_h_r_4 <X> T_5_11.lc_trk_g0_4
 (16 3)  (238 179)  (238 179)  routing T_5_11.sp4_h_r_4 <X> T_5_11.lc_trk_g0_4
 (17 3)  (239 179)  (239 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (249 179)  (249 179)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 179)  (250 179)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 179)  (251 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 179)  (252 179)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (254 179)  (254 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (255 179)  (255 179)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.input_2_1
 (34 3)  (256 179)  (256 179)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.input_2_1
 (35 3)  (257 179)  (257 179)  routing T_5_11.lc_trk_g3_2 <X> T_5_11.input_2_1
 (36 3)  (258 179)  (258 179)  LC_1 Logic Functioning bit
 (37 3)  (259 179)  (259 179)  LC_1 Logic Functioning bit
 (39 3)  (261 179)  (261 179)  LC_1 Logic Functioning bit
 (40 3)  (262 179)  (262 179)  LC_1 Logic Functioning bit
 (41 3)  (263 179)  (263 179)  LC_1 Logic Functioning bit
 (42 3)  (264 179)  (264 179)  LC_1 Logic Functioning bit
 (43 3)  (265 179)  (265 179)  LC_1 Logic Functioning bit
 (29 4)  (251 180)  (251 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 180)  (252 180)  routing T_5_11.lc_trk_g0_5 <X> T_5_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 180)  (253 180)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 180)  (254 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 180)  (255 180)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 180)  (256 180)  routing T_5_11.lc_trk_g3_4 <X> T_5_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (259 180)  (259 180)  LC_2 Logic Functioning bit
 (39 4)  (261 180)  (261 180)  LC_2 Logic Functioning bit
 (40 4)  (262 180)  (262 180)  LC_2 Logic Functioning bit
 (42 4)  (264 180)  (264 180)  LC_2 Logic Functioning bit
 (53 4)  (275 180)  (275 180)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (248 181)  (248 181)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 181)  (249 181)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 181)  (250 181)  routing T_5_11.lc_trk_g3_3 <X> T_5_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 181)  (251 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 181)  (254 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (255 181)  (255 181)  routing T_5_11.lc_trk_g2_0 <X> T_5_11.input_2_2
 (37 5)  (259 181)  (259 181)  LC_2 Logic Functioning bit
 (40 5)  (262 181)  (262 181)  LC_2 Logic Functioning bit
 (42 5)  (264 181)  (264 181)  LC_2 Logic Functioning bit
 (43 5)  (265 181)  (265 181)  LC_2 Logic Functioning bit
 (3 6)  (225 182)  (225 182)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_v_t_23
 (29 6)  (251 182)  (251 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 182)  (253 182)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 182)  (254 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 182)  (255 182)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_3
 (3 7)  (225 183)  (225 183)  routing T_5_11.sp12_h_r_0 <X> T_5_11.sp12_v_t_23
 (26 7)  (248 183)  (248 183)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 183)  (250 183)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 183)  (251 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 183)  (252 183)  routing T_5_11.lc_trk_g0_2 <X> T_5_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 183)  (253 183)  routing T_5_11.lc_trk_g2_6 <X> T_5_11.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 183)  (258 183)  LC_3 Logic Functioning bit
 (38 7)  (260 183)  (260 183)  LC_3 Logic Functioning bit
 (14 8)  (236 184)  (236 184)  routing T_5_11.sp4_v_b_24 <X> T_5_11.lc_trk_g2_0
 (22 8)  (244 184)  (244 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (248 184)  (248 184)  routing T_5_11.lc_trk_g3_7 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (28 8)  (250 184)  (250 184)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 184)  (251 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 184)  (253 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 184)  (254 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 184)  (255 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 184)  (256 184)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 184)  (257 184)  routing T_5_11.lc_trk_g0_4 <X> T_5_11.input_2_4
 (39 8)  (261 184)  (261 184)  LC_4 Logic Functioning bit
 (46 8)  (268 184)  (268 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (238 185)  (238 185)  routing T_5_11.sp4_v_b_24 <X> T_5_11.lc_trk_g2_0
 (17 9)  (239 185)  (239 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (243 185)  (243 185)  routing T_5_11.sp4_r_v_b_35 <X> T_5_11.lc_trk_g2_3
 (26 9)  (248 185)  (248 185)  routing T_5_11.lc_trk_g3_7 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 185)  (249 185)  routing T_5_11.lc_trk_g3_7 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 185)  (250 185)  routing T_5_11.lc_trk_g3_7 <X> T_5_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 185)  (251 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 185)  (252 185)  routing T_5_11.lc_trk_g2_3 <X> T_5_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 185)  (253 185)  routing T_5_11.lc_trk_g3_6 <X> T_5_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 185)  (254 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (16 10)  (238 186)  (238 186)  routing T_5_11.sp4_v_b_37 <X> T_5_11.lc_trk_g2_5
 (17 10)  (239 186)  (239 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (240 186)  (240 186)  routing T_5_11.sp4_v_b_37 <X> T_5_11.lc_trk_g2_5
 (18 11)  (240 187)  (240 187)  routing T_5_11.sp4_v_b_37 <X> T_5_11.lc_trk_g2_5
 (22 11)  (244 187)  (244 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (246 187)  (246 187)  routing T_5_11.tnl_op_6 <X> T_5_11.lc_trk_g2_6
 (25 11)  (247 187)  (247 187)  routing T_5_11.tnl_op_6 <X> T_5_11.lc_trk_g2_6
 (15 12)  (237 188)  (237 188)  routing T_5_11.rgt_op_1 <X> T_5_11.lc_trk_g3_1
 (17 12)  (239 188)  (239 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 188)  (240 188)  routing T_5_11.rgt_op_1 <X> T_5_11.lc_trk_g3_1
 (21 12)  (243 188)  (243 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (22 12)  (244 188)  (244 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (245 188)  (245 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (24 12)  (246 188)  (246 188)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (21 13)  (243 189)  (243 189)  routing T_5_11.sp4_h_r_43 <X> T_5_11.lc_trk_g3_3
 (22 13)  (244 189)  (244 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (245 189)  (245 189)  routing T_5_11.sp4_h_l_15 <X> T_5_11.lc_trk_g3_2
 (24 13)  (246 189)  (246 189)  routing T_5_11.sp4_h_l_15 <X> T_5_11.lc_trk_g3_2
 (25 13)  (247 189)  (247 189)  routing T_5_11.sp4_h_l_15 <X> T_5_11.lc_trk_g3_2
 (22 14)  (244 190)  (244 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (17 15)  (239 191)  (239 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (243 191)  (243 191)  routing T_5_11.sp4_r_v_b_47 <X> T_5_11.lc_trk_g3_7
 (22 15)  (244 191)  (244 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (245 191)  (245 191)  routing T_5_11.sp4_h_r_30 <X> T_5_11.lc_trk_g3_6
 (24 15)  (246 191)  (246 191)  routing T_5_11.sp4_h_r_30 <X> T_5_11.lc_trk_g3_6
 (25 15)  (247 191)  (247 191)  routing T_5_11.sp4_h_r_30 <X> T_5_11.lc_trk_g3_6


LogicTile_6_11

 (4 0)  (280 176)  (280 176)  routing T_6_11.sp4_h_l_43 <X> T_6_11.sp4_v_b_0
 (5 0)  (281 176)  (281 176)  routing T_6_11.sp4_v_b_6 <X> T_6_11.sp4_h_r_0
 (6 0)  (282 176)  (282 176)  routing T_6_11.sp4_h_l_43 <X> T_6_11.sp4_v_b_0
 (29 0)  (305 176)  (305 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 176)  (306 176)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 176)  (308 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 176)  (309 176)  routing T_6_11.lc_trk_g2_1 <X> T_6_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 176)  (312 176)  LC_0 Logic Functioning bit
 (46 0)  (322 176)  (322 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (280 177)  (280 177)  routing T_6_11.sp4_v_b_6 <X> T_6_11.sp4_h_r_0
 (5 1)  (281 177)  (281 177)  routing T_6_11.sp4_h_l_43 <X> T_6_11.sp4_v_b_0
 (6 1)  (282 177)  (282 177)  routing T_6_11.sp4_v_b_6 <X> T_6_11.sp4_h_r_0
 (26 1)  (302 177)  (302 177)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 177)  (303 177)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 177)  (304 177)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 177)  (305 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 177)  (306 177)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 177)  (308 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (310 177)  (310 177)  routing T_6_11.lc_trk_g1_1 <X> T_6_11.input_2_0
 (36 1)  (312 177)  (312 177)  LC_0 Logic Functioning bit
 (37 1)  (313 177)  (313 177)  LC_0 Logic Functioning bit
 (38 1)  (314 177)  (314 177)  LC_0 Logic Functioning bit
 (41 1)  (317 177)  (317 177)  LC_0 Logic Functioning bit
 (43 1)  (319 177)  (319 177)  LC_0 Logic Functioning bit
 (15 2)  (291 178)  (291 178)  routing T_6_11.sp4_h_r_13 <X> T_6_11.lc_trk_g0_5
 (16 2)  (292 178)  (292 178)  routing T_6_11.sp4_h_r_13 <X> T_6_11.lc_trk_g0_5
 (17 2)  (293 178)  (293 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (294 178)  (294 178)  routing T_6_11.sp4_h_r_13 <X> T_6_11.lc_trk_g0_5
 (21 2)  (297 178)  (297 178)  routing T_6_11.bnr_op_7 <X> T_6_11.lc_trk_g0_7
 (22 2)  (298 178)  (298 178)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (303 178)  (303 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 178)  (304 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 178)  (305 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 178)  (306 178)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (307 178)  (307 178)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 178)  (308 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 178)  (309 178)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 178)  (311 178)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.input_2_1
 (48 2)  (324 178)  (324 178)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (297 179)  (297 179)  routing T_6_11.bnr_op_7 <X> T_6_11.lc_trk_g0_7
 (27 3)  (303 179)  (303 179)  routing T_6_11.lc_trk_g3_0 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 179)  (304 179)  routing T_6_11.lc_trk_g3_0 <X> T_6_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 179)  (305 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 179)  (307 179)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 179)  (308 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (310 179)  (310 179)  routing T_6_11.lc_trk_g1_4 <X> T_6_11.input_2_1
 (37 3)  (313 179)  (313 179)  LC_1 Logic Functioning bit
 (8 4)  (284 180)  (284 180)  routing T_6_11.sp4_v_b_10 <X> T_6_11.sp4_h_r_4
 (9 4)  (285 180)  (285 180)  routing T_6_11.sp4_v_b_10 <X> T_6_11.sp4_h_r_4
 (10 4)  (286 180)  (286 180)  routing T_6_11.sp4_v_b_10 <X> T_6_11.sp4_h_r_4
 (17 4)  (293 180)  (293 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (303 180)  (303 180)  routing T_6_11.lc_trk_g3_0 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 180)  (304 180)  routing T_6_11.lc_trk_g3_0 <X> T_6_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 180)  (305 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 180)  (307 180)  routing T_6_11.lc_trk_g3_4 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 180)  (308 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 180)  (309 180)  routing T_6_11.lc_trk_g3_4 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 180)  (310 180)  routing T_6_11.lc_trk_g3_4 <X> T_6_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 180)  (311 180)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.input_2_2
 (36 4)  (312 180)  (312 180)  LC_2 Logic Functioning bit
 (37 4)  (313 180)  (313 180)  LC_2 Logic Functioning bit
 (38 4)  (314 180)  (314 180)  LC_2 Logic Functioning bit
 (39 4)  (315 180)  (315 180)  LC_2 Logic Functioning bit
 (40 4)  (316 180)  (316 180)  LC_2 Logic Functioning bit
 (42 4)  (318 180)  (318 180)  LC_2 Logic Functioning bit
 (43 4)  (319 180)  (319 180)  LC_2 Logic Functioning bit
 (22 5)  (298 181)  (298 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (300 181)  (300 181)  routing T_6_11.top_op_2 <X> T_6_11.lc_trk_g1_2
 (25 5)  (301 181)  (301 181)  routing T_6_11.top_op_2 <X> T_6_11.lc_trk_g1_2
 (27 5)  (303 181)  (303 181)  routing T_6_11.lc_trk_g3_1 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 181)  (304 181)  routing T_6_11.lc_trk_g3_1 <X> T_6_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 181)  (305 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (308 181)  (308 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (309 181)  (309 181)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.input_2_2
 (34 5)  (310 181)  (310 181)  routing T_6_11.lc_trk_g3_5 <X> T_6_11.input_2_2
 (36 5)  (312 181)  (312 181)  LC_2 Logic Functioning bit
 (37 5)  (313 181)  (313 181)  LC_2 Logic Functioning bit
 (38 5)  (314 181)  (314 181)  LC_2 Logic Functioning bit
 (39 5)  (315 181)  (315 181)  LC_2 Logic Functioning bit
 (40 5)  (316 181)  (316 181)  LC_2 Logic Functioning bit
 (41 5)  (317 181)  (317 181)  LC_2 Logic Functioning bit
 (42 5)  (318 181)  (318 181)  LC_2 Logic Functioning bit
 (43 5)  (319 181)  (319 181)  LC_2 Logic Functioning bit
 (28 6)  (304 182)  (304 182)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 182)  (305 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 182)  (306 182)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 182)  (308 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 182)  (309 182)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 182)  (310 182)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (316 182)  (316 182)  LC_3 Logic Functioning bit
 (41 6)  (317 182)  (317 182)  LC_3 Logic Functioning bit
 (42 6)  (318 182)  (318 182)  LC_3 Logic Functioning bit
 (43 6)  (319 182)  (319 182)  LC_3 Logic Functioning bit
 (50 6)  (326 182)  (326 182)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (281 183)  (281 183)  routing T_6_11.sp4_h_l_38 <X> T_6_11.sp4_v_t_38
 (17 7)  (293 183)  (293 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (26 7)  (302 183)  (302 183)  routing T_6_11.lc_trk_g1_2 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 183)  (303 183)  routing T_6_11.lc_trk_g1_2 <X> T_6_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 183)  (305 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 183)  (306 183)  routing T_6_11.lc_trk_g2_6 <X> T_6_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 183)  (307 183)  routing T_6_11.lc_trk_g3_3 <X> T_6_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (316 183)  (316 183)  LC_3 Logic Functioning bit
 (42 7)  (318 183)  (318 183)  LC_3 Logic Functioning bit
 (43 7)  (319 183)  (319 183)  LC_3 Logic Functioning bit
 (17 8)  (293 184)  (293 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 184)  (294 184)  routing T_6_11.wire_logic_cluster/lc_1/out <X> T_6_11.lc_trk_g2_1
 (26 8)  (302 184)  (302 184)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 184)  (305 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 184)  (306 184)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 184)  (307 184)  routing T_6_11.lc_trk_g0_5 <X> T_6_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 184)  (308 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (313 184)  (313 184)  LC_4 Logic Functioning bit
 (40 8)  (316 184)  (316 184)  LC_4 Logic Functioning bit
 (42 8)  (318 184)  (318 184)  LC_4 Logic Functioning bit
 (50 8)  (326 184)  (326 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (302 185)  (302 185)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 185)  (303 185)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 185)  (304 185)  routing T_6_11.lc_trk_g3_7 <X> T_6_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 185)  (305 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 185)  (306 185)  routing T_6_11.lc_trk_g0_7 <X> T_6_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (312 185)  (312 185)  LC_4 Logic Functioning bit
 (37 9)  (313 185)  (313 185)  LC_4 Logic Functioning bit
 (39 9)  (315 185)  (315 185)  LC_4 Logic Functioning bit
 (40 9)  (316 185)  (316 185)  LC_4 Logic Functioning bit
 (42 9)  (318 185)  (318 185)  LC_4 Logic Functioning bit
 (43 9)  (319 185)  (319 185)  LC_4 Logic Functioning bit
 (25 10)  (301 186)  (301 186)  routing T_6_11.sp4_v_b_38 <X> T_6_11.lc_trk_g2_6
 (22 11)  (298 187)  (298 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 187)  (299 187)  routing T_6_11.sp4_v_b_38 <X> T_6_11.lc_trk_g2_6
 (25 11)  (301 187)  (301 187)  routing T_6_11.sp4_v_b_38 <X> T_6_11.lc_trk_g2_6
 (8 12)  (284 188)  (284 188)  routing T_6_11.sp4_h_l_39 <X> T_6_11.sp4_h_r_10
 (10 12)  (286 188)  (286 188)  routing T_6_11.sp4_h_l_39 <X> T_6_11.sp4_h_r_10
 (14 12)  (290 188)  (290 188)  routing T_6_11.sp4_h_l_21 <X> T_6_11.lc_trk_g3_0
 (15 12)  (291 188)  (291 188)  routing T_6_11.sp4_h_r_41 <X> T_6_11.lc_trk_g3_1
 (16 12)  (292 188)  (292 188)  routing T_6_11.sp4_h_r_41 <X> T_6_11.lc_trk_g3_1
 (17 12)  (293 188)  (293 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (294 188)  (294 188)  routing T_6_11.sp4_h_r_41 <X> T_6_11.lc_trk_g3_1
 (21 12)  (297 188)  (297 188)  routing T_6_11.sp4_h_r_35 <X> T_6_11.lc_trk_g3_3
 (22 12)  (298 188)  (298 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (299 188)  (299 188)  routing T_6_11.sp4_h_r_35 <X> T_6_11.lc_trk_g3_3
 (24 12)  (300 188)  (300 188)  routing T_6_11.sp4_h_r_35 <X> T_6_11.lc_trk_g3_3
 (15 13)  (291 189)  (291 189)  routing T_6_11.sp4_h_l_21 <X> T_6_11.lc_trk_g3_0
 (16 13)  (292 189)  (292 189)  routing T_6_11.sp4_h_l_21 <X> T_6_11.lc_trk_g3_0
 (17 13)  (293 189)  (293 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (294 189)  (294 189)  routing T_6_11.sp4_h_r_41 <X> T_6_11.lc_trk_g3_1
 (5 14)  (281 190)  (281 190)  routing T_6_11.sp4_v_t_44 <X> T_6_11.sp4_h_l_44
 (16 14)  (292 190)  (292 190)  routing T_6_11.sp4_v_t_16 <X> T_6_11.lc_trk_g3_5
 (17 14)  (293 190)  (293 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (294 190)  (294 190)  routing T_6_11.sp4_v_t_16 <X> T_6_11.lc_trk_g3_5
 (22 14)  (298 190)  (298 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (6 15)  (282 191)  (282 191)  routing T_6_11.sp4_v_t_44 <X> T_6_11.sp4_h_l_44
 (14 15)  (290 191)  (290 191)  routing T_6_11.sp4_h_l_17 <X> T_6_11.lc_trk_g3_4
 (15 15)  (291 191)  (291 191)  routing T_6_11.sp4_h_l_17 <X> T_6_11.lc_trk_g3_4
 (16 15)  (292 191)  (292 191)  routing T_6_11.sp4_h_l_17 <X> T_6_11.lc_trk_g3_4
 (17 15)  (293 191)  (293 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_7_11

 (8 0)  (342 176)  (342 176)  routing T_7_11.sp4_h_l_40 <X> T_7_11.sp4_h_r_1
 (10 0)  (344 176)  (344 176)  routing T_7_11.sp4_h_l_40 <X> T_7_11.sp4_h_r_1
 (12 0)  (346 176)  (346 176)  routing T_7_11.sp4_v_t_39 <X> T_7_11.sp4_h_r_2
 (14 0)  (348 176)  (348 176)  routing T_7_11.sp4_h_l_5 <X> T_7_11.lc_trk_g0_0
 (27 0)  (361 176)  (361 176)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 176)  (362 176)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 176)  (363 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 176)  (366 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 176)  (367 176)  routing T_7_11.lc_trk_g2_1 <X> T_7_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 176)  (370 176)  LC_0 Logic Functioning bit
 (37 0)  (371 176)  (371 176)  LC_0 Logic Functioning bit
 (38 0)  (372 176)  (372 176)  LC_0 Logic Functioning bit
 (39 0)  (373 176)  (373 176)  LC_0 Logic Functioning bit
 (40 0)  (374 176)  (374 176)  LC_0 Logic Functioning bit
 (42 0)  (376 176)  (376 176)  LC_0 Logic Functioning bit
 (45 0)  (379 176)  (379 176)  LC_0 Logic Functioning bit
 (47 0)  (381 176)  (381 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (382 176)  (382 176)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (387 176)  (387 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (348 177)  (348 177)  routing T_7_11.sp4_h_l_5 <X> T_7_11.lc_trk_g0_0
 (15 1)  (349 177)  (349 177)  routing T_7_11.sp4_h_l_5 <X> T_7_11.lc_trk_g0_0
 (16 1)  (350 177)  (350 177)  routing T_7_11.sp4_h_l_5 <X> T_7_11.lc_trk_g0_0
 (17 1)  (351 177)  (351 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (360 177)  (360 177)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 177)  (361 177)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 177)  (363 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 177)  (364 177)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (371 177)  (371 177)  LC_0 Logic Functioning bit
 (39 1)  (373 177)  (373 177)  LC_0 Logic Functioning bit
 (44 1)  (378 177)  (378 177)  LC_0 Logic Functioning bit
 (51 1)  (385 177)  (385 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (335 178)  (335 178)  routing T_7_11.glb_netwk_4 <X> T_7_11.wire_logic_cluster/lc_7/clk
 (2 2)  (336 178)  (336 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (348 178)  (348 178)  routing T_7_11.sp12_h_l_3 <X> T_7_11.lc_trk_g0_4
 (21 2)  (355 178)  (355 178)  routing T_7_11.sp4_h_l_2 <X> T_7_11.lc_trk_g0_7
 (22 2)  (356 178)  (356 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (357 178)  (357 178)  routing T_7_11.sp4_h_l_2 <X> T_7_11.lc_trk_g0_7
 (24 2)  (358 178)  (358 178)  routing T_7_11.sp4_h_l_2 <X> T_7_11.lc_trk_g0_7
 (26 2)  (360 178)  (360 178)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (361 178)  (361 178)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 178)  (362 178)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 178)  (363 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 178)  (364 178)  routing T_7_11.lc_trk_g3_5 <X> T_7_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 178)  (366 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 178)  (368 178)  routing T_7_11.lc_trk_g1_1 <X> T_7_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 178)  (369 178)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.input_2_1
 (36 2)  (370 178)  (370 178)  LC_1 Logic Functioning bit
 (38 2)  (372 178)  (372 178)  LC_1 Logic Functioning bit
 (39 2)  (373 178)  (373 178)  LC_1 Logic Functioning bit
 (40 2)  (374 178)  (374 178)  LC_1 Logic Functioning bit
 (41 2)  (375 178)  (375 178)  LC_1 Logic Functioning bit
 (42 2)  (376 178)  (376 178)  LC_1 Logic Functioning bit
 (43 2)  (377 178)  (377 178)  LC_1 Logic Functioning bit
 (52 2)  (386 178)  (386 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (339 179)  (339 179)  routing T_7_11.sp4_h_l_37 <X> T_7_11.sp4_v_t_37
 (8 3)  (342 179)  (342 179)  routing T_7_11.sp4_h_l_36 <X> T_7_11.sp4_v_t_36
 (14 3)  (348 179)  (348 179)  routing T_7_11.sp12_h_l_3 <X> T_7_11.lc_trk_g0_4
 (15 3)  (349 179)  (349 179)  routing T_7_11.sp12_h_l_3 <X> T_7_11.lc_trk_g0_4
 (17 3)  (351 179)  (351 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (361 179)  (361 179)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 179)  (362 179)  routing T_7_11.lc_trk_g3_4 <X> T_7_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 179)  (363 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 179)  (366 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (367 179)  (367 179)  routing T_7_11.lc_trk_g2_5 <X> T_7_11.input_2_1
 (38 3)  (372 179)  (372 179)  LC_1 Logic Functioning bit
 (41 3)  (375 179)  (375 179)  LC_1 Logic Functioning bit
 (43 3)  (377 179)  (377 179)  LC_1 Logic Functioning bit
 (0 4)  (334 180)  (334 180)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (1 4)  (335 180)  (335 180)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (11 4)  (345 180)  (345 180)  routing T_7_11.sp4_h_r_0 <X> T_7_11.sp4_v_b_5
 (15 4)  (349 180)  (349 180)  routing T_7_11.sp4_h_r_1 <X> T_7_11.lc_trk_g1_1
 (16 4)  (350 180)  (350 180)  routing T_7_11.sp4_h_r_1 <X> T_7_11.lc_trk_g1_1
 (17 4)  (351 180)  (351 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (355 180)  (355 180)  routing T_7_11.wire_logic_cluster/lc_3/out <X> T_7_11.lc_trk_g1_3
 (22 4)  (356 180)  (356 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (361 180)  (361 180)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 180)  (362 180)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 180)  (363 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 180)  (366 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 180)  (368 180)  routing T_7_11.lc_trk_g1_0 <X> T_7_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 180)  (370 180)  LC_2 Logic Functioning bit
 (37 4)  (371 180)  (371 180)  LC_2 Logic Functioning bit
 (39 4)  (373 180)  (373 180)  LC_2 Logic Functioning bit
 (45 4)  (379 180)  (379 180)  LC_2 Logic Functioning bit
 (50 4)  (384 180)  (384 180)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (334 181)  (334 181)  routing T_7_11.glb_netwk_7 <X> T_7_11.wire_logic_cluster/lc_7/cen
 (8 5)  (342 181)  (342 181)  routing T_7_11.sp4_h_l_41 <X> T_7_11.sp4_v_b_4
 (9 5)  (343 181)  (343 181)  routing T_7_11.sp4_h_l_41 <X> T_7_11.sp4_v_b_4
 (15 5)  (349 181)  (349 181)  routing T_7_11.bot_op_0 <X> T_7_11.lc_trk_g1_0
 (17 5)  (351 181)  (351 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (352 181)  (352 181)  routing T_7_11.sp4_h_r_1 <X> T_7_11.lc_trk_g1_1
 (26 5)  (360 181)  (360 181)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 181)  (361 181)  routing T_7_11.lc_trk_g1_3 <X> T_7_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 181)  (363 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 181)  (364 181)  routing T_7_11.lc_trk_g3_2 <X> T_7_11.wire_logic_cluster/lc_2/in_1
 (37 5)  (371 181)  (371 181)  LC_2 Logic Functioning bit
 (48 5)  (382 181)  (382 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (385 181)  (385 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (349 182)  (349 182)  routing T_7_11.sp4_h_r_21 <X> T_7_11.lc_trk_g1_5
 (16 6)  (350 182)  (350 182)  routing T_7_11.sp4_h_r_21 <X> T_7_11.lc_trk_g1_5
 (17 6)  (351 182)  (351 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (352 182)  (352 182)  routing T_7_11.sp4_h_r_21 <X> T_7_11.lc_trk_g1_5
 (28 6)  (362 182)  (362 182)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 182)  (363 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 182)  (364 182)  routing T_7_11.lc_trk_g2_4 <X> T_7_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (365 182)  (365 182)  routing T_7_11.lc_trk_g0_4 <X> T_7_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 182)  (366 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (374 182)  (374 182)  LC_3 Logic Functioning bit
 (42 6)  (376 182)  (376 182)  LC_3 Logic Functioning bit
 (8 7)  (342 183)  (342 183)  routing T_7_11.sp4_h_r_10 <X> T_7_11.sp4_v_t_41
 (9 7)  (343 183)  (343 183)  routing T_7_11.sp4_h_r_10 <X> T_7_11.sp4_v_t_41
 (10 7)  (344 183)  (344 183)  routing T_7_11.sp4_h_r_10 <X> T_7_11.sp4_v_t_41
 (18 7)  (352 183)  (352 183)  routing T_7_11.sp4_h_r_21 <X> T_7_11.lc_trk_g1_5
 (40 7)  (374 183)  (374 183)  LC_3 Logic Functioning bit
 (42 7)  (376 183)  (376 183)  LC_3 Logic Functioning bit
 (13 8)  (347 184)  (347 184)  routing T_7_11.sp4_h_l_45 <X> T_7_11.sp4_v_b_8
 (17 8)  (351 184)  (351 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 184)  (352 184)  routing T_7_11.wire_logic_cluster/lc_1/out <X> T_7_11.lc_trk_g2_1
 (29 8)  (363 184)  (363 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 184)  (364 184)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 184)  (366 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 184)  (367 184)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 184)  (368 184)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 184)  (369 184)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.input_2_4
 (36 8)  (370 184)  (370 184)  LC_4 Logic Functioning bit
 (38 8)  (372 184)  (372 184)  LC_4 Logic Functioning bit
 (41 8)  (375 184)  (375 184)  LC_4 Logic Functioning bit
 (45 8)  (379 184)  (379 184)  LC_4 Logic Functioning bit
 (52 8)  (386 184)  (386 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (12 9)  (346 185)  (346 185)  routing T_7_11.sp4_h_l_45 <X> T_7_11.sp4_v_b_8
 (29 9)  (363 185)  (363 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 185)  (364 185)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (366 185)  (366 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (368 185)  (368 185)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.input_2_4
 (37 9)  (371 185)  (371 185)  LC_4 Logic Functioning bit
 (38 9)  (372 185)  (372 185)  LC_4 Logic Functioning bit
 (41 9)  (375 185)  (375 185)  LC_4 Logic Functioning bit
 (46 9)  (380 185)  (380 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (385 185)  (385 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (387 185)  (387 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (338 186)  (338 186)  routing T_7_11.sp4_v_b_10 <X> T_7_11.sp4_v_t_43
 (5 10)  (339 186)  (339 186)  routing T_7_11.sp4_v_b_6 <X> T_7_11.sp4_h_l_43
 (6 10)  (340 186)  (340 186)  routing T_7_11.sp4_v_b_10 <X> T_7_11.sp4_v_t_43
 (13 10)  (347 186)  (347 186)  routing T_7_11.sp4_h_r_8 <X> T_7_11.sp4_v_t_45
 (14 10)  (348 186)  (348 186)  routing T_7_11.wire_logic_cluster/lc_4/out <X> T_7_11.lc_trk_g2_4
 (16 10)  (350 186)  (350 186)  routing T_7_11.sp4_v_t_16 <X> T_7_11.lc_trk_g2_5
 (17 10)  (351 186)  (351 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (352 186)  (352 186)  routing T_7_11.sp4_v_t_16 <X> T_7_11.lc_trk_g2_5
 (29 10)  (363 186)  (363 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 186)  (365 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 186)  (366 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 186)  (368 186)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 186)  (369 186)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.input_2_5
 (36 10)  (370 186)  (370 186)  LC_5 Logic Functioning bit
 (38 10)  (372 186)  (372 186)  LC_5 Logic Functioning bit
 (42 10)  (376 186)  (376 186)  LC_5 Logic Functioning bit
 (43 10)  (377 186)  (377 186)  LC_5 Logic Functioning bit
 (45 10)  (379 186)  (379 186)  LC_5 Logic Functioning bit
 (51 10)  (385 186)  (385 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (10 11)  (344 187)  (344 187)  routing T_7_11.sp4_h_l_39 <X> T_7_11.sp4_v_t_42
 (12 11)  (346 187)  (346 187)  routing T_7_11.sp4_h_r_8 <X> T_7_11.sp4_v_t_45
 (17 11)  (351 187)  (351 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (361 187)  (361 187)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 187)  (362 187)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 187)  (363 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (366 187)  (366 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (369 187)  (369 187)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.input_2_5
 (42 11)  (376 187)  (376 187)  LC_5 Logic Functioning bit
 (43 11)  (377 187)  (377 187)  LC_5 Logic Functioning bit
 (8 12)  (342 188)  (342 188)  routing T_7_11.sp4_h_l_39 <X> T_7_11.sp4_h_r_10
 (10 12)  (344 188)  (344 188)  routing T_7_11.sp4_h_l_39 <X> T_7_11.sp4_h_r_10
 (14 12)  (348 188)  (348 188)  routing T_7_11.wire_logic_cluster/lc_0/out <X> T_7_11.lc_trk_g3_0
 (25 12)  (359 188)  (359 188)  routing T_7_11.sp4_v_b_26 <X> T_7_11.lc_trk_g3_2
 (29 12)  (363 188)  (363 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 188)  (364 188)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 188)  (366 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 188)  (367 188)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (368 188)  (368 188)  routing T_7_11.lc_trk_g3_0 <X> T_7_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 188)  (369 188)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.input_2_6
 (36 12)  (370 188)  (370 188)  LC_6 Logic Functioning bit
 (38 12)  (372 188)  (372 188)  LC_6 Logic Functioning bit
 (41 12)  (375 188)  (375 188)  LC_6 Logic Functioning bit
 (45 12)  (379 188)  (379 188)  LC_6 Logic Functioning bit
 (46 12)  (380 188)  (380 188)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (385 188)  (385 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (351 189)  (351 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (356 189)  (356 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (357 189)  (357 189)  routing T_7_11.sp4_v_b_26 <X> T_7_11.lc_trk_g3_2
 (29 13)  (363 189)  (363 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 189)  (364 189)  routing T_7_11.lc_trk_g0_7 <X> T_7_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (366 189)  (366 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (368 189)  (368 189)  routing T_7_11.lc_trk_g1_5 <X> T_7_11.input_2_6
 (37 13)  (371 189)  (371 189)  LC_6 Logic Functioning bit
 (38 13)  (372 189)  (372 189)  LC_6 Logic Functioning bit
 (41 13)  (375 189)  (375 189)  LC_6 Logic Functioning bit
 (0 14)  (334 190)  (334 190)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 190)  (335 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (348 190)  (348 190)  routing T_7_11.sp12_v_t_3 <X> T_7_11.lc_trk_g3_4
 (15 14)  (349 190)  (349 190)  routing T_7_11.sp4_h_l_16 <X> T_7_11.lc_trk_g3_5
 (16 14)  (350 190)  (350 190)  routing T_7_11.sp4_h_l_16 <X> T_7_11.lc_trk_g3_5
 (17 14)  (351 190)  (351 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (334 191)  (334 191)  routing T_7_11.glb_netwk_6 <X> T_7_11.wire_logic_cluster/lc_7/s_r
 (14 15)  (348 191)  (348 191)  routing T_7_11.sp12_v_t_3 <X> T_7_11.lc_trk_g3_4
 (15 15)  (349 191)  (349 191)  routing T_7_11.sp12_v_t_3 <X> T_7_11.lc_trk_g3_4
 (17 15)  (351 191)  (351 191)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (352 191)  (352 191)  routing T_7_11.sp4_h_l_16 <X> T_7_11.lc_trk_g3_5


LogicTile_8_11

 (22 0)  (410 176)  (410 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (412 176)  (412 176)  routing T_8_11.bot_op_3 <X> T_8_11.lc_trk_g0_3
 (26 0)  (414 176)  (414 176)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (417 176)  (417 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 176)  (420 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 176)  (421 176)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 176)  (422 176)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (425 176)  (425 176)  LC_0 Logic Functioning bit
 (38 0)  (426 176)  (426 176)  LC_0 Logic Functioning bit
 (39 0)  (427 176)  (427 176)  LC_0 Logic Functioning bit
 (41 0)  (429 176)  (429 176)  LC_0 Logic Functioning bit
 (8 1)  (396 177)  (396 177)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_b_1
 (22 1)  (410 177)  (410 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (411 177)  (411 177)  routing T_8_11.sp12_h_r_10 <X> T_8_11.lc_trk_g0_2
 (26 1)  (414 177)  (414 177)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (415 177)  (415 177)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 177)  (417 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 177)  (418 177)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 177)  (420 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (421 177)  (421 177)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input_2_0
 (34 1)  (422 177)  (422 177)  routing T_8_11.lc_trk_g3_1 <X> T_8_11.input_2_0
 (39 1)  (427 177)  (427 177)  LC_0 Logic Functioning bit
 (40 1)  (428 177)  (428 177)  LC_0 Logic Functioning bit
 (48 1)  (436 177)  (436 177)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (389 178)  (389 178)  routing T_8_11.glb_netwk_4 <X> T_8_11.wire_logic_cluster/lc_7/clk
 (2 2)  (390 178)  (390 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (392 178)  (392 178)  routing T_8_11.sp4_v_b_0 <X> T_8_11.sp4_v_t_37
 (14 2)  (402 178)  (402 178)  routing T_8_11.sp4_v_t_1 <X> T_8_11.lc_trk_g0_4
 (21 2)  (409 178)  (409 178)  routing T_8_11.sp4_h_l_2 <X> T_8_11.lc_trk_g0_7
 (22 2)  (410 178)  (410 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (411 178)  (411 178)  routing T_8_11.sp4_h_l_2 <X> T_8_11.lc_trk_g0_7
 (24 2)  (412 178)  (412 178)  routing T_8_11.sp4_h_l_2 <X> T_8_11.lc_trk_g0_7
 (36 2)  (424 178)  (424 178)  LC_1 Logic Functioning bit
 (38 2)  (426 178)  (426 178)  LC_1 Logic Functioning bit
 (41 2)  (429 178)  (429 178)  LC_1 Logic Functioning bit
 (43 2)  (431 178)  (431 178)  LC_1 Logic Functioning bit
 (45 2)  (433 178)  (433 178)  LC_1 Logic Functioning bit
 (14 3)  (402 179)  (402 179)  routing T_8_11.sp4_v_t_1 <X> T_8_11.lc_trk_g0_4
 (16 3)  (404 179)  (404 179)  routing T_8_11.sp4_v_t_1 <X> T_8_11.lc_trk_g0_4
 (17 3)  (405 179)  (405 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (415 179)  (415 179)  routing T_8_11.lc_trk_g1_0 <X> T_8_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 179)  (417 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (425 179)  (425 179)  LC_1 Logic Functioning bit
 (39 3)  (427 179)  (427 179)  LC_1 Logic Functioning bit
 (40 3)  (428 179)  (428 179)  LC_1 Logic Functioning bit
 (42 3)  (430 179)  (430 179)  LC_1 Logic Functioning bit
 (0 4)  (388 180)  (388 180)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.wire_logic_cluster/lc_7/cen
 (1 4)  (389 180)  (389 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (402 180)  (402 180)  routing T_8_11.sp4_v_b_8 <X> T_8_11.lc_trk_g1_0
 (26 4)  (414 180)  (414 180)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (417 180)  (417 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 180)  (420 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 180)  (421 180)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 180)  (422 180)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_2/in_3
 (35 4)  (423 180)  (423 180)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (1 5)  (389 181)  (389 181)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.wire_logic_cluster/lc_7/cen
 (14 5)  (402 181)  (402 181)  routing T_8_11.sp4_v_b_8 <X> T_8_11.lc_trk_g1_0
 (16 5)  (404 181)  (404 181)  routing T_8_11.sp4_v_b_8 <X> T_8_11.lc_trk_g1_0
 (17 5)  (405 181)  (405 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (29 5)  (417 181)  (417 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 181)  (418 181)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (420 181)  (420 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (422 181)  (422 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (35 5)  (423 181)  (423 181)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.input_2_2
 (40 5)  (428 181)  (428 181)  LC_2 Logic Functioning bit
 (41 5)  (429 181)  (429 181)  LC_2 Logic Functioning bit
 (21 6)  (409 182)  (409 182)  routing T_8_11.sp12_h_l_4 <X> T_8_11.lc_trk_g1_7
 (22 6)  (410 182)  (410 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (412 182)  (412 182)  routing T_8_11.sp12_h_l_4 <X> T_8_11.lc_trk_g1_7
 (29 6)  (417 182)  (417 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 182)  (418 182)  routing T_8_11.lc_trk_g0_4 <X> T_8_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (419 182)  (419 182)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 182)  (420 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 182)  (422 182)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (21 7)  (409 183)  (409 183)  routing T_8_11.sp12_h_l_4 <X> T_8_11.lc_trk_g1_7
 (27 7)  (415 183)  (415 183)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 183)  (416 183)  routing T_8_11.lc_trk_g3_0 <X> T_8_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 183)  (417 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 183)  (419 183)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 183)  (420 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (423 183)  (423 183)  routing T_8_11.lc_trk_g0_3 <X> T_8_11.input_2_3
 (43 7)  (431 183)  (431 183)  LC_3 Logic Functioning bit
 (14 8)  (402 184)  (402 184)  routing T_8_11.bnl_op_0 <X> T_8_11.lc_trk_g2_0
 (25 8)  (413 184)  (413 184)  routing T_8_11.sp4_v_b_26 <X> T_8_11.lc_trk_g2_2
 (29 8)  (417 184)  (417 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 184)  (418 184)  routing T_8_11.lc_trk_g0_7 <X> T_8_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 184)  (420 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 184)  (421 184)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (422 184)  (422 184)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 184)  (424 184)  LC_4 Logic Functioning bit
 (37 8)  (425 184)  (425 184)  LC_4 Logic Functioning bit
 (38 8)  (426 184)  (426 184)  LC_4 Logic Functioning bit
 (39 8)  (427 184)  (427 184)  LC_4 Logic Functioning bit
 (41 8)  (429 184)  (429 184)  LC_4 Logic Functioning bit
 (43 8)  (431 184)  (431 184)  LC_4 Logic Functioning bit
 (50 8)  (438 184)  (438 184)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (402 185)  (402 185)  routing T_8_11.bnl_op_0 <X> T_8_11.lc_trk_g2_0
 (17 9)  (405 185)  (405 185)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (410 185)  (410 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (411 185)  (411 185)  routing T_8_11.sp4_v_b_26 <X> T_8_11.lc_trk_g2_2
 (26 9)  (414 185)  (414 185)  routing T_8_11.lc_trk_g0_2 <X> T_8_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 185)  (417 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 185)  (418 185)  routing T_8_11.lc_trk_g0_7 <X> T_8_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (419 185)  (419 185)  routing T_8_11.lc_trk_g3_2 <X> T_8_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (424 185)  (424 185)  LC_4 Logic Functioning bit
 (37 9)  (425 185)  (425 185)  LC_4 Logic Functioning bit
 (38 9)  (426 185)  (426 185)  LC_4 Logic Functioning bit
 (39 9)  (427 185)  (427 185)  LC_4 Logic Functioning bit
 (41 9)  (429 185)  (429 185)  LC_4 Logic Functioning bit
 (42 9)  (430 185)  (430 185)  LC_4 Logic Functioning bit
 (43 9)  (431 185)  (431 185)  LC_4 Logic Functioning bit
 (26 10)  (414 186)  (414 186)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_5/in_0
 (28 10)  (416 186)  (416 186)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 186)  (417 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 186)  (418 186)  routing T_8_11.lc_trk_g2_4 <X> T_8_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (420 186)  (420 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 186)  (421 186)  routing T_8_11.lc_trk_g2_0 <X> T_8_11.wire_logic_cluster/lc_5/in_3
 (50 10)  (438 186)  (438 186)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (396 187)  (396 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (9 11)  (397 187)  (397 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (10 11)  (398 187)  (398 187)  routing T_8_11.sp4_h_r_1 <X> T_8_11.sp4_v_t_42
 (14 11)  (402 187)  (402 187)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g2_4
 (15 11)  (403 187)  (403 187)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g2_4
 (16 11)  (404 187)  (404 187)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g2_4
 (17 11)  (405 187)  (405 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (414 187)  (414 187)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (415 187)  (415 187)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 187)  (416 187)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 187)  (417 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (39 11)  (427 187)  (427 187)  LC_5 Logic Functioning bit
 (46 11)  (434 187)  (434 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (405 188)  (405 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (406 188)  (406 188)  routing T_8_11.wire_logic_cluster/lc_1/out <X> T_8_11.lc_trk_g3_1
 (26 12)  (414 188)  (414 188)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (415 188)  (415 188)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 188)  (416 188)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 188)  (417 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 188)  (418 188)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 188)  (419 188)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 188)  (420 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 188)  (421 188)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 188)  (422 188)  routing T_8_11.lc_trk_g3_4 <X> T_8_11.wire_logic_cluster/lc_6/in_3
 (43 12)  (431 188)  (431 188)  LC_6 Logic Functioning bit
 (47 12)  (435 188)  (435 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (403 189)  (403 189)  routing T_8_11.sp4_v_t_29 <X> T_8_11.lc_trk_g3_0
 (16 13)  (404 189)  (404 189)  routing T_8_11.sp4_v_t_29 <X> T_8_11.lc_trk_g3_0
 (17 13)  (405 189)  (405 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (410 189)  (410 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (411 189)  (411 189)  routing T_8_11.sp4_v_b_42 <X> T_8_11.lc_trk_g3_2
 (24 13)  (412 189)  (412 189)  routing T_8_11.sp4_v_b_42 <X> T_8_11.lc_trk_g3_2
 (26 13)  (414 189)  (414 189)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (415 189)  (415 189)  routing T_8_11.lc_trk_g1_7 <X> T_8_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 189)  (417 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 189)  (418 189)  routing T_8_11.lc_trk_g3_6 <X> T_8_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (420 189)  (420 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (421 189)  (421 189)  routing T_8_11.lc_trk_g2_0 <X> T_8_11.input_2_6
 (40 13)  (428 189)  (428 189)  LC_6 Logic Functioning bit
 (42 13)  (430 189)  (430 189)  LC_6 Logic Functioning bit
 (43 13)  (431 189)  (431 189)  LC_6 Logic Functioning bit
 (5 14)  (393 190)  (393 190)  routing T_8_11.sp4_v_b_9 <X> T_8_11.sp4_h_l_44
 (6 14)  (394 190)  (394 190)  routing T_8_11.sp4_h_l_41 <X> T_8_11.sp4_v_t_44
 (12 14)  (400 190)  (400 190)  routing T_8_11.sp4_v_b_11 <X> T_8_11.sp4_h_l_46
 (14 15)  (402 191)  (402 191)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g3_4
 (15 15)  (403 191)  (403 191)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g3_4
 (16 15)  (404 191)  (404 191)  routing T_8_11.sp4_h_l_17 <X> T_8_11.lc_trk_g3_4
 (17 15)  (405 191)  (405 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (410 191)  (410 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_9_11

 (28 0)  (470 176)  (470 176)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 176)  (471 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 176)  (472 176)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 176)  (474 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 176)  (475 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 176)  (476 176)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_0/in_3
 (46 0)  (488 176)  (488 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (464 177)  (464 177)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (465 177)  (465 177)  routing T_9_11.sp12_h_r_10 <X> T_9_11.lc_trk_g0_2
 (26 1)  (468 177)  (468 177)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 177)  (471 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (479 177)  (479 177)  LC_0 Logic Functioning bit
 (39 1)  (481 177)  (481 177)  LC_0 Logic Functioning bit
 (5 2)  (447 178)  (447 178)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_l_37
 (22 2)  (464 178)  (464 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (465 178)  (465 178)  routing T_9_11.sp12_h_r_23 <X> T_9_11.lc_trk_g0_7
 (26 2)  (468 178)  (468 178)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 178)  (469 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 178)  (470 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 178)  (471 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 178)  (472 178)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (474 178)  (474 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 178)  (475 178)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (476 178)  (476 178)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (4 3)  (446 179)  (446 179)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_l_37
 (6 3)  (448 179)  (448 179)  routing T_9_11.sp4_v_t_43 <X> T_9_11.sp4_h_l_37
 (21 3)  (463 179)  (463 179)  routing T_9_11.sp12_h_r_23 <X> T_9_11.lc_trk_g0_7
 (28 3)  (470 179)  (470 179)  routing T_9_11.lc_trk_g2_5 <X> T_9_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 179)  (471 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 179)  (472 179)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (473 179)  (473 179)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (478 179)  (478 179)  LC_1 Logic Functioning bit
 (38 3)  (480 179)  (480 179)  LC_1 Logic Functioning bit
 (28 4)  (470 180)  (470 180)  routing T_9_11.lc_trk_g2_1 <X> T_9_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 180)  (471 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 180)  (474 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 180)  (475 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 180)  (476 180)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_2/in_3
 (50 4)  (492 180)  (492 180)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (468 181)  (468 181)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 181)  (471 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (43 5)  (485 181)  (485 181)  LC_2 Logic Functioning bit
 (51 5)  (493 181)  (493 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (26 6)  (468 182)  (468 182)  routing T_9_11.lc_trk_g0_7 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (470 182)  (470 182)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 182)  (471 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (474 182)  (474 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 182)  (475 182)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 182)  (476 182)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (478 182)  (478 182)  LC_3 Logic Functioning bit
 (41 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (43 6)  (485 182)  (485 182)  LC_3 Logic Functioning bit
 (48 6)  (490 182)  (490 182)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (468 183)  (468 183)  routing T_9_11.lc_trk_g0_7 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 183)  (471 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 183)  (472 183)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 183)  (473 183)  routing T_9_11.lc_trk_g3_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 183)  (474 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (475 183)  (475 183)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.input_2_3
 (34 7)  (476 183)  (476 183)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.input_2_3
 (35 7)  (477 183)  (477 183)  routing T_9_11.lc_trk_g3_2 <X> T_9_11.input_2_3
 (37 7)  (479 183)  (479 183)  LC_3 Logic Functioning bit
 (41 7)  (483 183)  (483 183)  LC_3 Logic Functioning bit
 (43 7)  (485 183)  (485 183)  LC_3 Logic Functioning bit
 (5 8)  (447 184)  (447 184)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (15 8)  (457 184)  (457 184)  routing T_9_11.tnl_op_1 <X> T_9_11.lc_trk_g2_1
 (17 8)  (459 184)  (459 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (4 9)  (446 185)  (446 185)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (6 9)  (448 185)  (448 185)  routing T_9_11.sp4_v_b_0 <X> T_9_11.sp4_h_r_6
 (18 9)  (460 185)  (460 185)  routing T_9_11.tnl_op_1 <X> T_9_11.lc_trk_g2_1
 (15 10)  (457 186)  (457 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (16 10)  (458 186)  (458 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (17 10)  (459 186)  (459 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (460 186)  (460 186)  routing T_9_11.sp4_h_l_24 <X> T_9_11.lc_trk_g2_5
 (25 10)  (467 186)  (467 186)  routing T_9_11.sp12_v_b_6 <X> T_9_11.lc_trk_g2_6
 (22 11)  (464 187)  (464 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (466 187)  (466 187)  routing T_9_11.sp12_v_b_6 <X> T_9_11.lc_trk_g2_6
 (25 11)  (467 187)  (467 187)  routing T_9_11.sp12_v_b_6 <X> T_9_11.lc_trk_g2_6
 (14 12)  (456 188)  (456 188)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g3_0
 (22 12)  (464 188)  (464 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (467 188)  (467 188)  routing T_9_11.sp4_h_r_34 <X> T_9_11.lc_trk_g3_2
 (14 13)  (456 189)  (456 189)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g3_0
 (16 13)  (458 189)  (458 189)  routing T_9_11.sp4_v_t_21 <X> T_9_11.lc_trk_g3_0
 (17 13)  (459 189)  (459 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (463 189)  (463 189)  routing T_9_11.sp4_r_v_b_43 <X> T_9_11.lc_trk_g3_3
 (22 13)  (464 189)  (464 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (465 189)  (465 189)  routing T_9_11.sp4_h_r_34 <X> T_9_11.lc_trk_g3_2
 (24 13)  (466 189)  (466 189)  routing T_9_11.sp4_h_r_34 <X> T_9_11.lc_trk_g3_2
 (21 14)  (463 190)  (463 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (22 14)  (464 190)  (464 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (465 190)  (465 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (24 14)  (466 190)  (466 190)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7
 (21 15)  (463 191)  (463 191)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g3_7


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (12 2)  (508 178)  (508 178)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_39
 (11 3)  (507 179)  (507 179)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_39
 (10 4)  (506 180)  (506 180)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_r_4
 (8 5)  (504 181)  (504 181)  routing T_10_11.sp4_h_l_47 <X> T_10_11.sp4_v_b_4
 (9 5)  (505 181)  (505 181)  routing T_10_11.sp4_h_l_47 <X> T_10_11.sp4_v_b_4
 (10 5)  (506 181)  (506 181)  routing T_10_11.sp4_h_l_47 <X> T_10_11.sp4_v_b_4
 (12 6)  (508 182)  (508 182)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40
 (11 7)  (507 183)  (507 183)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40
 (13 7)  (509 183)  (509 183)  routing T_10_11.sp4_v_t_46 <X> T_10_11.sp4_h_l_40
 (10 8)  (506 184)  (506 184)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_r_7
 (12 10)  (508 186)  (508 186)  routing T_10_11.sp4_h_r_5 <X> T_10_11.sp4_h_l_45
 (13 11)  (509 187)  (509 187)  routing T_10_11.sp4_h_r_5 <X> T_10_11.sp4_h_l_45
 (8 13)  (504 189)  (504 189)  routing T_10_11.sp4_h_l_47 <X> T_10_11.sp4_v_b_10
 (9 13)  (505 189)  (505 189)  routing T_10_11.sp4_h_l_47 <X> T_10_11.sp4_v_b_10


LogicTile_11_11

 (11 0)  (549 176)  (549 176)  routing T_11_11.sp4_h_l_45 <X> T_11_11.sp4_v_b_2
 (13 0)  (551 176)  (551 176)  routing T_11_11.sp4_h_l_45 <X> T_11_11.sp4_v_b_2
 (15 0)  (553 176)  (553 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (16 0)  (554 176)  (554 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (17 0)  (555 176)  (555 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (556 176)  (556 176)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (22 0)  (560 176)  (560 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (561 176)  (561 176)  routing T_11_11.sp12_h_r_11 <X> T_11_11.lc_trk_g0_3
 (25 0)  (563 176)  (563 176)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (27 0)  (565 176)  (565 176)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 176)  (567 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (570 176)  (570 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 176)  (571 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (572 176)  (572 176)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (40 0)  (578 176)  (578 176)  LC_0 Logic Functioning bit
 (42 0)  (580 176)  (580 176)  LC_0 Logic Functioning bit
 (46 0)  (584 176)  (584 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (550 177)  (550 177)  routing T_11_11.sp4_h_l_45 <X> T_11_11.sp4_v_b_2
 (14 1)  (552 177)  (552 177)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g0_0
 (16 1)  (554 177)  (554 177)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g0_0
 (17 1)  (555 177)  (555 177)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (556 177)  (556 177)  routing T_11_11.sp4_h_l_4 <X> T_11_11.lc_trk_g0_1
 (22 1)  (560 177)  (560 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (561 177)  (561 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (24 1)  (562 177)  (562 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (25 1)  (563 177)  (563 177)  routing T_11_11.sp4_h_l_7 <X> T_11_11.lc_trk_g0_2
 (30 1)  (568 177)  (568 177)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (569 177)  (569 177)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (40 1)  (578 177)  (578 177)  LC_0 Logic Functioning bit
 (42 1)  (580 177)  (580 177)  LC_0 Logic Functioning bit
 (46 1)  (584 177)  (584 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (539 178)  (539 178)  routing T_11_11.glb_netwk_4 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (540 178)  (540 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (567 178)  (567 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (570 178)  (570 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (574 178)  (574 178)  LC_1 Logic Functioning bit
 (38 2)  (576 178)  (576 178)  LC_1 Logic Functioning bit
 (39 2)  (577 178)  (577 178)  LC_1 Logic Functioning bit
 (43 2)  (581 178)  (581 178)  LC_1 Logic Functioning bit
 (50 2)  (588 178)  (588 178)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (544 179)  (544 179)  routing T_11_11.sp4_h_r_0 <X> T_11_11.sp4_h_l_37
 (29 3)  (567 179)  (567 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (569 179)  (569 179)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (38 3)  (576 179)  (576 179)  LC_1 Logic Functioning bit
 (39 3)  (577 179)  (577 179)  LC_1 Logic Functioning bit
 (25 4)  (563 180)  (563 180)  routing T_11_11.sp4_v_b_2 <X> T_11_11.lc_trk_g1_2
 (26 4)  (564 180)  (564 180)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (567 180)  (567 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (569 180)  (569 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 180)  (570 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 180)  (571 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 180)  (572 180)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (574 180)  (574 180)  LC_2 Logic Functioning bit
 (45 4)  (583 180)  (583 180)  LC_2 Logic Functioning bit
 (47 4)  (585 180)  (585 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (588 180)  (588 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (552 181)  (552 181)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g1_0
 (16 5)  (554 181)  (554 181)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g1_0
 (17 5)  (555 181)  (555 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (560 181)  (560 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (561 181)  (561 181)  routing T_11_11.sp4_v_b_2 <X> T_11_11.lc_trk_g1_2
 (26 5)  (564 181)  (564 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 181)  (565 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 181)  (566 181)  routing T_11_11.lc_trk_g3_7 <X> T_11_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 181)  (567 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 181)  (568 181)  routing T_11_11.lc_trk_g0_3 <X> T_11_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (569 181)  (569 181)  routing T_11_11.lc_trk_g3_6 <X> T_11_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (574 181)  (574 181)  LC_2 Logic Functioning bit
 (37 5)  (575 181)  (575 181)  LC_2 Logic Functioning bit
 (38 5)  (576 181)  (576 181)  LC_2 Logic Functioning bit
 (41 5)  (579 181)  (579 181)  LC_2 Logic Functioning bit
 (43 5)  (581 181)  (581 181)  LC_2 Logic Functioning bit
 (47 5)  (585 181)  (585 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (586 181)  (586 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (589 181)  (589 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (39 6)  (577 182)  (577 182)  LC_3 Logic Functioning bit
 (40 6)  (578 182)  (578 182)  LC_3 Logic Functioning bit
 (26 7)  (564 183)  (564 183)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (565 183)  (565 183)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 183)  (566 183)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 183)  (567 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (570 183)  (570 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (572 183)  (572 183)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.input_2_3
 (35 7)  (573 183)  (573 183)  routing T_11_11.lc_trk_g1_2 <X> T_11_11.input_2_3
 (38 7)  (576 183)  (576 183)  LC_3 Logic Functioning bit
 (41 7)  (579 183)  (579 183)  LC_3 Logic Functioning bit
 (27 8)  (565 184)  (565 184)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 184)  (567 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (570 184)  (570 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 184)  (571 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 184)  (572 184)  routing T_11_11.lc_trk_g3_0 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (574 184)  (574 184)  LC_4 Logic Functioning bit
 (38 8)  (576 184)  (576 184)  LC_4 Logic Functioning bit
 (41 8)  (579 184)  (579 184)  LC_4 Logic Functioning bit
 (50 8)  (588 184)  (588 184)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (552 185)  (552 185)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g2_0
 (16 9)  (554 185)  (554 185)  routing T_11_11.sp12_v_b_16 <X> T_11_11.lc_trk_g2_0
 (17 9)  (555 185)  (555 185)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (566 185)  (566 185)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 185)  (567 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (574 185)  (574 185)  LC_4 Logic Functioning bit
 (39 9)  (577 185)  (577 185)  LC_4 Logic Functioning bit
 (40 9)  (578 185)  (578 185)  LC_4 Logic Functioning bit
 (6 10)  (544 186)  (544 186)  routing T_11_11.sp4_h_l_36 <X> T_11_11.sp4_v_t_43
 (12 11)  (550 187)  (550 187)  routing T_11_11.sp4_h_l_45 <X> T_11_11.sp4_v_t_45
 (14 12)  (552 188)  (552 188)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (25 12)  (563 188)  (563 188)  routing T_11_11.wire_logic_cluster/lc_2/out <X> T_11_11.lc_trk_g3_2
 (14 13)  (552 189)  (552 189)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (16 13)  (554 189)  (554 189)  routing T_11_11.sp4_v_t_21 <X> T_11_11.lc_trk_g3_0
 (17 13)  (555 189)  (555 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (560 189)  (560 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (559 190)  (559 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (22 14)  (560 190)  (560 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 190)  (561 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (24 14)  (562 190)  (562 190)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (21 15)  (559 191)  (559 191)  routing T_11_11.sp4_h_l_34 <X> T_11_11.lc_trk_g3_7
 (22 15)  (560 191)  (560 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (561 191)  (561 191)  routing T_11_11.sp4_h_r_30 <X> T_11_11.lc_trk_g3_6
 (24 15)  (562 191)  (562 191)  routing T_11_11.sp4_h_r_30 <X> T_11_11.lc_trk_g3_6
 (25 15)  (563 191)  (563 191)  routing T_11_11.sp4_h_r_30 <X> T_11_11.lc_trk_g3_6


LogicTile_12_11

 (12 7)  (604 183)  (604 183)  routing T_12_11.sp4_h_l_40 <X> T_12_11.sp4_v_t_40


IO_Tile_13_11

 (16 0)  (662 176)  (662 176)  IOB_0 IO Functioning bit
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (17 4)  (663 180)  (663 180)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0

 (16 10)  (662 186)  (662 186)  IOB_1 IO Functioning bit
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit
 (17 14)  (663 190)  (663 190)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_1_10

 (15 0)  (33 160)  (33 160)  routing T_1_10.bot_op_1 <X> T_1_10.lc_trk_g0_1
 (17 0)  (35 160)  (35 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (44 160)  (44 160)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 160)  (45 160)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 160)  (47 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 160)  (48 160)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 160)  (50 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 160)  (52 160)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (53 160)  (53 160)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.input_2_0
 (38 0)  (56 160)  (56 160)  LC_0 Logic Functioning bit
 (40 0)  (58 160)  (58 160)  LC_0 Logic Functioning bit
 (41 0)  (59 160)  (59 160)  LC_0 Logic Functioning bit
 (42 0)  (60 160)  (60 160)  LC_0 Logic Functioning bit
 (28 1)  (46 161)  (46 161)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 161)  (47 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 161)  (48 161)  routing T_1_10.lc_trk_g1_6 <X> T_1_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 161)  (50 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (55 161)  (55 161)  LC_0 Logic Functioning bit
 (38 1)  (56 161)  (56 161)  LC_0 Logic Functioning bit
 (39 1)  (57 161)  (57 161)  LC_0 Logic Functioning bit
 (40 1)  (58 161)  (58 161)  LC_0 Logic Functioning bit
 (41 1)  (59 161)  (59 161)  LC_0 Logic Functioning bit
 (42 1)  (60 161)  (60 161)  LC_0 Logic Functioning bit
 (1 2)  (19 162)  (19 162)  routing T_1_10.glb_netwk_4 <X> T_1_10.wire_logic_cluster/lc_7/clk
 (2 2)  (20 162)  (20 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (44 162)  (44 162)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 162)  (46 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 162)  (47 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 162)  (48 162)  routing T_1_10.lc_trk_g2_4 <X> T_1_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 162)  (49 162)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 162)  (50 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 162)  (52 162)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 162)  (54 162)  LC_1 Logic Functioning bit
 (37 2)  (55 162)  (55 162)  LC_1 Logic Functioning bit
 (38 2)  (56 162)  (56 162)  LC_1 Logic Functioning bit
 (39 2)  (57 162)  (57 162)  LC_1 Logic Functioning bit
 (41 2)  (59 162)  (59 162)  LC_1 Logic Functioning bit
 (43 2)  (61 162)  (61 162)  LC_1 Logic Functioning bit
 (47 2)  (65 162)  (65 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (68 162)  (68 162)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (32 163)  (32 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (15 3)  (33 163)  (33 163)  routing T_1_10.top_op_4 <X> T_1_10.lc_trk_g0_4
 (17 3)  (35 163)  (35 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (40 163)  (40 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (41 163)  (41 163)  routing T_1_10.sp4_v_b_22 <X> T_1_10.lc_trk_g0_6
 (24 3)  (42 163)  (42 163)  routing T_1_10.sp4_v_b_22 <X> T_1_10.lc_trk_g0_6
 (26 3)  (44 163)  (44 163)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 163)  (46 163)  routing T_1_10.lc_trk_g2_7 <X> T_1_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 163)  (47 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 163)  (49 163)  routing T_1_10.lc_trk_g1_7 <X> T_1_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 163)  (54 163)  LC_1 Logic Functioning bit
 (39 3)  (57 163)  (57 163)  LC_1 Logic Functioning bit
 (40 3)  (58 163)  (58 163)  LC_1 Logic Functioning bit
 (43 3)  (61 163)  (61 163)  LC_1 Logic Functioning bit
 (46 3)  (64 163)  (64 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (65 163)  (65 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (66 163)  (66 163)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (18 164)  (18 164)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (1 4)  (19 164)  (19 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (35 164)  (35 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (19 165)  (19 165)  routing T_1_10.lc_trk_g2_2 <X> T_1_10.wire_logic_cluster/lc_7/cen
 (14 5)  (32 165)  (32 165)  routing T_1_10.top_op_0 <X> T_1_10.lc_trk_g1_0
 (15 5)  (33 165)  (33 165)  routing T_1_10.top_op_0 <X> T_1_10.lc_trk_g1_0
 (17 5)  (35 165)  (35 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (14 6)  (32 166)  (32 166)  routing T_1_10.wire_logic_cluster/lc_4/out <X> T_1_10.lc_trk_g1_4
 (15 6)  (33 166)  (33 166)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g1_5
 (17 6)  (35 166)  (35 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (39 166)  (39 166)  routing T_1_10.sp4_h_l_10 <X> T_1_10.lc_trk_g1_7
 (22 6)  (40 166)  (40 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (41 166)  (41 166)  routing T_1_10.sp4_h_l_10 <X> T_1_10.lc_trk_g1_7
 (24 6)  (42 166)  (42 166)  routing T_1_10.sp4_h_l_10 <X> T_1_10.lc_trk_g1_7
 (17 7)  (35 167)  (35 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (36 167)  (36 167)  routing T_1_10.top_op_5 <X> T_1_10.lc_trk_g1_5
 (21 7)  (39 167)  (39 167)  routing T_1_10.sp4_h_l_10 <X> T_1_10.lc_trk_g1_7
 (22 7)  (40 167)  (40 167)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (41 167)  (41 167)  routing T_1_10.sp4_v_b_22 <X> T_1_10.lc_trk_g1_6
 (24 7)  (42 167)  (42 167)  routing T_1_10.sp4_v_b_22 <X> T_1_10.lc_trk_g1_6
 (25 8)  (43 168)  (43 168)  routing T_1_10.sp4_h_r_34 <X> T_1_10.lc_trk_g2_2
 (26 8)  (44 168)  (44 168)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 168)  (46 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 168)  (47 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 168)  (48 168)  routing T_1_10.lc_trk_g2_5 <X> T_1_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 168)  (49 168)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 168)  (50 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 168)  (52 168)  routing T_1_10.lc_trk_g1_4 <X> T_1_10.wire_logic_cluster/lc_4/in_3
 (39 8)  (57 168)  (57 168)  LC_4 Logic Functioning bit
 (42 8)  (60 168)  (60 168)  LC_4 Logic Functioning bit
 (45 8)  (63 168)  (63 168)  LC_4 Logic Functioning bit
 (10 9)  (28 169)  (28 169)  routing T_1_10.sp4_h_r_2 <X> T_1_10.sp4_v_b_7
 (22 9)  (40 169)  (40 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (41 169)  (41 169)  routing T_1_10.sp4_h_r_34 <X> T_1_10.lc_trk_g2_2
 (24 9)  (42 169)  (42 169)  routing T_1_10.sp4_h_r_34 <X> T_1_10.lc_trk_g2_2
 (27 9)  (45 169)  (45 169)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 169)  (47 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 169)  (50 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (52 169)  (52 169)  routing T_1_10.lc_trk_g1_1 <X> T_1_10.input_2_4
 (36 9)  (54 169)  (54 169)  LC_4 Logic Functioning bit
 (38 9)  (56 169)  (56 169)  LC_4 Logic Functioning bit
 (39 9)  (57 169)  (57 169)  LC_4 Logic Functioning bit
 (41 9)  (59 169)  (59 169)  LC_4 Logic Functioning bit
 (42 9)  (60 169)  (60 169)  LC_4 Logic Functioning bit
 (43 9)  (61 169)  (61 169)  LC_4 Logic Functioning bit
 (44 9)  (62 169)  (62 169)  LC_4 Logic Functioning bit
 (45 9)  (63 169)  (63 169)  LC_4 Logic Functioning bit
 (53 9)  (71 169)  (71 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (35 170)  (35 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 170)  (36 170)  routing T_1_10.wire_logic_cluster/lc_5/out <X> T_1_10.lc_trk_g2_5
 (22 10)  (40 170)  (40 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (41 170)  (41 170)  routing T_1_10.sp4_v_b_47 <X> T_1_10.lc_trk_g2_7
 (24 10)  (42 170)  (42 170)  routing T_1_10.sp4_v_b_47 <X> T_1_10.lc_trk_g2_7
 (29 10)  (47 170)  (47 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 170)  (48 170)  routing T_1_10.lc_trk_g0_4 <X> T_1_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 170)  (49 170)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 170)  (50 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 170)  (54 170)  LC_5 Logic Functioning bit
 (38 10)  (56 170)  (56 170)  LC_5 Logic Functioning bit
 (41 10)  (59 170)  (59 170)  LC_5 Logic Functioning bit
 (43 10)  (61 170)  (61 170)  LC_5 Logic Functioning bit
 (15 11)  (33 171)  (33 171)  routing T_1_10.sp4_v_t_33 <X> T_1_10.lc_trk_g2_4
 (16 11)  (34 171)  (34 171)  routing T_1_10.sp4_v_t_33 <X> T_1_10.lc_trk_g2_4
 (17 11)  (35 171)  (35 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (45 171)  (45 171)  routing T_1_10.lc_trk_g1_0 <X> T_1_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 171)  (47 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 171)  (49 171)  routing T_1_10.lc_trk_g0_6 <X> T_1_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (54 171)  (54 171)  LC_5 Logic Functioning bit
 (38 11)  (56 171)  (56 171)  LC_5 Logic Functioning bit
 (40 11)  (58 171)  (58 171)  LC_5 Logic Functioning bit
 (42 11)  (60 171)  (60 171)  LC_5 Logic Functioning bit
 (51 11)  (69 171)  (69 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (70 171)  (70 171)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (26 12)  (44 172)  (44 172)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (47 172)  (47 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 172)  (49 172)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 172)  (50 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 172)  (51 172)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 172)  (52 172)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 172)  (55 172)  LC_6 Logic Functioning bit
 (39 12)  (57 172)  (57 172)  LC_6 Logic Functioning bit
 (41 12)  (59 172)  (59 172)  LC_6 Logic Functioning bit
 (42 12)  (60 172)  (60 172)  LC_6 Logic Functioning bit
 (45 12)  (63 172)  (63 172)  LC_6 Logic Functioning bit
 (50 12)  (68 172)  (68 172)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (45 173)  (45 173)  routing T_1_10.lc_trk_g1_5 <X> T_1_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 173)  (47 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 173)  (49 173)  routing T_1_10.lc_trk_g3_6 <X> T_1_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 173)  (54 173)  LC_6 Logic Functioning bit
 (39 13)  (57 173)  (57 173)  LC_6 Logic Functioning bit
 (41 13)  (59 173)  (59 173)  LC_6 Logic Functioning bit
 (43 13)  (61 173)  (61 173)  LC_6 Logic Functioning bit
 (44 13)  (62 173)  (62 173)  LC_6 Logic Functioning bit
 (45 13)  (63 173)  (63 173)  LC_6 Logic Functioning bit
 (0 14)  (18 174)  (18 174)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 174)  (19 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 174)  (43 174)  routing T_1_10.wire_logic_cluster/lc_6/out <X> T_1_10.lc_trk_g3_6
 (0 15)  (18 175)  (18 175)  routing T_1_10.glb_netwk_6 <X> T_1_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 175)  (40 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_10

 (31 0)  (103 160)  (103 160)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 160)  (104 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 160)  (105 160)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 160)  (106 160)  routing T_2_10.lc_trk_g3_4 <X> T_2_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 160)  (108 160)  LC_0 Logic Functioning bit
 (37 0)  (109 160)  (109 160)  LC_0 Logic Functioning bit
 (38 0)  (110 160)  (110 160)  LC_0 Logic Functioning bit
 (39 0)  (111 160)  (111 160)  LC_0 Logic Functioning bit
 (45 0)  (117 160)  (117 160)  LC_0 Logic Functioning bit
 (36 1)  (108 161)  (108 161)  LC_0 Logic Functioning bit
 (37 1)  (109 161)  (109 161)  LC_0 Logic Functioning bit
 (38 1)  (110 161)  (110 161)  LC_0 Logic Functioning bit
 (39 1)  (111 161)  (111 161)  LC_0 Logic Functioning bit
 (45 1)  (117 161)  (117 161)  LC_0 Logic Functioning bit
 (46 1)  (118 161)  (118 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (120 161)  (120 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (73 162)  (73 162)  routing T_2_10.glb_netwk_4 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (83 162)  (83 162)  routing T_2_10.sp4_v_b_6 <X> T_2_10.sp4_v_t_39
 (13 2)  (85 162)  (85 162)  routing T_2_10.sp4_v_b_6 <X> T_2_10.sp4_v_t_39
 (14 2)  (86 162)  (86 162)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g0_4
 (31 2)  (103 162)  (103 162)  routing T_2_10.lc_trk_g0_4 <X> T_2_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 162)  (104 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 162)  (108 162)  LC_1 Logic Functioning bit
 (37 2)  (109 162)  (109 162)  LC_1 Logic Functioning bit
 (38 2)  (110 162)  (110 162)  LC_1 Logic Functioning bit
 (39 2)  (111 162)  (111 162)  LC_1 Logic Functioning bit
 (45 2)  (117 162)  (117 162)  LC_1 Logic Functioning bit
 (46 2)  (118 162)  (118 162)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (8 3)  (80 163)  (80 163)  routing T_2_10.sp4_h_r_1 <X> T_2_10.sp4_v_t_36
 (9 3)  (81 163)  (81 163)  routing T_2_10.sp4_h_r_1 <X> T_2_10.sp4_v_t_36
 (14 3)  (86 163)  (86 163)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g0_4
 (15 3)  (87 163)  (87 163)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g0_4
 (16 3)  (88 163)  (88 163)  routing T_2_10.sp4_h_l_9 <X> T_2_10.lc_trk_g0_4
 (17 3)  (89 163)  (89 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (108 163)  (108 163)  LC_1 Logic Functioning bit
 (37 3)  (109 163)  (109 163)  LC_1 Logic Functioning bit
 (38 3)  (110 163)  (110 163)  LC_1 Logic Functioning bit
 (39 3)  (111 163)  (111 163)  LC_1 Logic Functioning bit
 (45 3)  (117 163)  (117 163)  LC_1 Logic Functioning bit
 (46 3)  (118 163)  (118 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (73 164)  (73 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (31 4)  (103 164)  (103 164)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 164)  (104 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 164)  (106 164)  routing T_2_10.lc_trk_g1_4 <X> T_2_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 164)  (108 164)  LC_2 Logic Functioning bit
 (37 4)  (109 164)  (109 164)  LC_2 Logic Functioning bit
 (38 4)  (110 164)  (110 164)  LC_2 Logic Functioning bit
 (39 4)  (111 164)  (111 164)  LC_2 Logic Functioning bit
 (45 4)  (117 164)  (117 164)  LC_2 Logic Functioning bit
 (46 4)  (118 164)  (118 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (124 164)  (124 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (125 164)  (125 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (94 165)  (94 165)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 165)  (96 165)  routing T_2_10.bot_op_2 <X> T_2_10.lc_trk_g1_2
 (36 5)  (108 165)  (108 165)  LC_2 Logic Functioning bit
 (37 5)  (109 165)  (109 165)  LC_2 Logic Functioning bit
 (38 5)  (110 165)  (110 165)  LC_2 Logic Functioning bit
 (39 5)  (111 165)  (111 165)  LC_2 Logic Functioning bit
 (45 5)  (117 165)  (117 165)  LC_2 Logic Functioning bit
 (4 6)  (76 166)  (76 166)  routing T_2_10.sp4_h_r_9 <X> T_2_10.sp4_v_t_38
 (6 6)  (78 166)  (78 166)  routing T_2_10.sp4_h_r_9 <X> T_2_10.sp4_v_t_38
 (31 6)  (103 166)  (103 166)  routing T_2_10.lc_trk_g0_4 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (46 6)  (118 166)  (118 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (120 166)  (120 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (125 166)  (125 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (5 7)  (77 167)  (77 167)  routing T_2_10.sp4_h_r_9 <X> T_2_10.sp4_v_t_38
 (14 7)  (86 167)  (86 167)  routing T_2_10.sp12_h_r_20 <X> T_2_10.lc_trk_g1_4
 (16 7)  (88 167)  (88 167)  routing T_2_10.sp12_h_r_20 <X> T_2_10.lc_trk_g1_4
 (17 7)  (89 167)  (89 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (36 7)  (108 167)  (108 167)  LC_3 Logic Functioning bit
 (37 7)  (109 167)  (109 167)  LC_3 Logic Functioning bit
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (39 7)  (111 167)  (111 167)  LC_3 Logic Functioning bit
 (45 7)  (117 167)  (117 167)  LC_3 Logic Functioning bit
 (21 8)  (93 168)  (93 168)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g2_3
 (22 8)  (94 168)  (94 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 168)  (95 168)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g2_3
 (24 8)  (96 168)  (96 168)  routing T_2_10.sp4_h_r_35 <X> T_2_10.lc_trk_g2_3
 (32 8)  (104 168)  (104 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 168)  (105 168)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 168)  (108 168)  LC_4 Logic Functioning bit
 (37 8)  (109 168)  (109 168)  LC_4 Logic Functioning bit
 (38 8)  (110 168)  (110 168)  LC_4 Logic Functioning bit
 (39 8)  (111 168)  (111 168)  LC_4 Logic Functioning bit
 (45 8)  (117 168)  (117 168)  LC_4 Logic Functioning bit
 (46 8)  (118 168)  (118 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (119 168)  (119 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (103 169)  (103 169)  routing T_2_10.lc_trk_g2_3 <X> T_2_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 169)  (108 169)  LC_4 Logic Functioning bit
 (37 9)  (109 169)  (109 169)  LC_4 Logic Functioning bit
 (38 9)  (110 169)  (110 169)  LC_4 Logic Functioning bit
 (39 9)  (111 169)  (111 169)  LC_4 Logic Functioning bit
 (45 9)  (117 169)  (117 169)  LC_4 Logic Functioning bit
 (46 9)  (118 169)  (118 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (36 10)  (108 170)  (108 170)  LC_5 Logic Functioning bit
 (38 10)  (110 170)  (110 170)  LC_5 Logic Functioning bit
 (41 10)  (113 170)  (113 170)  LC_5 Logic Functioning bit
 (43 10)  (115 170)  (115 170)  LC_5 Logic Functioning bit
 (45 10)  (117 170)  (117 170)  LC_5 Logic Functioning bit
 (52 10)  (124 170)  (124 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (98 171)  (98 171)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 171)  (99 171)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 171)  (101 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (109 171)  (109 171)  LC_5 Logic Functioning bit
 (39 11)  (111 171)  (111 171)  LC_5 Logic Functioning bit
 (40 11)  (112 171)  (112 171)  LC_5 Logic Functioning bit
 (42 11)  (114 171)  (114 171)  LC_5 Logic Functioning bit
 (45 11)  (117 171)  (117 171)  LC_5 Logic Functioning bit
 (46 11)  (118 171)  (118 171)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (32 12)  (104 172)  (104 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 172)  (106 172)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 172)  (108 172)  LC_6 Logic Functioning bit
 (37 12)  (109 172)  (109 172)  LC_6 Logic Functioning bit
 (38 12)  (110 172)  (110 172)  LC_6 Logic Functioning bit
 (39 12)  (111 172)  (111 172)  LC_6 Logic Functioning bit
 (45 12)  (117 172)  (117 172)  LC_6 Logic Functioning bit
 (53 12)  (125 172)  (125 172)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (31 13)  (103 173)  (103 173)  routing T_2_10.lc_trk_g1_2 <X> T_2_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 173)  (108 173)  LC_6 Logic Functioning bit
 (37 13)  (109 173)  (109 173)  LC_6 Logic Functioning bit
 (38 13)  (110 173)  (110 173)  LC_6 Logic Functioning bit
 (39 13)  (111 173)  (111 173)  LC_6 Logic Functioning bit
 (45 13)  (117 173)  (117 173)  LC_6 Logic Functioning bit
 (48 13)  (120 173)  (120 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (125 173)  (125 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (88 174)  (88 174)  routing T_2_10.sp12_v_b_21 <X> T_2_10.lc_trk_g3_5
 (17 14)  (89 174)  (89 174)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (31 14)  (103 174)  (103 174)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 174)  (104 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 174)  (105 174)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 174)  (106 174)  routing T_2_10.lc_trk_g3_5 <X> T_2_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 174)  (108 174)  LC_7 Logic Functioning bit
 (37 14)  (109 174)  (109 174)  LC_7 Logic Functioning bit
 (38 14)  (110 174)  (110 174)  LC_7 Logic Functioning bit
 (39 14)  (111 174)  (111 174)  LC_7 Logic Functioning bit
 (45 14)  (117 174)  (117 174)  LC_7 Logic Functioning bit
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (15 15)  (87 175)  (87 175)  routing T_2_10.sp4_v_t_33 <X> T_2_10.lc_trk_g3_4
 (16 15)  (88 175)  (88 175)  routing T_2_10.sp4_v_t_33 <X> T_2_10.lc_trk_g3_4
 (17 15)  (89 175)  (89 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (90 175)  (90 175)  routing T_2_10.sp12_v_b_21 <X> T_2_10.lc_trk_g3_5
 (36 15)  (108 175)  (108 175)  LC_7 Logic Functioning bit
 (37 15)  (109 175)  (109 175)  LC_7 Logic Functioning bit
 (38 15)  (110 175)  (110 175)  LC_7 Logic Functioning bit
 (39 15)  (111 175)  (111 175)  LC_7 Logic Functioning bit
 (45 15)  (117 175)  (117 175)  LC_7 Logic Functioning bit
 (48 15)  (120 175)  (120 175)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (123 175)  (123 175)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (125 175)  (125 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_3_10

 (8 7)  (134 167)  (134 167)  routing T_3_10.sp4_h_r_4 <X> T_3_10.sp4_v_t_41
 (9 7)  (135 167)  (135 167)  routing T_3_10.sp4_h_r_4 <X> T_3_10.sp4_v_t_41


LogicTile_4_10

 (14 0)  (182 160)  (182 160)  routing T_4_10.wire_logic_cluster/lc_0/out <X> T_4_10.lc_trk_g0_0
 (27 0)  (195 160)  (195 160)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 160)  (197 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 160)  (198 160)  routing T_4_10.lc_trk_g1_4 <X> T_4_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 160)  (200 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 160)  (202 160)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 160)  (204 160)  LC_0 Logic Functioning bit
 (37 0)  (205 160)  (205 160)  LC_0 Logic Functioning bit
 (38 0)  (206 160)  (206 160)  LC_0 Logic Functioning bit
 (39 0)  (207 160)  (207 160)  LC_0 Logic Functioning bit
 (40 0)  (208 160)  (208 160)  LC_0 Logic Functioning bit
 (41 0)  (209 160)  (209 160)  LC_0 Logic Functioning bit
 (42 0)  (210 160)  (210 160)  LC_0 Logic Functioning bit
 (43 0)  (211 160)  (211 160)  LC_0 Logic Functioning bit
 (17 1)  (185 161)  (185 161)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (194 161)  (194 161)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 161)  (196 161)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 161)  (197 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 161)  (199 161)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 161)  (200 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (202 161)  (202 161)  routing T_4_10.lc_trk_g1_1 <X> T_4_10.input_2_0
 (36 1)  (204 161)  (204 161)  LC_0 Logic Functioning bit
 (37 1)  (205 161)  (205 161)  LC_0 Logic Functioning bit
 (39 1)  (207 161)  (207 161)  LC_0 Logic Functioning bit
 (40 1)  (208 161)  (208 161)  LC_0 Logic Functioning bit
 (41 1)  (209 161)  (209 161)  LC_0 Logic Functioning bit
 (42 1)  (210 161)  (210 161)  LC_0 Logic Functioning bit
 (43 1)  (211 161)  (211 161)  LC_0 Logic Functioning bit
 (3 2)  (171 162)  (171 162)  routing T_4_10.sp12_v_t_23 <X> T_4_10.sp12_h_l_23
 (15 2)  (183 162)  (183 162)  routing T_4_10.sp4_h_r_21 <X> T_4_10.lc_trk_g0_5
 (16 2)  (184 162)  (184 162)  routing T_4_10.sp4_h_r_21 <X> T_4_10.lc_trk_g0_5
 (17 2)  (185 162)  (185 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (186 162)  (186 162)  routing T_4_10.sp4_h_r_21 <X> T_4_10.lc_trk_g0_5
 (21 2)  (189 162)  (189 162)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g0_7
 (22 2)  (190 162)  (190 162)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (191 162)  (191 162)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g0_7
 (24 2)  (192 162)  (192 162)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g0_7
 (26 2)  (194 162)  (194 162)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (28 2)  (196 162)  (196 162)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 162)  (197 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 162)  (198 162)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 162)  (199 162)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 162)  (200 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 162)  (201 162)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 162)  (204 162)  LC_1 Logic Functioning bit
 (37 2)  (205 162)  (205 162)  LC_1 Logic Functioning bit
 (38 2)  (206 162)  (206 162)  LC_1 Logic Functioning bit
 (39 2)  (207 162)  (207 162)  LC_1 Logic Functioning bit
 (41 2)  (209 162)  (209 162)  LC_1 Logic Functioning bit
 (43 2)  (211 162)  (211 162)  LC_1 Logic Functioning bit
 (18 3)  (186 163)  (186 163)  routing T_4_10.sp4_h_r_21 <X> T_4_10.lc_trk_g0_5
 (26 3)  (194 163)  (194 163)  routing T_4_10.lc_trk_g0_7 <X> T_4_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 163)  (197 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 163)  (199 163)  routing T_4_10.lc_trk_g2_6 <X> T_4_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 163)  (204 163)  LC_1 Logic Functioning bit
 (38 3)  (206 163)  (206 163)  LC_1 Logic Functioning bit
 (15 4)  (183 164)  (183 164)  routing T_4_10.sp4_h_l_4 <X> T_4_10.lc_trk_g1_1
 (16 4)  (184 164)  (184 164)  routing T_4_10.sp4_h_l_4 <X> T_4_10.lc_trk_g1_1
 (17 4)  (185 164)  (185 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (186 164)  (186 164)  routing T_4_10.sp4_h_l_4 <X> T_4_10.lc_trk_g1_1
 (25 4)  (193 164)  (193 164)  routing T_4_10.sp12_h_r_2 <X> T_4_10.lc_trk_g1_2
 (28 4)  (196 164)  (196 164)  routing T_4_10.lc_trk_g2_1 <X> T_4_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 164)  (197 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 164)  (199 164)  routing T_4_10.lc_trk_g0_5 <X> T_4_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 164)  (200 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (39 4)  (207 164)  (207 164)  LC_2 Logic Functioning bit
 (50 4)  (218 164)  (218 164)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (186 165)  (186 165)  routing T_4_10.sp4_h_l_4 <X> T_4_10.lc_trk_g1_1
 (22 5)  (190 165)  (190 165)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (192 165)  (192 165)  routing T_4_10.sp12_h_r_2 <X> T_4_10.lc_trk_g1_2
 (25 5)  (193 165)  (193 165)  routing T_4_10.sp12_h_r_2 <X> T_4_10.lc_trk_g1_2
 (29 5)  (197 165)  (197 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (205 165)  (205 165)  LC_2 Logic Functioning bit
 (39 5)  (207 165)  (207 165)  LC_2 Logic Functioning bit
 (11 6)  (179 166)  (179 166)  routing T_4_10.sp4_h_l_37 <X> T_4_10.sp4_v_t_40
 (14 6)  (182 166)  (182 166)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (21 6)  (189 166)  (189 166)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g1_7
 (22 6)  (190 166)  (190 166)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (191 166)  (191 166)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g1_7
 (24 6)  (192 166)  (192 166)  routing T_4_10.sp4_h_l_2 <X> T_4_10.lc_trk_g1_7
 (27 6)  (195 166)  (195 166)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 166)  (197 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 166)  (198 166)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 166)  (200 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 166)  (201 166)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 166)  (202 166)  routing T_4_10.lc_trk_g3_1 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 166)  (203 166)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (36 6)  (204 166)  (204 166)  LC_3 Logic Functioning bit
 (38 6)  (206 166)  (206 166)  LC_3 Logic Functioning bit
 (41 6)  (209 166)  (209 166)  LC_3 Logic Functioning bit
 (43 6)  (211 166)  (211 166)  LC_3 Logic Functioning bit
 (53 6)  (221 166)  (221 166)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (182 167)  (182 167)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (15 7)  (183 167)  (183 167)  routing T_4_10.sp12_h_l_3 <X> T_4_10.lc_trk_g1_4
 (17 7)  (185 167)  (185 167)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 7)  (194 167)  (194 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 167)  (195 167)  routing T_4_10.lc_trk_g1_2 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 167)  (197 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 167)  (198 167)  routing T_4_10.lc_trk_g1_7 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 167)  (200 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (201 167)  (201 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (35 7)  (203 167)  (203 167)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.input_2_3
 (36 7)  (204 167)  (204 167)  LC_3 Logic Functioning bit
 (39 7)  (207 167)  (207 167)  LC_3 Logic Functioning bit
 (40 7)  (208 167)  (208 167)  LC_3 Logic Functioning bit
 (42 7)  (210 167)  (210 167)  LC_3 Logic Functioning bit
 (15 8)  (183 168)  (183 168)  routing T_4_10.sp4_h_r_33 <X> T_4_10.lc_trk_g2_1
 (16 8)  (184 168)  (184 168)  routing T_4_10.sp4_h_r_33 <X> T_4_10.lc_trk_g2_1
 (17 8)  (185 168)  (185 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (186 168)  (186 168)  routing T_4_10.sp4_h_r_33 <X> T_4_10.lc_trk_g2_1
 (25 8)  (193 168)  (193 168)  routing T_4_10.sp4_h_r_34 <X> T_4_10.lc_trk_g2_2
 (26 8)  (194 168)  (194 168)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (196 168)  (196 168)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 168)  (197 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 168)  (198 168)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 168)  (200 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 168)  (201 168)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 168)  (202 168)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (22 9)  (190 169)  (190 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 169)  (191 169)  routing T_4_10.sp4_h_r_34 <X> T_4_10.lc_trk_g2_2
 (24 9)  (192 169)  (192 169)  routing T_4_10.sp4_h_r_34 <X> T_4_10.lc_trk_g2_2
 (28 9)  (196 169)  (196 169)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 169)  (197 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 169)  (198 169)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 169)  (199 169)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (36 9)  (204 169)  (204 169)  LC_4 Logic Functioning bit
 (38 9)  (206 169)  (206 169)  LC_4 Logic Functioning bit
 (14 10)  (182 170)  (182 170)  routing T_4_10.sp4_v_b_36 <X> T_4_10.lc_trk_g2_4
 (22 10)  (190 170)  (190 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (191 170)  (191 170)  routing T_4_10.sp4_v_b_47 <X> T_4_10.lc_trk_g2_7
 (24 10)  (192 170)  (192 170)  routing T_4_10.sp4_v_b_47 <X> T_4_10.lc_trk_g2_7
 (14 11)  (182 171)  (182 171)  routing T_4_10.sp4_v_b_36 <X> T_4_10.lc_trk_g2_4
 (16 11)  (184 171)  (184 171)  routing T_4_10.sp4_v_b_36 <X> T_4_10.lc_trk_g2_4
 (17 11)  (185 171)  (185 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (190 171)  (190 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (191 171)  (191 171)  routing T_4_10.sp12_v_b_14 <X> T_4_10.lc_trk_g2_6
 (15 12)  (183 172)  (183 172)  routing T_4_10.sp4_v_t_28 <X> T_4_10.lc_trk_g3_1
 (16 12)  (184 172)  (184 172)  routing T_4_10.sp4_v_t_28 <X> T_4_10.lc_trk_g3_1
 (17 12)  (185 172)  (185 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (193 172)  (193 172)  routing T_4_10.sp4_h_r_42 <X> T_4_10.lc_trk_g3_2
 (27 12)  (195 172)  (195 172)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 172)  (196 172)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 172)  (197 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 172)  (200 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 172)  (201 172)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 172)  (202 172)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (208 172)  (208 172)  LC_6 Logic Functioning bit
 (42 12)  (210 172)  (210 172)  LC_6 Logic Functioning bit
 (14 13)  (182 173)  (182 173)  routing T_4_10.sp4_r_v_b_40 <X> T_4_10.lc_trk_g3_0
 (17 13)  (185 173)  (185 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (190 173)  (190 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (191 173)  (191 173)  routing T_4_10.sp4_h_r_42 <X> T_4_10.lc_trk_g3_2
 (24 13)  (192 173)  (192 173)  routing T_4_10.sp4_h_r_42 <X> T_4_10.lc_trk_g3_2
 (25 13)  (193 173)  (193 173)  routing T_4_10.sp4_h_r_42 <X> T_4_10.lc_trk_g3_2
 (31 13)  (199 173)  (199 173)  routing T_4_10.lc_trk_g3_2 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (40 13)  (208 173)  (208 173)  LC_6 Logic Functioning bit
 (42 13)  (210 173)  (210 173)  LC_6 Logic Functioning bit
 (46 13)  (214 173)  (214 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (9 14)  (177 174)  (177 174)  routing T_4_10.sp4_v_b_10 <X> T_4_10.sp4_h_l_47
 (12 14)  (180 174)  (180 174)  routing T_4_10.sp4_v_t_46 <X> T_4_10.sp4_h_l_46
 (26 14)  (194 174)  (194 174)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_7/in_0
 (28 14)  (196 174)  (196 174)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 174)  (197 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 174)  (198 174)  routing T_4_10.lc_trk_g2_4 <X> T_4_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 174)  (200 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 174)  (201 174)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (209 174)  (209 174)  LC_7 Logic Functioning bit
 (11 15)  (179 175)  (179 175)  routing T_4_10.sp4_v_t_46 <X> T_4_10.sp4_h_l_46
 (26 15)  (194 175)  (194 175)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 175)  (196 175)  routing T_4_10.lc_trk_g2_7 <X> T_4_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 175)  (197 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 175)  (199 175)  routing T_4_10.lc_trk_g2_2 <X> T_4_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 175)  (200 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (201 175)  (201 175)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.input_2_7
 (34 15)  (202 175)  (202 175)  routing T_4_10.lc_trk_g3_0 <X> T_4_10.input_2_7
 (41 15)  (209 175)  (209 175)  LC_7 Logic Functioning bit
 (43 15)  (211 175)  (211 175)  LC_7 Logic Functioning bit


LogicTile_5_10

 (12 0)  (234 160)  (234 160)  routing T_5_10.sp4_v_t_39 <X> T_5_10.sp4_h_r_2
 (27 0)  (249 160)  (249 160)  routing T_5_10.lc_trk_g1_0 <X> T_5_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 160)  (251 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 160)  (253 160)  routing T_5_10.lc_trk_g0_5 <X> T_5_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 160)  (254 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (258 160)  (258 160)  LC_0 Logic Functioning bit
 (38 0)  (260 160)  (260 160)  LC_0 Logic Functioning bit
 (42 0)  (264 160)  (264 160)  LC_0 Logic Functioning bit
 (43 0)  (265 160)  (265 160)  LC_0 Logic Functioning bit
 (46 0)  (268 160)  (268 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (248 161)  (248 161)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (249 161)  (249 161)  routing T_5_10.lc_trk_g1_3 <X> T_5_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 161)  (251 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (254 161)  (254 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (255 161)  (255 161)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.input_2_0
 (34 1)  (256 161)  (256 161)  routing T_5_10.lc_trk_g3_1 <X> T_5_10.input_2_0
 (42 1)  (264 161)  (264 161)  LC_0 Logic Functioning bit
 (43 1)  (265 161)  (265 161)  LC_0 Logic Functioning bit
 (6 2)  (228 162)  (228 162)  routing T_5_10.sp4_h_l_42 <X> T_5_10.sp4_v_t_37
 (17 2)  (239 162)  (239 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (243 162)  (243 162)  routing T_5_10.sp12_h_l_4 <X> T_5_10.lc_trk_g0_7
 (22 2)  (244 162)  (244 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (246 162)  (246 162)  routing T_5_10.sp12_h_l_4 <X> T_5_10.lc_trk_g0_7
 (26 2)  (248 162)  (248 162)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (251 162)  (251 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 162)  (252 162)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 162)  (253 162)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 162)  (254 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 162)  (255 162)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 162)  (256 162)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 162)  (257 162)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.input_2_1
 (37 2)  (259 162)  (259 162)  LC_1 Logic Functioning bit
 (18 3)  (240 163)  (240 163)  routing T_5_10.sp4_r_v_b_29 <X> T_5_10.lc_trk_g0_5
 (21 3)  (243 163)  (243 163)  routing T_5_10.sp12_h_l_4 <X> T_5_10.lc_trk_g0_7
 (22 3)  (244 163)  (244 163)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (245 163)  (245 163)  routing T_5_10.sp12_h_l_21 <X> T_5_10.lc_trk_g0_6
 (25 3)  (247 163)  (247 163)  routing T_5_10.sp12_h_l_21 <X> T_5_10.lc_trk_g0_6
 (26 3)  (248 163)  (248 163)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 163)  (250 163)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 163)  (251 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 163)  (252 163)  routing T_5_10.lc_trk_g0_6 <X> T_5_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 163)  (253 163)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 163)  (254 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (257 163)  (257 163)  routing T_5_10.lc_trk_g0_7 <X> T_5_10.input_2_1
 (4 4)  (226 164)  (226 164)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_v_b_3
 (6 4)  (228 164)  (228 164)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_v_b_3
 (14 4)  (236 164)  (236 164)  routing T_5_10.sp4_h_r_8 <X> T_5_10.lc_trk_g1_0
 (22 4)  (244 164)  (244 164)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 164)  (246 164)  routing T_5_10.top_op_3 <X> T_5_10.lc_trk_g1_3
 (26 4)  (248 164)  (248 164)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 164)  (249 164)  routing T_5_10.lc_trk_g3_0 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 164)  (250 164)  routing T_5_10.lc_trk_g3_0 <X> T_5_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 164)  (251 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 164)  (253 164)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 164)  (254 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 164)  (255 164)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 164)  (256 164)  routing T_5_10.lc_trk_g3_4 <X> T_5_10.wire_logic_cluster/lc_2/in_3
 (42 4)  (264 164)  (264 164)  LC_2 Logic Functioning bit
 (43 4)  (265 164)  (265 164)  LC_2 Logic Functioning bit
 (50 4)  (272 164)  (272 164)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (227 165)  (227 165)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_v_b_3
 (11 5)  (233 165)  (233 165)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_h_r_5
 (13 5)  (235 165)  (235 165)  routing T_5_10.sp4_h_l_44 <X> T_5_10.sp4_h_r_5
 (15 5)  (237 165)  (237 165)  routing T_5_10.sp4_h_r_8 <X> T_5_10.lc_trk_g1_0
 (16 5)  (238 165)  (238 165)  routing T_5_10.sp4_h_r_8 <X> T_5_10.lc_trk_g1_0
 (17 5)  (239 165)  (239 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (243 165)  (243 165)  routing T_5_10.top_op_3 <X> T_5_10.lc_trk_g1_3
 (28 5)  (250 165)  (250 165)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 165)  (251 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (42 5)  (264 165)  (264 165)  LC_2 Logic Functioning bit
 (47 5)  (269 165)  (269 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 6)  (235 166)  (235 166)  routing T_5_10.sp4_h_r_5 <X> T_5_10.sp4_v_t_40
 (26 6)  (248 166)  (248 166)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 166)  (249 166)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 166)  (250 166)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 166)  (251 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 166)  (252 166)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 166)  (253 166)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 166)  (254 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 166)  (255 166)  routing T_5_10.lc_trk_g2_4 <X> T_5_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 166)  (257 166)  routing T_5_10.lc_trk_g2_5 <X> T_5_10.input_2_3
 (37 6)  (259 166)  (259 166)  LC_3 Logic Functioning bit
 (48 6)  (270 166)  (270 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (10 7)  (232 167)  (232 167)  routing T_5_10.sp4_h_l_46 <X> T_5_10.sp4_v_t_41
 (12 7)  (234 167)  (234 167)  routing T_5_10.sp4_h_r_5 <X> T_5_10.sp4_v_t_40
 (26 7)  (248 167)  (248 167)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 167)  (250 167)  routing T_5_10.lc_trk_g2_7 <X> T_5_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 167)  (251 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 167)  (252 167)  routing T_5_10.lc_trk_g3_7 <X> T_5_10.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 167)  (254 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (255 167)  (255 167)  routing T_5_10.lc_trk_g2_5 <X> T_5_10.input_2_3
 (48 7)  (270 167)  (270 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 10)  (226 170)  (226 170)  routing T_5_10.sp4_h_r_0 <X> T_5_10.sp4_v_t_43
 (6 10)  (228 170)  (228 170)  routing T_5_10.sp4_h_r_0 <X> T_5_10.sp4_v_t_43
 (14 10)  (236 170)  (236 170)  routing T_5_10.sp4_v_b_36 <X> T_5_10.lc_trk_g2_4
 (16 10)  (238 170)  (238 170)  routing T_5_10.sp12_v_b_21 <X> T_5_10.lc_trk_g2_5
 (17 10)  (239 170)  (239 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (243 170)  (243 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (22 10)  (244 170)  (244 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (245 170)  (245 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (24 10)  (246 170)  (246 170)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (5 11)  (227 171)  (227 171)  routing T_5_10.sp4_h_r_0 <X> T_5_10.sp4_v_t_43
 (14 11)  (236 171)  (236 171)  routing T_5_10.sp4_v_b_36 <X> T_5_10.lc_trk_g2_4
 (16 11)  (238 171)  (238 171)  routing T_5_10.sp4_v_b_36 <X> T_5_10.lc_trk_g2_4
 (17 11)  (239 171)  (239 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (240 171)  (240 171)  routing T_5_10.sp12_v_b_21 <X> T_5_10.lc_trk_g2_5
 (21 11)  (243 171)  (243 171)  routing T_5_10.sp4_h_l_34 <X> T_5_10.lc_trk_g2_7
 (5 12)  (227 172)  (227 172)  routing T_5_10.sp4_v_b_9 <X> T_5_10.sp4_h_r_9
 (12 12)  (234 172)  (234 172)  routing T_5_10.sp4_v_t_46 <X> T_5_10.sp4_h_r_11
 (14 12)  (236 172)  (236 172)  routing T_5_10.sp4_v_t_21 <X> T_5_10.lc_trk_g3_0
 (15 12)  (237 172)  (237 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (16 12)  (238 172)  (238 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (17 12)  (239 172)  (239 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (240 172)  (240 172)  routing T_5_10.sp4_h_r_33 <X> T_5_10.lc_trk_g3_1
 (6 13)  (228 173)  (228 173)  routing T_5_10.sp4_v_b_9 <X> T_5_10.sp4_h_r_9
 (14 13)  (236 173)  (236 173)  routing T_5_10.sp4_v_t_21 <X> T_5_10.lc_trk_g3_0
 (16 13)  (238 173)  (238 173)  routing T_5_10.sp4_v_t_21 <X> T_5_10.lc_trk_g3_0
 (17 13)  (239 173)  (239 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 14)  (243 174)  (243 174)  routing T_5_10.sp4_v_t_26 <X> T_5_10.lc_trk_g3_7
 (22 14)  (244 174)  (244 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (245 174)  (245 174)  routing T_5_10.sp4_v_t_26 <X> T_5_10.lc_trk_g3_7
 (8 15)  (230 175)  (230 175)  routing T_5_10.sp4_h_r_4 <X> T_5_10.sp4_v_t_47
 (9 15)  (231 175)  (231 175)  routing T_5_10.sp4_h_r_4 <X> T_5_10.sp4_v_t_47
 (10 15)  (232 175)  (232 175)  routing T_5_10.sp4_h_r_4 <X> T_5_10.sp4_v_t_47
 (14 15)  (236 175)  (236 175)  routing T_5_10.sp4_h_l_17 <X> T_5_10.lc_trk_g3_4
 (15 15)  (237 175)  (237 175)  routing T_5_10.sp4_h_l_17 <X> T_5_10.lc_trk_g3_4
 (16 15)  (238 175)  (238 175)  routing T_5_10.sp4_h_l_17 <X> T_5_10.lc_trk_g3_4
 (17 15)  (239 175)  (239 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (243 175)  (243 175)  routing T_5_10.sp4_v_t_26 <X> T_5_10.lc_trk_g3_7


LogicTile_6_10

 (4 0)  (280 160)  (280 160)  routing T_6_10.sp4_h_l_37 <X> T_6_10.sp4_v_b_0
 (14 0)  (290 160)  (290 160)  routing T_6_10.sp4_h_l_5 <X> T_6_10.lc_trk_g0_0
 (22 0)  (298 160)  (298 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (299 160)  (299 160)  routing T_6_10.sp4_v_b_19 <X> T_6_10.lc_trk_g0_3
 (24 0)  (300 160)  (300 160)  routing T_6_10.sp4_v_b_19 <X> T_6_10.lc_trk_g0_3
 (25 0)  (301 160)  (301 160)  routing T_6_10.wire_logic_cluster/lc_2/out <X> T_6_10.lc_trk_g0_2
 (27 0)  (303 160)  (303 160)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 160)  (305 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 160)  (307 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 160)  (308 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 160)  (309 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 160)  (310 160)  routing T_6_10.lc_trk_g3_4 <X> T_6_10.wire_logic_cluster/lc_0/in_3
 (39 0)  (315 160)  (315 160)  LC_0 Logic Functioning bit
 (40 0)  (316 160)  (316 160)  LC_0 Logic Functioning bit
 (5 1)  (281 161)  (281 161)  routing T_6_10.sp4_h_l_37 <X> T_6_10.sp4_v_b_0
 (8 1)  (284 161)  (284 161)  routing T_6_10.sp4_h_r_1 <X> T_6_10.sp4_v_b_1
 (14 1)  (290 161)  (290 161)  routing T_6_10.sp4_h_l_5 <X> T_6_10.lc_trk_g0_0
 (15 1)  (291 161)  (291 161)  routing T_6_10.sp4_h_l_5 <X> T_6_10.lc_trk_g0_0
 (16 1)  (292 161)  (292 161)  routing T_6_10.sp4_h_l_5 <X> T_6_10.lc_trk_g0_0
 (17 1)  (293 161)  (293 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (298 161)  (298 161)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (304 161)  (304 161)  routing T_6_10.lc_trk_g2_0 <X> T_6_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 161)  (305 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 161)  (306 161)  routing T_6_10.lc_trk_g1_2 <X> T_6_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 161)  (308 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (311 161)  (311 161)  routing T_6_10.lc_trk_g0_2 <X> T_6_10.input_2_0
 (40 1)  (316 161)  (316 161)  LC_0 Logic Functioning bit
 (1 2)  (277 162)  (277 162)  routing T_6_10.glb_netwk_4 <X> T_6_10.wire_logic_cluster/lc_7/clk
 (2 2)  (278 162)  (278 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (301 162)  (301 162)  routing T_6_10.sp4_h_l_11 <X> T_6_10.lc_trk_g0_6
 (28 2)  (304 162)  (304 162)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 162)  (305 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (306 162)  (306 162)  routing T_6_10.lc_trk_g2_4 <X> T_6_10.wire_logic_cluster/lc_1/in_1
 (32 2)  (308 162)  (308 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 162)  (309 162)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 162)  (312 162)  LC_1 Logic Functioning bit
 (37 2)  (313 162)  (313 162)  LC_1 Logic Functioning bit
 (39 2)  (315 162)  (315 162)  LC_1 Logic Functioning bit
 (43 2)  (319 162)  (319 162)  LC_1 Logic Functioning bit
 (45 2)  (321 162)  (321 162)  LC_1 Logic Functioning bit
 (50 2)  (326 162)  (326 162)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (281 163)  (281 163)  routing T_6_10.sp4_h_l_37 <X> T_6_10.sp4_v_t_37
 (22 3)  (298 163)  (298 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (299 163)  (299 163)  routing T_6_10.sp4_h_l_11 <X> T_6_10.lc_trk_g0_6
 (24 3)  (300 163)  (300 163)  routing T_6_10.sp4_h_l_11 <X> T_6_10.lc_trk_g0_6
 (25 3)  (301 163)  (301 163)  routing T_6_10.sp4_h_l_11 <X> T_6_10.lc_trk_g0_6
 (31 3)  (307 163)  (307 163)  routing T_6_10.lc_trk_g2_2 <X> T_6_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 163)  (312 163)  LC_1 Logic Functioning bit
 (37 3)  (313 163)  (313 163)  LC_1 Logic Functioning bit
 (39 3)  (315 163)  (315 163)  LC_1 Logic Functioning bit
 (43 3)  (319 163)  (319 163)  LC_1 Logic Functioning bit
 (46 3)  (322 163)  (322 163)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (323 163)  (323 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (276 164)  (276 164)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (1 4)  (277 164)  (277 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (6 4)  (282 164)  (282 164)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_v_b_3
 (8 4)  (284 164)  (284 164)  routing T_6_10.sp4_h_l_45 <X> T_6_10.sp4_h_r_4
 (10 4)  (286 164)  (286 164)  routing T_6_10.sp4_h_l_45 <X> T_6_10.sp4_h_r_4
 (22 4)  (298 164)  (298 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (299 164)  (299 164)  routing T_6_10.sp4_h_r_3 <X> T_6_10.lc_trk_g1_3
 (24 4)  (300 164)  (300 164)  routing T_6_10.sp4_h_r_3 <X> T_6_10.lc_trk_g1_3
 (25 4)  (301 164)  (301 164)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g1_2
 (27 4)  (303 164)  (303 164)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 164)  (305 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 164)  (306 164)  routing T_6_10.lc_trk_g1_4 <X> T_6_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 164)  (308 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 164)  (310 164)  routing T_6_10.lc_trk_g1_0 <X> T_6_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 164)  (312 164)  LC_2 Logic Functioning bit
 (38 4)  (314 164)  (314 164)  LC_2 Logic Functioning bit
 (41 4)  (317 164)  (317 164)  LC_2 Logic Functioning bit
 (43 4)  (319 164)  (319 164)  LC_2 Logic Functioning bit
 (0 5)  (276 165)  (276 165)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (1 5)  (277 165)  (277 165)  routing T_6_10.lc_trk_g3_3 <X> T_6_10.wire_logic_cluster/lc_7/cen
 (14 5)  (290 165)  (290 165)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g1_0
 (15 5)  (291 165)  (291 165)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g1_0
 (16 5)  (292 165)  (292 165)  routing T_6_10.sp4_h_r_0 <X> T_6_10.lc_trk_g1_0
 (17 5)  (293 165)  (293 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (297 165)  (297 165)  routing T_6_10.sp4_h_r_3 <X> T_6_10.lc_trk_g1_3
 (22 5)  (298 165)  (298 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (299 165)  (299 165)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g1_2
 (24 5)  (300 165)  (300 165)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g1_2
 (25 5)  (301 165)  (301 165)  routing T_6_10.sp4_h_l_7 <X> T_6_10.lc_trk_g1_2
 (26 5)  (302 165)  (302 165)  routing T_6_10.lc_trk_g1_3 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 165)  (303 165)  routing T_6_10.lc_trk_g1_3 <X> T_6_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 165)  (305 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (313 165)  (313 165)  LC_2 Logic Functioning bit
 (39 5)  (315 165)  (315 165)  LC_2 Logic Functioning bit
 (11 6)  (287 166)  (287 166)  routing T_6_10.sp4_h_l_37 <X> T_6_10.sp4_v_t_40
 (14 6)  (290 166)  (290 166)  routing T_6_10.bnr_op_4 <X> T_6_10.lc_trk_g1_4
 (8 7)  (284 167)  (284 167)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_v_t_41
 (9 7)  (285 167)  (285 167)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_v_t_41
 (10 7)  (286 167)  (286 167)  routing T_6_10.sp4_h_r_10 <X> T_6_10.sp4_v_t_41
 (14 7)  (290 167)  (290 167)  routing T_6_10.bnr_op_4 <X> T_6_10.lc_trk_g1_4
 (17 7)  (293 167)  (293 167)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (11 8)  (287 168)  (287 168)  routing T_6_10.sp4_h_r_3 <X> T_6_10.sp4_v_b_8
 (14 8)  (290 168)  (290 168)  routing T_6_10.sp4_v_t_21 <X> T_6_10.lc_trk_g2_0
 (29 8)  (305 168)  (305 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 168)  (308 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 168)  (310 168)  routing T_6_10.lc_trk_g1_0 <X> T_6_10.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 168)  (311 168)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.input_2_4
 (4 9)  (280 169)  (280 169)  routing T_6_10.sp4_h_l_47 <X> T_6_10.sp4_h_r_6
 (6 9)  (282 169)  (282 169)  routing T_6_10.sp4_h_l_47 <X> T_6_10.sp4_h_r_6
 (14 9)  (290 169)  (290 169)  routing T_6_10.sp4_v_t_21 <X> T_6_10.lc_trk_g2_0
 (16 9)  (292 169)  (292 169)  routing T_6_10.sp4_v_t_21 <X> T_6_10.lc_trk_g2_0
 (17 9)  (293 169)  (293 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (298 169)  (298 169)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (299 169)  (299 169)  routing T_6_10.sp12_v_b_18 <X> T_6_10.lc_trk_g2_2
 (25 9)  (301 169)  (301 169)  routing T_6_10.sp12_v_b_18 <X> T_6_10.lc_trk_g2_2
 (29 9)  (305 169)  (305 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 169)  (306 169)  routing T_6_10.lc_trk_g0_3 <X> T_6_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (308 169)  (308 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (311 169)  (311 169)  routing T_6_10.lc_trk_g0_6 <X> T_6_10.input_2_4
 (37 9)  (313 169)  (313 169)  LC_4 Logic Functioning bit
 (3 10)  (279 170)  (279 170)  routing T_6_10.sp12_h_r_1 <X> T_6_10.sp12_h_l_22
 (4 10)  (280 170)  (280 170)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43
 (6 10)  (282 170)  (282 170)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43
 (3 11)  (279 171)  (279 171)  routing T_6_10.sp12_h_r_1 <X> T_6_10.sp12_h_l_22
 (5 11)  (281 171)  (281 171)  routing T_6_10.sp4_h_r_0 <X> T_6_10.sp4_v_t_43
 (10 11)  (286 171)  (286 171)  routing T_6_10.sp4_h_l_39 <X> T_6_10.sp4_v_t_42
 (12 11)  (288 171)  (288 171)  routing T_6_10.sp4_h_l_45 <X> T_6_10.sp4_v_t_45
 (15 11)  (291 171)  (291 171)  routing T_6_10.tnr_op_4 <X> T_6_10.lc_trk_g2_4
 (17 11)  (293 171)  (293 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (11 12)  (287 172)  (287 172)  routing T_6_10.sp4_v_t_38 <X> T_6_10.sp4_v_b_11
 (13 12)  (289 172)  (289 172)  routing T_6_10.sp4_v_t_38 <X> T_6_10.sp4_v_b_11
 (21 12)  (297 172)  (297 172)  routing T_6_10.rgt_op_3 <X> T_6_10.lc_trk_g3_3
 (22 12)  (298 172)  (298 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (300 172)  (300 172)  routing T_6_10.rgt_op_3 <X> T_6_10.lc_trk_g3_3
 (8 13)  (284 173)  (284 173)  routing T_6_10.sp4_h_l_47 <X> T_6_10.sp4_v_b_10
 (9 13)  (285 173)  (285 173)  routing T_6_10.sp4_h_l_47 <X> T_6_10.sp4_v_b_10
 (3 14)  (279 174)  (279 174)  routing T_6_10.sp12_h_r_1 <X> T_6_10.sp12_v_t_22
 (4 14)  (280 174)  (280 174)  routing T_6_10.sp4_h_r_3 <X> T_6_10.sp4_v_t_44
 (6 14)  (282 174)  (282 174)  routing T_6_10.sp4_h_r_3 <X> T_6_10.sp4_v_t_44
 (14 14)  (290 174)  (290 174)  routing T_6_10.wire_logic_cluster/lc_4/out <X> T_6_10.lc_trk_g3_4
 (3 15)  (279 175)  (279 175)  routing T_6_10.sp12_h_r_1 <X> T_6_10.sp12_v_t_22
 (4 15)  (280 175)  (280 175)  routing T_6_10.sp4_h_r_1 <X> T_6_10.sp4_h_l_44
 (5 15)  (281 175)  (281 175)  routing T_6_10.sp4_h_r_3 <X> T_6_10.sp4_v_t_44
 (6 15)  (282 175)  (282 175)  routing T_6_10.sp4_h_r_1 <X> T_6_10.sp4_h_l_44
 (8 15)  (284 175)  (284 175)  routing T_6_10.sp4_h_l_47 <X> T_6_10.sp4_v_t_47
 (17 15)  (293 175)  (293 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_7_10

 (15 0)  (349 160)  (349 160)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g0_1
 (16 0)  (350 160)  (350 160)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g0_1
 (17 0)  (351 160)  (351 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (360 160)  (360 160)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (29 0)  (363 160)  (363 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 160)  (364 160)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (366 160)  (366 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 160)  (367 160)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 160)  (368 160)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (371 160)  (371 160)  LC_0 Logic Functioning bit
 (38 0)  (372 160)  (372 160)  LC_0 Logic Functioning bit
 (39 0)  (373 160)  (373 160)  LC_0 Logic Functioning bit
 (41 0)  (375 160)  (375 160)  LC_0 Logic Functioning bit
 (42 0)  (376 160)  (376 160)  LC_0 Logic Functioning bit
 (47 0)  (381 160)  (381 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (348 161)  (348 161)  routing T_7_10.sp4_r_v_b_35 <X> T_7_10.lc_trk_g0_0
 (17 1)  (351 161)  (351 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (352 161)  (352 161)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g0_1
 (27 1)  (361 161)  (361 161)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 161)  (362 161)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 161)  (363 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 161)  (366 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (368 161)  (368 161)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.input_2_0
 (37 1)  (371 161)  (371 161)  LC_0 Logic Functioning bit
 (39 1)  (373 161)  (373 161)  LC_0 Logic Functioning bit
 (42 1)  (376 161)  (376 161)  LC_0 Logic Functioning bit
 (1 2)  (335 162)  (335 162)  routing T_7_10.glb_netwk_4 <X> T_7_10.wire_logic_cluster/lc_7/clk
 (2 2)  (336 162)  (336 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (351 162)  (351 162)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (356 162)  (356 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (360 162)  (360 162)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (363 162)  (363 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 162)  (365 162)  routing T_7_10.lc_trk_g1_5 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 162)  (366 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 162)  (368 162)  routing T_7_10.lc_trk_g1_5 <X> T_7_10.wire_logic_cluster/lc_1/in_3
 (39 2)  (373 162)  (373 162)  LC_1 Logic Functioning bit
 (13 3)  (347 163)  (347 163)  routing T_7_10.sp4_v_b_9 <X> T_7_10.sp4_h_l_39
 (18 3)  (352 163)  (352 163)  routing T_7_10.sp4_r_v_b_29 <X> T_7_10.lc_trk_g0_5
 (26 3)  (360 163)  (360 163)  routing T_7_10.lc_trk_g0_7 <X> T_7_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 163)  (363 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (366 163)  (366 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (0 4)  (334 164)  (334 164)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (1 4)  (335 164)  (335 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (15 4)  (349 164)  (349 164)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (16 4)  (350 164)  (350 164)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (17 4)  (351 164)  (351 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (360 164)  (360 164)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (29 4)  (363 164)  (363 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 164)  (364 164)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 164)  (366 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 164)  (367 164)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 164)  (368 164)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 164)  (370 164)  LC_2 Logic Functioning bit
 (37 4)  (371 164)  (371 164)  LC_2 Logic Functioning bit
 (43 4)  (377 164)  (377 164)  LC_2 Logic Functioning bit
 (50 4)  (384 164)  (384 164)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (334 165)  (334 165)  routing T_7_10.glb_netwk_7 <X> T_7_10.wire_logic_cluster/lc_7/cen
 (8 5)  (342 165)  (342 165)  routing T_7_10.sp4_v_t_36 <X> T_7_10.sp4_v_b_4
 (10 5)  (344 165)  (344 165)  routing T_7_10.sp4_v_t_36 <X> T_7_10.sp4_v_b_4
 (15 5)  (349 165)  (349 165)  routing T_7_10.bot_op_0 <X> T_7_10.lc_trk_g1_0
 (17 5)  (351 165)  (351 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (352 165)  (352 165)  routing T_7_10.sp4_h_r_1 <X> T_7_10.lc_trk_g1_1
 (27 5)  (361 165)  (361 165)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 165)  (362 165)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 165)  (363 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (371 165)  (371 165)  LC_2 Logic Functioning bit
 (4 6)  (338 166)  (338 166)  routing T_7_10.sp4_h_r_9 <X> T_7_10.sp4_v_t_38
 (6 6)  (340 166)  (340 166)  routing T_7_10.sp4_h_r_9 <X> T_7_10.sp4_v_t_38
 (10 6)  (344 166)  (344 166)  routing T_7_10.sp4_v_b_11 <X> T_7_10.sp4_h_l_41
 (15 6)  (349 166)  (349 166)  routing T_7_10.sp4_v_b_21 <X> T_7_10.lc_trk_g1_5
 (16 6)  (350 166)  (350 166)  routing T_7_10.sp4_v_b_21 <X> T_7_10.lc_trk_g1_5
 (17 6)  (351 166)  (351 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (361 166)  (361 166)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (362 166)  (362 166)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 166)  (363 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 166)  (365 166)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 166)  (366 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 166)  (367 166)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 166)  (370 166)  LC_3 Logic Functioning bit
 (43 6)  (377 166)  (377 166)  LC_3 Logic Functioning bit
 (50 6)  (384 166)  (384 166)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (386 166)  (386 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (339 167)  (339 167)  routing T_7_10.sp4_h_r_9 <X> T_7_10.sp4_v_t_38
 (27 7)  (361 167)  (361 167)  routing T_7_10.lc_trk_g1_0 <X> T_7_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 167)  (363 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 167)  (364 167)  routing T_7_10.lc_trk_g3_3 <X> T_7_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 167)  (365 167)  routing T_7_10.lc_trk_g2_6 <X> T_7_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 167)  (370 167)  LC_3 Logic Functioning bit
 (37 7)  (371 167)  (371 167)  LC_3 Logic Functioning bit
 (42 7)  (376 167)  (376 167)  LC_3 Logic Functioning bit
 (51 7)  (385 167)  (385 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (387 167)  (387 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (346 168)  (346 168)  routing T_7_10.sp4_v_t_45 <X> T_7_10.sp4_h_r_8
 (14 8)  (348 168)  (348 168)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (26 8)  (360 168)  (360 168)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (363 168)  (363 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 168)  (364 168)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 168)  (366 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 168)  (367 168)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 168)  (368 168)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_4/in_3
 (37 8)  (371 168)  (371 168)  LC_4 Logic Functioning bit
 (38 8)  (372 168)  (372 168)  LC_4 Logic Functioning bit
 (39 8)  (373 168)  (373 168)  LC_4 Logic Functioning bit
 (41 8)  (375 168)  (375 168)  LC_4 Logic Functioning bit
 (42 8)  (376 168)  (376 168)  LC_4 Logic Functioning bit
 (45 8)  (379 168)  (379 168)  LC_4 Logic Functioning bit
 (46 8)  (380 168)  (380 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (386 168)  (386 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (348 169)  (348 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (15 9)  (349 169)  (349 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (16 9)  (350 169)  (350 169)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g2_0
 (17 9)  (351 169)  (351 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (361 169)  (361 169)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 169)  (362 169)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 169)  (363 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 169)  (366 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (368 169)  (368 169)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.input_2_4
 (37 9)  (371 169)  (371 169)  LC_4 Logic Functioning bit
 (39 9)  (373 169)  (373 169)  LC_4 Logic Functioning bit
 (42 9)  (376 169)  (376 169)  LC_4 Logic Functioning bit
 (6 10)  (340 170)  (340 170)  routing T_7_10.sp4_h_l_36 <X> T_7_10.sp4_v_t_43
 (12 10)  (346 170)  (346 170)  routing T_7_10.sp4_v_b_8 <X> T_7_10.sp4_h_l_45
 (25 10)  (359 170)  (359 170)  routing T_7_10.rgt_op_6 <X> T_7_10.lc_trk_g2_6
 (27 10)  (361 170)  (361 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 170)  (362 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 170)  (363 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 170)  (364 170)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_5/in_1
 (32 10)  (366 170)  (366 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 170)  (367 170)  routing T_7_10.lc_trk_g2_0 <X> T_7_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 170)  (369 170)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.input_2_5
 (38 10)  (372 170)  (372 170)  LC_5 Logic Functioning bit
 (39 10)  (373 170)  (373 170)  LC_5 Logic Functioning bit
 (41 10)  (375 170)  (375 170)  LC_5 Logic Functioning bit
 (45 10)  (379 170)  (379 170)  LC_5 Logic Functioning bit
 (47 10)  (381 170)  (381 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (356 171)  (356 171)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (358 171)  (358 171)  routing T_7_10.rgt_op_6 <X> T_7_10.lc_trk_g2_6
 (29 11)  (363 171)  (363 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (366 171)  (366 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (370 171)  (370 171)  LC_5 Logic Functioning bit
 (38 11)  (372 171)  (372 171)  LC_5 Logic Functioning bit
 (39 11)  (373 171)  (373 171)  LC_5 Logic Functioning bit
 (40 11)  (374 171)  (374 171)  LC_5 Logic Functioning bit
 (43 11)  (377 171)  (377 171)  LC_5 Logic Functioning bit
 (53 11)  (387 171)  (387 171)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 12)  (334 172)  (334 172)  routing T_7_10.glb_netwk_6 <X> T_7_10.glb2local_3
 (1 12)  (335 172)  (335 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (14 12)  (348 172)  (348 172)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (21 12)  (355 172)  (355 172)  routing T_7_10.bnl_op_3 <X> T_7_10.lc_trk_g3_3
 (22 12)  (356 172)  (356 172)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (360 172)  (360 172)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (29 12)  (363 172)  (363 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 172)  (364 172)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 172)  (366 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 172)  (367 172)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (368 172)  (368 172)  routing T_7_10.lc_trk_g3_0 <X> T_7_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (371 172)  (371 172)  LC_6 Logic Functioning bit
 (38 12)  (372 172)  (372 172)  LC_6 Logic Functioning bit
 (39 12)  (373 172)  (373 172)  LC_6 Logic Functioning bit
 (41 12)  (375 172)  (375 172)  LC_6 Logic Functioning bit
 (42 12)  (376 172)  (376 172)  LC_6 Logic Functioning bit
 (45 12)  (379 172)  (379 172)  LC_6 Logic Functioning bit
 (46 12)  (380 172)  (380 172)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (1 13)  (335 173)  (335 173)  routing T_7_10.glb_netwk_6 <X> T_7_10.glb2local_3
 (14 13)  (348 173)  (348 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (15 13)  (349 173)  (349 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (16 13)  (350 173)  (350 173)  routing T_7_10.sp4_h_r_40 <X> T_7_10.lc_trk_g3_0
 (17 13)  (351 173)  (351 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (355 173)  (355 173)  routing T_7_10.bnl_op_3 <X> T_7_10.lc_trk_g3_3
 (27 13)  (361 173)  (361 173)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 173)  (362 173)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 173)  (363 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (366 173)  (366 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (368 173)  (368 173)  routing T_7_10.lc_trk_g1_1 <X> T_7_10.input_2_6
 (37 13)  (371 173)  (371 173)  LC_6 Logic Functioning bit
 (39 13)  (373 173)  (373 173)  LC_6 Logic Functioning bit
 (42 13)  (376 173)  (376 173)  LC_6 Logic Functioning bit
 (46 13)  (380 173)  (380 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (387 173)  (387 173)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (334 174)  (334 174)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 174)  (335 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (351 174)  (351 174)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (352 174)  (352 174)  routing T_7_10.bnl_op_5 <X> T_7_10.lc_trk_g3_5
 (27 14)  (361 174)  (361 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (362 174)  (362 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 174)  (363 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 174)  (364 174)  routing T_7_10.lc_trk_g3_5 <X> T_7_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 174)  (366 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 174)  (367 174)  routing T_7_10.lc_trk_g2_0 <X> T_7_10.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 174)  (369 174)  routing T_7_10.lc_trk_g0_5 <X> T_7_10.input_2_7
 (38 14)  (372 174)  (372 174)  LC_7 Logic Functioning bit
 (39 14)  (373 174)  (373 174)  LC_7 Logic Functioning bit
 (41 14)  (375 174)  (375 174)  LC_7 Logic Functioning bit
 (45 14)  (379 174)  (379 174)  LC_7 Logic Functioning bit
 (51 14)  (385 174)  (385 174)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (387 174)  (387 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (334 175)  (334 175)  routing T_7_10.glb_netwk_6 <X> T_7_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (338 175)  (338 175)  routing T_7_10.sp4_v_b_4 <X> T_7_10.sp4_h_l_44
 (18 15)  (352 175)  (352 175)  routing T_7_10.bnl_op_5 <X> T_7_10.lc_trk_g3_5
 (29 15)  (363 175)  (363 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (366 175)  (366 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (370 175)  (370 175)  LC_7 Logic Functioning bit
 (38 15)  (372 175)  (372 175)  LC_7 Logic Functioning bit
 (39 15)  (373 175)  (373 175)  LC_7 Logic Functioning bit
 (40 15)  (374 175)  (374 175)  LC_7 Logic Functioning bit
 (43 15)  (377 175)  (377 175)  LC_7 Logic Functioning bit
 (46 15)  (380 175)  (380 175)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (387 175)  (387 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_8_10

 (14 0)  (402 160)  (402 160)  routing T_8_10.lft_op_0 <X> T_8_10.lc_trk_g0_0
 (21 0)  (409 160)  (409 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (22 0)  (410 160)  (410 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (411 160)  (411 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (24 0)  (412 160)  (412 160)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (29 0)  (417 160)  (417 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 160)  (420 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 160)  (421 160)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 160)  (422 160)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_0/in_3
 (40 0)  (428 160)  (428 160)  LC_0 Logic Functioning bit
 (42 0)  (430 160)  (430 160)  LC_0 Logic Functioning bit
 (45 0)  (433 160)  (433 160)  LC_0 Logic Functioning bit
 (15 1)  (403 161)  (403 161)  routing T_8_10.lft_op_0 <X> T_8_10.lc_trk_g0_0
 (17 1)  (405 161)  (405 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (409 161)  (409 161)  routing T_8_10.sp4_h_r_19 <X> T_8_10.lc_trk_g0_3
 (22 1)  (410 161)  (410 161)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (412 161)  (412 161)  routing T_8_10.top_op_2 <X> T_8_10.lc_trk_g0_2
 (25 1)  (413 161)  (413 161)  routing T_8_10.top_op_2 <X> T_8_10.lc_trk_g0_2
 (27 1)  (415 161)  (415 161)  routing T_8_10.lc_trk_g3_1 <X> T_8_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 161)  (416 161)  routing T_8_10.lc_trk_g3_1 <X> T_8_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 161)  (417 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 161)  (418 161)  routing T_8_10.lc_trk_g0_3 <X> T_8_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 161)  (420 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (421 161)  (421 161)  routing T_8_10.lc_trk_g2_0 <X> T_8_10.input_2_0
 (41 1)  (429 161)  (429 161)  LC_0 Logic Functioning bit
 (42 1)  (430 161)  (430 161)  LC_0 Logic Functioning bit
 (44 1)  (432 161)  (432 161)  LC_0 Logic Functioning bit
 (1 2)  (389 162)  (389 162)  routing T_8_10.glb_netwk_4 <X> T_8_10.wire_logic_cluster/lc_7/clk
 (2 2)  (390 162)  (390 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (414 162)  (414 162)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (29 2)  (417 162)  (417 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 162)  (420 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 162)  (421 162)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (423 162)  (423 162)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_1
 (39 2)  (427 162)  (427 162)  LC_1 Logic Functioning bit
 (40 2)  (428 162)  (428 162)  LC_1 Logic Functioning bit
 (45 2)  (433 162)  (433 162)  LC_1 Logic Functioning bit
 (47 2)  (435 162)  (435 162)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (414 163)  (414 163)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 163)  (416 163)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 163)  (417 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 163)  (418 163)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 163)  (419 163)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_1/in_3
 (32 3)  (420 163)  (420 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (421 163)  (421 163)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_1
 (34 3)  (422 163)  (422 163)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_1
 (41 3)  (429 163)  (429 163)  LC_1 Logic Functioning bit
 (47 3)  (435 163)  (435 163)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (388 164)  (388 164)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/cen
 (1 4)  (389 164)  (389 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (27 4)  (415 164)  (415 164)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 164)  (416 164)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 164)  (417 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 164)  (418 164)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 164)  (419 164)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 164)  (420 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 164)  (421 164)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_2/in_3
 (40 4)  (428 164)  (428 164)  LC_2 Logic Functioning bit
 (42 4)  (430 164)  (430 164)  LC_2 Logic Functioning bit
 (45 4)  (433 164)  (433 164)  LC_2 Logic Functioning bit
 (46 4)  (434 164)  (434 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (388 165)  (388 165)  routing T_8_10.glb_netwk_7 <X> T_8_10.wire_logic_cluster/lc_7/cen
 (26 5)  (414 165)  (414 165)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 165)  (416 165)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 165)  (417 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 165)  (419 165)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 165)  (420 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (423 165)  (423 165)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input_2_2
 (40 5)  (428 165)  (428 165)  LC_2 Logic Functioning bit
 (48 5)  (436 165)  (436 165)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (441 165)  (441 165)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (394 166)  (394 166)  routing T_8_10.sp4_h_l_47 <X> T_8_10.sp4_v_t_38
 (11 6)  (399 166)  (399 166)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_v_t_40
 (13 6)  (401 166)  (401 166)  routing T_8_10.sp4_v_b_9 <X> T_8_10.sp4_v_t_40
 (26 6)  (414 166)  (414 166)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (417 166)  (417 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (420 166)  (420 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 166)  (421 166)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 166)  (423 166)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_3
 (39 6)  (427 166)  (427 166)  LC_3 Logic Functioning bit
 (40 6)  (428 166)  (428 166)  LC_3 Logic Functioning bit
 (45 6)  (433 166)  (433 166)  LC_3 Logic Functioning bit
 (52 6)  (440 166)  (440 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (414 167)  (414 167)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 167)  (416 167)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 167)  (417 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 167)  (418 167)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 167)  (419 167)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 167)  (420 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (421 167)  (421 167)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_3
 (34 7)  (422 167)  (422 167)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.input_2_3
 (41 7)  (429 167)  (429 167)  LC_3 Logic Functioning bit
 (48 7)  (436 167)  (436 167)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (441 167)  (441 167)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (413 168)  (413 168)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (27 8)  (415 168)  (415 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 168)  (416 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 168)  (417 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 168)  (418 168)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 168)  (419 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 168)  (420 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 168)  (421 168)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (40 8)  (428 168)  (428 168)  LC_4 Logic Functioning bit
 (42 8)  (430 168)  (430 168)  LC_4 Logic Functioning bit
 (45 8)  (433 168)  (433 168)  LC_4 Logic Functioning bit
 (46 8)  (434 168)  (434 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (440 168)  (440 168)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (391 169)  (391 169)  routing T_8_10.sp12_h_l_22 <X> T_8_10.sp12_v_b_1
 (14 9)  (402 169)  (402 169)  routing T_8_10.sp12_v_b_16 <X> T_8_10.lc_trk_g2_0
 (16 9)  (404 169)  (404 169)  routing T_8_10.sp12_v_b_16 <X> T_8_10.lc_trk_g2_0
 (17 9)  (405 169)  (405 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (410 169)  (410 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (411 169)  (411 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (25 9)  (413 169)  (413 169)  routing T_8_10.sp4_v_t_23 <X> T_8_10.lc_trk_g2_2
 (26 9)  (414 169)  (414 169)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 169)  (416 169)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 169)  (417 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 169)  (419 169)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 169)  (420 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (423 169)  (423 169)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input_2_4
 (40 9)  (428 169)  (428 169)  LC_4 Logic Functioning bit
 (46 9)  (434 169)  (434 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (439 169)  (439 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (441 169)  (441 169)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (409 170)  (409 170)  routing T_8_10.sp4_h_r_39 <X> T_8_10.lc_trk_g2_7
 (22 10)  (410 170)  (410 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (411 170)  (411 170)  routing T_8_10.sp4_h_r_39 <X> T_8_10.lc_trk_g2_7
 (24 10)  (412 170)  (412 170)  routing T_8_10.sp4_h_r_39 <X> T_8_10.lc_trk_g2_7
 (14 11)  (402 171)  (402 171)  routing T_8_10.sp12_v_b_20 <X> T_8_10.lc_trk_g2_4
 (16 11)  (404 171)  (404 171)  routing T_8_10.sp12_v_b_20 <X> T_8_10.lc_trk_g2_4
 (17 11)  (405 171)  (405 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (8 12)  (396 172)  (396 172)  routing T_8_10.sp4_v_b_4 <X> T_8_10.sp4_h_r_10
 (9 12)  (397 172)  (397 172)  routing T_8_10.sp4_v_b_4 <X> T_8_10.sp4_h_r_10
 (10 12)  (398 172)  (398 172)  routing T_8_10.sp4_v_b_4 <X> T_8_10.sp4_h_r_10
 (14 12)  (402 172)  (402 172)  routing T_8_10.bnl_op_0 <X> T_8_10.lc_trk_g3_0
 (16 12)  (404 172)  (404 172)  routing T_8_10.sp4_v_b_33 <X> T_8_10.lc_trk_g3_1
 (17 12)  (405 172)  (405 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (406 172)  (406 172)  routing T_8_10.sp4_v_b_33 <X> T_8_10.lc_trk_g3_1
 (27 12)  (415 172)  (415 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 172)  (416 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 172)  (417 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 172)  (418 172)  routing T_8_10.lc_trk_g3_4 <X> T_8_10.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 172)  (419 172)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 172)  (420 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 172)  (421 172)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (40 12)  (428 172)  (428 172)  LC_6 Logic Functioning bit
 (42 12)  (430 172)  (430 172)  LC_6 Logic Functioning bit
 (47 12)  (435 172)  (435 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (402 173)  (402 173)  routing T_8_10.bnl_op_0 <X> T_8_10.lc_trk_g3_0
 (17 13)  (405 173)  (405 173)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (406 173)  (406 173)  routing T_8_10.sp4_v_b_33 <X> T_8_10.lc_trk_g3_1
 (26 13)  (414 173)  (414 173)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 173)  (416 173)  routing T_8_10.lc_trk_g2_2 <X> T_8_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 173)  (417 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (419 173)  (419 173)  routing T_8_10.lc_trk_g2_7 <X> T_8_10.wire_logic_cluster/lc_6/in_3
 (32 13)  (420 173)  (420 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (423 173)  (423 173)  routing T_8_10.lc_trk_g0_2 <X> T_8_10.input_2_6
 (40 13)  (428 173)  (428 173)  LC_6 Logic Functioning bit
 (52 13)  (440 173)  (440 173)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (388 174)  (388 174)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 174)  (389 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (402 174)  (402 174)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (29 14)  (417 174)  (417 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 174)  (419 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 174)  (420 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 174)  (421 174)  routing T_8_10.lc_trk_g2_4 <X> T_8_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 174)  (424 174)  LC_7 Logic Functioning bit
 (37 14)  (425 174)  (425 174)  LC_7 Logic Functioning bit
 (38 14)  (426 174)  (426 174)  LC_7 Logic Functioning bit
 (39 14)  (427 174)  (427 174)  LC_7 Logic Functioning bit
 (40 14)  (428 174)  (428 174)  LC_7 Logic Functioning bit
 (41 14)  (429 174)  (429 174)  LC_7 Logic Functioning bit
 (42 14)  (430 174)  (430 174)  LC_7 Logic Functioning bit
 (43 14)  (431 174)  (431 174)  LC_7 Logic Functioning bit
 (45 14)  (433 174)  (433 174)  LC_7 Logic Functioning bit
 (50 14)  (438 174)  (438 174)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (388 175)  (388 175)  routing T_8_10.glb_netwk_6 <X> T_8_10.wire_logic_cluster/lc_7/s_r
 (14 15)  (402 175)  (402 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (15 15)  (403 175)  (403 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (16 15)  (404 175)  (404 175)  routing T_8_10.sp4_h_r_44 <X> T_8_10.lc_trk_g3_4
 (17 15)  (405 175)  (405 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (415 175)  (415 175)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 175)  (416 175)  routing T_8_10.lc_trk_g3_0 <X> T_8_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 175)  (417 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (424 175)  (424 175)  LC_7 Logic Functioning bit
 (37 15)  (425 175)  (425 175)  LC_7 Logic Functioning bit
 (38 15)  (426 175)  (426 175)  LC_7 Logic Functioning bit
 (39 15)  (427 175)  (427 175)  LC_7 Logic Functioning bit
 (40 15)  (428 175)  (428 175)  LC_7 Logic Functioning bit
 (42 15)  (430 175)  (430 175)  LC_7 Logic Functioning bit
 (43 15)  (431 175)  (431 175)  LC_7 Logic Functioning bit
 (44 15)  (432 175)  (432 175)  LC_7 Logic Functioning bit
 (53 15)  (441 175)  (441 175)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_9_10

 (28 0)  (470 160)  (470 160)  routing T_9_10.lc_trk_g2_1 <X> T_9_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 160)  (471 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 160)  (473 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 160)  (474 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 160)  (475 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 160)  (476 160)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 160)  (477 160)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (36 0)  (478 160)  (478 160)  LC_0 Logic Functioning bit
 (40 0)  (482 160)  (482 160)  LC_0 Logic Functioning bit
 (42 0)  (484 160)  (484 160)  LC_0 Logic Functioning bit
 (43 0)  (485 160)  (485 160)  LC_0 Logic Functioning bit
 (14 1)  (456 161)  (456 161)  routing T_9_10.sp4_r_v_b_35 <X> T_9_10.lc_trk_g0_0
 (17 1)  (459 161)  (459 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (470 161)  (470 161)  routing T_9_10.lc_trk_g2_0 <X> T_9_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 161)  (471 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 161)  (474 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (475 161)  (475 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (34 1)  (476 161)  (476 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (35 1)  (477 161)  (477 161)  routing T_9_10.lc_trk_g3_7 <X> T_9_10.input_2_0
 (36 1)  (478 161)  (478 161)  LC_0 Logic Functioning bit
 (43 1)  (485 161)  (485 161)  LC_0 Logic Functioning bit
 (51 1)  (493 161)  (493 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (443 162)  (443 162)  routing T_9_10.glb_netwk_4 <X> T_9_10.wire_logic_cluster/lc_7/clk
 (2 2)  (444 162)  (444 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (456 164)  (456 164)  routing T_9_10.lft_op_0 <X> T_9_10.lc_trk_g1_0
 (25 4)  (467 164)  (467 164)  routing T_9_10.lft_op_2 <X> T_9_10.lc_trk_g1_2
 (27 4)  (469 164)  (469 164)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 164)  (471 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 164)  (473 164)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 164)  (474 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 164)  (475 164)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (476 164)  (476 164)  routing T_9_10.lc_trk_g3_4 <X> T_9_10.wire_logic_cluster/lc_2/in_3
 (37 4)  (479 164)  (479 164)  LC_2 Logic Functioning bit
 (39 4)  (481 164)  (481 164)  LC_2 Logic Functioning bit
 (40 4)  (482 164)  (482 164)  LC_2 Logic Functioning bit
 (41 4)  (483 164)  (483 164)  LC_2 Logic Functioning bit
 (42 4)  (484 164)  (484 164)  LC_2 Logic Functioning bit
 (43 4)  (485 164)  (485 164)  LC_2 Logic Functioning bit
 (15 5)  (457 165)  (457 165)  routing T_9_10.lft_op_0 <X> T_9_10.lc_trk_g1_0
 (17 5)  (459 165)  (459 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (464 165)  (464 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (466 165)  (466 165)  routing T_9_10.lft_op_2 <X> T_9_10.lc_trk_g1_2
 (30 5)  (472 165)  (472 165)  routing T_9_10.lc_trk_g1_2 <X> T_9_10.wire_logic_cluster/lc_2/in_1
 (37 5)  (479 165)  (479 165)  LC_2 Logic Functioning bit
 (39 5)  (481 165)  (481 165)  LC_2 Logic Functioning bit
 (40 5)  (482 165)  (482 165)  LC_2 Logic Functioning bit
 (41 5)  (483 165)  (483 165)  LC_2 Logic Functioning bit
 (42 5)  (484 165)  (484 165)  LC_2 Logic Functioning bit
 (43 5)  (485 165)  (485 165)  LC_2 Logic Functioning bit
 (51 5)  (493 165)  (493 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 7)  (454 167)  (454 167)  routing T_9_10.sp4_h_l_40 <X> T_9_10.sp4_v_t_40
 (14 8)  (456 168)  (456 168)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (15 8)  (457 168)  (457 168)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g2_1
 (16 8)  (458 168)  (458 168)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g2_1
 (17 8)  (459 168)  (459 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (468 168)  (468 168)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 168)  (469 168)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 168)  (470 168)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 168)  (471 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 168)  (472 168)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 168)  (474 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 168)  (476 168)  routing T_9_10.lc_trk_g1_0 <X> T_9_10.wire_logic_cluster/lc_4/in_3
 (45 8)  (487 168)  (487 168)  LC_4 Logic Functioning bit
 (15 9)  (457 169)  (457 169)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (16 9)  (458 169)  (458 169)  routing T_9_10.sp4_h_l_21 <X> T_9_10.lc_trk_g2_0
 (17 9)  (459 169)  (459 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (460 169)  (460 169)  routing T_9_10.sp4_h_r_25 <X> T_9_10.lc_trk_g2_1
 (27 9)  (469 169)  (469 169)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 169)  (470 169)  routing T_9_10.lc_trk_g3_5 <X> T_9_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 169)  (471 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (472 169)  (472 169)  routing T_9_10.lc_trk_g3_6 <X> T_9_10.wire_logic_cluster/lc_4/in_1
 (32 9)  (474 169)  (474 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (479 169)  (479 169)  LC_4 Logic Functioning bit
 (46 9)  (488 169)  (488 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (450 170)  (450 170)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_h_l_42
 (9 10)  (451 170)  (451 170)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_h_l_42
 (10 10)  (452 170)  (452 170)  routing T_9_10.sp4_v_t_36 <X> T_9_10.sp4_h_l_42
 (12 10)  (454 170)  (454 170)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_h_l_45
 (29 10)  (471 170)  (471 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (478 170)  (478 170)  LC_5 Logic Functioning bit
 (38 10)  (480 170)  (480 170)  LC_5 Logic Functioning bit
 (41 10)  (483 170)  (483 170)  LC_5 Logic Functioning bit
 (43 10)  (485 170)  (485 170)  LC_5 Logic Functioning bit
 (45 10)  (487 170)  (487 170)  LC_5 Logic Functioning bit
 (11 11)  (453 171)  (453 171)  routing T_9_10.sp4_v_t_45 <X> T_9_10.sp4_h_l_45
 (27 11)  (469 171)  (469 171)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 171)  (470 171)  routing T_9_10.lc_trk_g3_0 <X> T_9_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 171)  (471 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (53 11)  (495 171)  (495 171)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 13)  (458 173)  (458 173)  routing T_9_10.sp12_v_b_8 <X> T_9_10.lc_trk_g3_0
 (17 13)  (459 173)  (459 173)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (442 174)  (442 174)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 174)  (443 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (456 174)  (456 174)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g3_4
 (17 14)  (459 174)  (459 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (463 174)  (463 174)  routing T_9_10.sp4_h_r_39 <X> T_9_10.lc_trk_g3_7
 (22 14)  (464 174)  (464 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (465 174)  (465 174)  routing T_9_10.sp4_h_r_39 <X> T_9_10.lc_trk_g3_7
 (24 14)  (466 174)  (466 174)  routing T_9_10.sp4_h_r_39 <X> T_9_10.lc_trk_g3_7
 (25 14)  (467 174)  (467 174)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6
 (0 15)  (442 175)  (442 175)  routing T_9_10.glb_netwk_6 <X> T_9_10.wire_logic_cluster/lc_7/s_r
 (10 15)  (452 175)  (452 175)  routing T_9_10.sp4_h_l_40 <X> T_9_10.sp4_v_t_47
 (15 15)  (457 175)  (457 175)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g3_4
 (16 15)  (458 175)  (458 175)  routing T_9_10.sp4_h_r_36 <X> T_9_10.lc_trk_g3_4
 (17 15)  (459 175)  (459 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (460 175)  (460 175)  routing T_9_10.sp4_r_v_b_45 <X> T_9_10.lc_trk_g3_5
 (22 15)  (464 175)  (464 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (465 175)  (465 175)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6
 (24 15)  (466 175)  (466 175)  routing T_9_10.sp4_h_r_38 <X> T_9_10.lc_trk_g3_6


RAM_Tile_10_10

 (8 3)  (504 163)  (504 163)  routing T_10_10.sp4_h_l_36 <X> T_10_10.sp4_v_t_36
 (10 5)  (506 165)  (506 165)  routing T_10_10.sp4_h_r_11 <X> T_10_10.sp4_v_b_4
 (8 7)  (504 167)  (504 167)  routing T_10_10.sp4_h_r_10 <X> T_10_10.sp4_v_t_41
 (9 7)  (505 167)  (505 167)  routing T_10_10.sp4_h_r_10 <X> T_10_10.sp4_v_t_41
 (10 7)  (506 167)  (506 167)  routing T_10_10.sp4_h_r_10 <X> T_10_10.sp4_v_t_41
 (10 8)  (506 168)  (506 168)  routing T_10_10.sp4_v_t_39 <X> T_10_10.sp4_h_r_7
 (6 10)  (502 170)  (502 170)  routing T_10_10.sp4_h_l_36 <X> T_10_10.sp4_v_t_43
 (11 10)  (507 170)  (507 170)  routing T_10_10.sp4_h_l_38 <X> T_10_10.sp4_v_t_45
 (10 11)  (506 171)  (506 171)  routing T_10_10.sp4_h_l_39 <X> T_10_10.sp4_v_t_42
 (8 12)  (504 172)  (504 172)  routing T_10_10.sp4_h_l_39 <X> T_10_10.sp4_h_r_10
 (10 12)  (506 172)  (506 172)  routing T_10_10.sp4_h_l_39 <X> T_10_10.sp4_h_r_10
 (6 14)  (502 174)  (502 174)  routing T_10_10.sp4_h_l_41 <X> T_10_10.sp4_v_t_44
 (11 14)  (507 174)  (507 174)  routing T_10_10.sp4_h_l_43 <X> T_10_10.sp4_v_t_46


LogicTile_11_10

 (22 0)  (560 160)  (560 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (561 160)  (561 160)  routing T_11_10.sp12_h_r_11 <X> T_11_10.lc_trk_g0_3
 (26 0)  (564 160)  (564 160)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (565 160)  (565 160)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 160)  (567 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 160)  (569 160)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 160)  (570 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 160)  (572 160)  routing T_11_10.lc_trk_g1_4 <X> T_11_10.wire_logic_cluster/lc_0/in_3
 (35 0)  (573 160)  (573 160)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.input_2_0
 (36 0)  (574 160)  (574 160)  LC_0 Logic Functioning bit
 (38 0)  (576 160)  (576 160)  LC_0 Logic Functioning bit
 (41 0)  (579 160)  (579 160)  LC_0 Logic Functioning bit
 (14 1)  (552 161)  (552 161)  routing T_11_10.sp12_h_r_16 <X> T_11_10.lc_trk_g0_0
 (16 1)  (554 161)  (554 161)  routing T_11_10.sp12_h_r_16 <X> T_11_10.lc_trk_g0_0
 (17 1)  (555 161)  (555 161)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (564 161)  (564 161)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 161)  (566 161)  routing T_11_10.lc_trk_g2_6 <X> T_11_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 161)  (567 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 161)  (568 161)  routing T_11_10.lc_trk_g1_2 <X> T_11_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (570 161)  (570 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (571 161)  (571 161)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.input_2_0
 (34 1)  (572 161)  (572 161)  routing T_11_10.lc_trk_g3_5 <X> T_11_10.input_2_0
 (37 1)  (575 161)  (575 161)  LC_0 Logic Functioning bit
 (38 1)  (576 161)  (576 161)  LC_0 Logic Functioning bit
 (41 1)  (579 161)  (579 161)  LC_0 Logic Functioning bit
 (1 2)  (539 162)  (539 162)  routing T_11_10.glb_netwk_4 <X> T_11_10.wire_logic_cluster/lc_7/clk
 (2 2)  (540 162)  (540 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (8 2)  (546 162)  (546 162)  routing T_11_10.sp4_v_t_36 <X> T_11_10.sp4_h_l_36
 (9 2)  (547 162)  (547 162)  routing T_11_10.sp4_v_t_36 <X> T_11_10.sp4_h_l_36
 (29 2)  (567 162)  (567 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (569 162)  (569 162)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 162)  (570 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 162)  (571 162)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (572 162)  (572 162)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 162)  (574 162)  LC_1 Logic Functioning bit
 (37 2)  (575 162)  (575 162)  LC_1 Logic Functioning bit
 (38 2)  (576 162)  (576 162)  LC_1 Logic Functioning bit
 (39 2)  (577 162)  (577 162)  LC_1 Logic Functioning bit
 (40 2)  (578 162)  (578 162)  LC_1 Logic Functioning bit
 (42 2)  (580 162)  (580 162)  LC_1 Logic Functioning bit
 (43 2)  (581 162)  (581 162)  LC_1 Logic Functioning bit
 (45 2)  (583 162)  (583 162)  LC_1 Logic Functioning bit
 (50 2)  (588 162)  (588 162)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (552 163)  (552 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (15 3)  (553 163)  (553 163)  routing T_11_10.top_op_4 <X> T_11_10.lc_trk_g0_4
 (17 3)  (555 163)  (555 163)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (564 163)  (564 163)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 163)  (567 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (569 163)  (569 163)  routing T_11_10.lc_trk_g3_7 <X> T_11_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (574 163)  (574 163)  LC_1 Logic Functioning bit
 (37 3)  (575 163)  (575 163)  LC_1 Logic Functioning bit
 (38 3)  (576 163)  (576 163)  LC_1 Logic Functioning bit
 (39 3)  (577 163)  (577 163)  LC_1 Logic Functioning bit
 (40 3)  (578 163)  (578 163)  LC_1 Logic Functioning bit
 (41 3)  (579 163)  (579 163)  LC_1 Logic Functioning bit
 (42 3)  (580 163)  (580 163)  LC_1 Logic Functioning bit
 (43 3)  (581 163)  (581 163)  LC_1 Logic Functioning bit
 (44 3)  (582 163)  (582 163)  LC_1 Logic Functioning bit
 (0 4)  (538 164)  (538 164)  routing T_11_10.glb_netwk_7 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (1 4)  (539 164)  (539 164)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (25 4)  (563 164)  (563 164)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (28 4)  (566 164)  (566 164)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 164)  (567 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 164)  (568 164)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (32 4)  (570 164)  (570 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (42 4)  (580 164)  (580 164)  LC_2 Logic Functioning bit
 (45 4)  (583 164)  (583 164)  LC_2 Logic Functioning bit
 (53 4)  (591 164)  (591 164)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (538 165)  (538 165)  routing T_11_10.glb_netwk_7 <X> T_11_10.wire_logic_cluster/lc_7/cen
 (22 5)  (560 165)  (560 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (561 165)  (561 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (24 5)  (562 165)  (562 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (25 5)  (563 165)  (563 165)  routing T_11_10.sp4_h_l_7 <X> T_11_10.lc_trk_g1_2
 (26 5)  (564 165)  (564 165)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 165)  (566 165)  routing T_11_10.lc_trk_g2_2 <X> T_11_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 165)  (567 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 165)  (568 165)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (569 165)  (569 165)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 165)  (570 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (52 5)  (590 165)  (590 165)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (28 6)  (566 166)  (566 166)  routing T_11_10.lc_trk_g2_0 <X> T_11_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 166)  (567 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (570 166)  (570 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 166)  (571 166)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (572 166)  (572 166)  routing T_11_10.lc_trk_g3_1 <X> T_11_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (575 166)  (575 166)  LC_3 Logic Functioning bit
 (39 6)  (577 166)  (577 166)  LC_3 Logic Functioning bit
 (46 6)  (584 166)  (584 166)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (586 166)  (586 166)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (552 167)  (552 167)  routing T_11_10.sp4_r_v_b_28 <X> T_11_10.lc_trk_g1_4
 (17 7)  (555 167)  (555 167)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (37 7)  (575 167)  (575 167)  LC_3 Logic Functioning bit
 (39 7)  (577 167)  (577 167)  LC_3 Logic Functioning bit
 (52 7)  (590 167)  (590 167)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (552 168)  (552 168)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (25 8)  (563 168)  (563 168)  routing T_11_10.sp4_v_t_23 <X> T_11_10.lc_trk_g2_2
 (26 8)  (564 168)  (564 168)  routing T_11_10.lc_trk_g0_4 <X> T_11_10.wire_logic_cluster/lc_4/in_0
 (28 8)  (566 168)  (566 168)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 168)  (567 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 168)  (568 168)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (570 168)  (570 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (575 168)  (575 168)  LC_4 Logic Functioning bit
 (45 8)  (583 168)  (583 168)  LC_4 Logic Functioning bit
 (15 9)  (553 169)  (553 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (16 9)  (554 169)  (554 169)  routing T_11_10.sp4_h_l_21 <X> T_11_10.lc_trk_g2_0
 (17 9)  (555 169)  (555 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (560 169)  (560 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (561 169)  (561 169)  routing T_11_10.sp4_v_t_23 <X> T_11_10.lc_trk_g2_2
 (25 9)  (563 169)  (563 169)  routing T_11_10.sp4_v_t_23 <X> T_11_10.lc_trk_g2_2
 (29 9)  (567 169)  (567 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (568 169)  (568 169)  routing T_11_10.lc_trk_g2_7 <X> T_11_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (569 169)  (569 169)  routing T_11_10.lc_trk_g0_3 <X> T_11_10.wire_logic_cluster/lc_4/in_3
 (32 9)  (570 169)  (570 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (48 9)  (586 169)  (586 169)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (589 169)  (589 169)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (543 170)  (543 170)  routing T_11_10.sp4_v_t_43 <X> T_11_10.sp4_h_l_43
 (21 10)  (559 170)  (559 170)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g2_7
 (22 10)  (560 170)  (560 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (561 170)  (561 170)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g2_7
 (24 10)  (562 170)  (562 170)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g2_7
 (6 11)  (544 171)  (544 171)  routing T_11_10.sp4_v_t_43 <X> T_11_10.sp4_h_l_43
 (12 11)  (550 171)  (550 171)  routing T_11_10.sp4_h_l_45 <X> T_11_10.sp4_v_t_45
 (21 11)  (559 171)  (559 171)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g2_7
 (22 11)  (560 171)  (560 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (563 171)  (563 171)  routing T_11_10.sp4_r_v_b_38 <X> T_11_10.lc_trk_g2_6
 (17 12)  (555 172)  (555 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (556 172)  (556 172)  routing T_11_10.wire_logic_cluster/lc_1/out <X> T_11_10.lc_trk_g3_1
 (0 14)  (538 174)  (538 174)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 174)  (539 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (554 174)  (554 174)  routing T_11_10.sp4_v_t_16 <X> T_11_10.lc_trk_g3_5
 (17 14)  (555 174)  (555 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (556 174)  (556 174)  routing T_11_10.sp4_v_t_16 <X> T_11_10.lc_trk_g3_5
 (21 14)  (559 174)  (559 174)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g3_7
 (22 14)  (560 174)  (560 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 174)  (561 174)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g3_7
 (24 14)  (562 174)  (562 174)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g3_7
 (0 15)  (538 175)  (538 175)  routing T_11_10.glb_netwk_6 <X> T_11_10.wire_logic_cluster/lc_7/s_r
 (21 15)  (559 175)  (559 175)  routing T_11_10.sp4_h_l_34 <X> T_11_10.lc_trk_g3_7


LogicTile_12_10

 (11 0)  (603 160)  (603 160)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_v_b_2
 (13 0)  (605 160)  (605 160)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_v_b_2
 (12 1)  (604 161)  (604 161)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_v_b_2
 (10 3)  (602 163)  (602 163)  routing T_12_10.sp4_h_l_45 <X> T_12_10.sp4_v_t_36


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (14 4)  (3 148)  (3 148)  routing T_0_9.lc_trk_g1_2 <X> T_0_9.wire_gbuf/in
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (14 5)  (3 149)  (3 149)  routing T_0_9.lc_trk_g1_2 <X> T_0_9.wire_gbuf/in
 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (4 11)  (13 155)  (13 155)  routing T_0_9.span4_vert_b_2 <X> T_0_9.lc_trk_g1_2
 (5 11)  (12 155)  (12 155)  routing T_0_9.span4_vert_b_2 <X> T_0_9.lc_trk_g1_2
 (7 11)  (10 155)  (10 155)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_2 lc_trk_g1_2


LogicTile_1_9

 (27 0)  (45 144)  (45 144)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 144)  (47 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 144)  (48 144)  routing T_1_9.lc_trk_g1_4 <X> T_1_9.wire_logic_cluster/lc_0/in_1
 (44 0)  (62 144)  (62 144)  LC_0 Logic Functioning bit
 (22 1)  (40 145)  (40 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (41 145)  (41 145)  routing T_1_9.sp4_v_b_18 <X> T_1_9.lc_trk_g0_2
 (24 1)  (42 145)  (42 145)  routing T_1_9.sp4_v_b_18 <X> T_1_9.lc_trk_g0_2
 (50 1)  (68 145)  (68 145)  Carry_In_Mux bit 

 (1 2)  (19 146)  (19 146)  routing T_1_9.glb_netwk_4 <X> T_1_9.wire_logic_cluster/lc_7/clk
 (2 2)  (20 146)  (20 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 146)  (32 146)  routing T_1_9.wire_logic_cluster/lc_4/out <X> T_1_9.lc_trk_g0_4
 (15 2)  (33 146)  (33 146)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (17 2)  (35 146)  (35 146)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (47 146)  (47 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 146)  (48 146)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 146)  (50 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 146)  (54 146)  LC_1 Logic Functioning bit
 (37 2)  (55 146)  (55 146)  LC_1 Logic Functioning bit
 (38 2)  (56 146)  (56 146)  LC_1 Logic Functioning bit
 (39 2)  (57 146)  (57 146)  LC_1 Logic Functioning bit
 (44 2)  (62 146)  (62 146)  LC_1 Logic Functioning bit
 (17 3)  (35 147)  (35 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (36 147)  (36 147)  routing T_1_9.top_op_5 <X> T_1_9.lc_trk_g0_5
 (22 3)  (40 147)  (40 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 147)  (42 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (25 3)  (43 147)  (43 147)  routing T_1_9.top_op_6 <X> T_1_9.lc_trk_g0_6
 (30 3)  (48 147)  (48 147)  routing T_1_9.lc_trk_g0_6 <X> T_1_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 147)  (54 147)  LC_1 Logic Functioning bit
 (37 3)  (55 147)  (55 147)  LC_1 Logic Functioning bit
 (38 3)  (56 147)  (56 147)  LC_1 Logic Functioning bit
 (39 3)  (57 147)  (57 147)  LC_1 Logic Functioning bit
 (1 4)  (19 148)  (19 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (28 4)  (46 148)  (46 148)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 148)  (47 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 148)  (48 148)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (32 4)  (50 148)  (50 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 148)  (54 148)  LC_2 Logic Functioning bit
 (37 4)  (55 148)  (55 148)  LC_2 Logic Functioning bit
 (38 4)  (56 148)  (56 148)  LC_2 Logic Functioning bit
 (39 4)  (57 148)  (57 148)  LC_2 Logic Functioning bit
 (44 4)  (62 148)  (62 148)  LC_2 Logic Functioning bit
 (1 5)  (19 149)  (19 149)  routing T_1_9.lc_trk_g0_2 <X> T_1_9.wire_logic_cluster/lc_7/cen
 (30 5)  (48 149)  (48 149)  routing T_1_9.lc_trk_g2_7 <X> T_1_9.wire_logic_cluster/lc_2/in_1
 (36 5)  (54 149)  (54 149)  LC_2 Logic Functioning bit
 (37 5)  (55 149)  (55 149)  LC_2 Logic Functioning bit
 (38 5)  (56 149)  (56 149)  LC_2 Logic Functioning bit
 (39 5)  (57 149)  (57 149)  LC_2 Logic Functioning bit
 (51 5)  (69 149)  (69 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (22 150)  (22 150)  routing T_1_9.sp4_h_r_9 <X> T_1_9.sp4_v_t_38
 (6 6)  (24 150)  (24 150)  routing T_1_9.sp4_h_r_9 <X> T_1_9.sp4_v_t_38
 (22 6)  (40 150)  (40 150)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 150)  (42 150)  routing T_1_9.bot_op_7 <X> T_1_9.lc_trk_g1_7
 (27 6)  (45 150)  (45 150)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 150)  (47 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 150)  (48 150)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 150)  (50 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 150)  (54 150)  LC_3 Logic Functioning bit
 (37 6)  (55 150)  (55 150)  LC_3 Logic Functioning bit
 (38 6)  (56 150)  (56 150)  LC_3 Logic Functioning bit
 (39 6)  (57 150)  (57 150)  LC_3 Logic Functioning bit
 (44 6)  (62 150)  (62 150)  LC_3 Logic Functioning bit
 (5 7)  (23 151)  (23 151)  routing T_1_9.sp4_h_r_9 <X> T_1_9.sp4_v_t_38
 (14 7)  (32 151)  (32 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (15 7)  (33 151)  (33 151)  routing T_1_9.top_op_4 <X> T_1_9.lc_trk_g1_4
 (17 7)  (35 151)  (35 151)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (30 7)  (48 151)  (48 151)  routing T_1_9.lc_trk_g1_7 <X> T_1_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (54 151)  (54 151)  LC_3 Logic Functioning bit
 (37 7)  (55 151)  (55 151)  LC_3 Logic Functioning bit
 (38 7)  (56 151)  (56 151)  LC_3 Logic Functioning bit
 (39 7)  (57 151)  (57 151)  LC_3 Logic Functioning bit
 (26 8)  (44 152)  (44 152)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (47 152)  (47 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 152)  (48 152)  routing T_1_9.lc_trk_g0_5 <X> T_1_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 152)  (50 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 152)  (53 152)  routing T_1_9.lc_trk_g0_4 <X> T_1_9.input_2_4
 (39 8)  (57 152)  (57 152)  LC_4 Logic Functioning bit
 (42 8)  (60 152)  (60 152)  LC_4 Logic Functioning bit
 (45 8)  (63 152)  (63 152)  LC_4 Logic Functioning bit
 (51 8)  (69 152)  (69 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (44 153)  (44 153)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 153)  (46 153)  routing T_1_9.lc_trk_g2_6 <X> T_1_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 153)  (47 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 153)  (50 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (54 153)  (54 153)  LC_4 Logic Functioning bit
 (38 9)  (56 153)  (56 153)  LC_4 Logic Functioning bit
 (39 9)  (57 153)  (57 153)  LC_4 Logic Functioning bit
 (41 9)  (59 153)  (59 153)  LC_4 Logic Functioning bit
 (42 9)  (60 153)  (60 153)  LC_4 Logic Functioning bit
 (43 9)  (61 153)  (61 153)  LC_4 Logic Functioning bit
 (44 9)  (62 153)  (62 153)  LC_4 Logic Functioning bit
 (45 9)  (63 153)  (63 153)  LC_4 Logic Functioning bit
 (22 10)  (40 154)  (40 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (39 155)  (39 155)  routing T_1_9.sp4_r_v_b_39 <X> T_1_9.lc_trk_g2_7
 (22 11)  (40 155)  (40 155)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (41 155)  (41 155)  routing T_1_9.sp12_v_b_14 <X> T_1_9.lc_trk_g2_6
 (0 14)  (18 158)  (18 158)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 158)  (19 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 159)  (18 159)  routing T_1_9.glb_netwk_6 <X> T_1_9.wire_logic_cluster/lc_7/s_r


LogicTile_2_9

 (12 1)  (84 145)  (84 145)  routing T_2_9.sp4_h_r_2 <X> T_2_9.sp4_v_b_2
 (1 2)  (73 146)  (73 146)  routing T_2_9.glb_netwk_4 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (31 4)  (103 148)  (103 148)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 148)  (105 148)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (46 4)  (118 148)  (118 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (76 149)  (76 149)  routing T_2_9.sp4_v_t_47 <X> T_2_9.sp4_h_r_3
 (31 5)  (103 149)  (103 149)  routing T_2_9.lc_trk_g2_7 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 149)  (108 149)  LC_2 Logic Functioning bit
 (37 5)  (109 149)  (109 149)  LC_2 Logic Functioning bit
 (38 5)  (110 149)  (110 149)  LC_2 Logic Functioning bit
 (39 5)  (111 149)  (111 149)  LC_2 Logic Functioning bit
 (44 5)  (116 149)  (116 149)  LC_2 Logic Functioning bit
 (45 5)  (117 149)  (117 149)  LC_2 Logic Functioning bit
 (51 5)  (123 149)  (123 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 10)  (94 154)  (94 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (95 154)  (95 154)  routing T_2_9.sp4_v_b_47 <X> T_2_9.lc_trk_g2_7
 (24 10)  (96 154)  (96 154)  routing T_2_9.sp4_v_b_47 <X> T_2_9.lc_trk_g2_7
 (10 12)  (82 156)  (82 156)  routing T_2_9.sp4_v_t_40 <X> T_2_9.sp4_h_r_10
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control

 (12 8)  (138 152)  (138 152)  routing T_3_9.sp4_v_t_45 <X> T_3_9.sp4_h_r_8
 (9 12)  (135 156)  (135 156)  routing T_3_9.sp4_v_t_47 <X> T_3_9.sp4_h_r_10


LogicTile_4_9

 (5 0)  (173 144)  (173 144)  routing T_4_9.sp4_v_t_37 <X> T_4_9.sp4_h_r_0
 (9 0)  (177 144)  (177 144)  routing T_4_9.sp4_v_t_36 <X> T_4_9.sp4_h_r_1
 (14 0)  (182 144)  (182 144)  routing T_4_9.sp4_h_r_8 <X> T_4_9.lc_trk_g0_0
 (28 0)  (196 144)  (196 144)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 144)  (197 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 144)  (199 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 144)  (200 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 144)  (201 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 144)  (202 144)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 144)  (203 144)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.input_2_0
 (15 1)  (183 145)  (183 145)  routing T_4_9.sp4_h_r_8 <X> T_4_9.lc_trk_g0_0
 (16 1)  (184 145)  (184 145)  routing T_4_9.sp4_h_r_8 <X> T_4_9.lc_trk_g0_0
 (17 1)  (185 145)  (185 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (194 145)  (194 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (195 145)  (195 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 145)  (196 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 145)  (197 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 145)  (198 145)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 145)  (200 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (201 145)  (201 145)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.input_2_0
 (34 1)  (202 145)  (202 145)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.input_2_0
 (37 1)  (205 145)  (205 145)  LC_0 Logic Functioning bit
 (29 2)  (197 146)  (197 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (200 146)  (200 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 146)  (201 146)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 146)  (202 146)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 146)  (203 146)  routing T_4_9.lc_trk_g1_6 <X> T_4_9.input_2_1
 (36 2)  (204 146)  (204 146)  LC_1 Logic Functioning bit
 (37 2)  (205 146)  (205 146)  LC_1 Logic Functioning bit
 (38 2)  (206 146)  (206 146)  LC_1 Logic Functioning bit
 (39 2)  (207 146)  (207 146)  LC_1 Logic Functioning bit
 (40 2)  (208 146)  (208 146)  LC_1 Logic Functioning bit
 (41 2)  (209 146)  (209 146)  LC_1 Logic Functioning bit
 (42 2)  (210 146)  (210 146)  LC_1 Logic Functioning bit
 (43 2)  (211 146)  (211 146)  LC_1 Logic Functioning bit
 (26 3)  (194 147)  (194 147)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 147)  (195 147)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 147)  (196 147)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 147)  (197 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 147)  (199 147)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 147)  (200 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (202 147)  (202 147)  routing T_4_9.lc_trk_g1_6 <X> T_4_9.input_2_1
 (35 3)  (203 147)  (203 147)  routing T_4_9.lc_trk_g1_6 <X> T_4_9.input_2_1
 (36 3)  (204 147)  (204 147)  LC_1 Logic Functioning bit
 (38 3)  (206 147)  (206 147)  LC_1 Logic Functioning bit
 (39 3)  (207 147)  (207 147)  LC_1 Logic Functioning bit
 (40 3)  (208 147)  (208 147)  LC_1 Logic Functioning bit
 (41 3)  (209 147)  (209 147)  LC_1 Logic Functioning bit
 (42 3)  (210 147)  (210 147)  LC_1 Logic Functioning bit
 (43 3)  (211 147)  (211 147)  LC_1 Logic Functioning bit
 (22 6)  (190 150)  (190 150)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 150)  (192 150)  routing T_4_9.top_op_7 <X> T_4_9.lc_trk_g1_7
 (26 6)  (194 150)  (194 150)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 150)  (195 150)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 150)  (196 150)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 150)  (197 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 150)  (199 150)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 150)  (200 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 150)  (202 150)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (21 7)  (189 151)  (189 151)  routing T_4_9.top_op_7 <X> T_4_9.lc_trk_g1_7
 (22 7)  (190 151)  (190 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (192 151)  (192 151)  routing T_4_9.top_op_6 <X> T_4_9.lc_trk_g1_6
 (25 7)  (193 151)  (193 151)  routing T_4_9.top_op_6 <X> T_4_9.lc_trk_g1_6
 (27 7)  (195 151)  (195 151)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 151)  (196 151)  routing T_4_9.lc_trk_g3_4 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 151)  (197 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 151)  (198 151)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 151)  (199 151)  routing T_4_9.lc_trk_g1_7 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 151)  (200 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (201 151)  (201 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.input_2_3
 (34 7)  (202 151)  (202 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.input_2_3
 (35 7)  (203 151)  (203 151)  routing T_4_9.lc_trk_g3_2 <X> T_4_9.input_2_3
 (38 7)  (206 151)  (206 151)  LC_3 Logic Functioning bit
 (22 8)  (190 152)  (190 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (191 152)  (191 152)  routing T_4_9.sp4_h_r_27 <X> T_4_9.lc_trk_g2_3
 (24 8)  (192 152)  (192 152)  routing T_4_9.sp4_h_r_27 <X> T_4_9.lc_trk_g2_3
 (21 9)  (189 153)  (189 153)  routing T_4_9.sp4_h_r_27 <X> T_4_9.lc_trk_g2_3
 (22 12)  (190 156)  (190 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (191 156)  (191 156)  routing T_4_9.sp12_v_b_11 <X> T_4_9.lc_trk_g3_3
 (13 13)  (181 157)  (181 157)  routing T_4_9.sp4_v_t_43 <X> T_4_9.sp4_h_r_11
 (22 13)  (190 157)  (190 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (193 157)  (193 157)  routing T_4_9.sp4_r_v_b_42 <X> T_4_9.lc_trk_g3_2
 (16 14)  (184 158)  (184 158)  routing T_4_9.sp12_v_t_10 <X> T_4_9.lc_trk_g3_5
 (17 14)  (185 158)  (185 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (14 15)  (182 159)  (182 159)  routing T_4_9.sp12_v_b_20 <X> T_4_9.lc_trk_g3_4
 (16 15)  (184 159)  (184 159)  routing T_4_9.sp12_v_b_20 <X> T_4_9.lc_trk_g3_4
 (17 15)  (185 159)  (185 159)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_5_9

 (14 0)  (236 144)  (236 144)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (15 0)  (237 144)  (237 144)  routing T_5_9.sp4_h_r_9 <X> T_5_9.lc_trk_g0_1
 (16 0)  (238 144)  (238 144)  routing T_5_9.sp4_h_r_9 <X> T_5_9.lc_trk_g0_1
 (17 0)  (239 144)  (239 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (240 144)  (240 144)  routing T_5_9.sp4_h_r_9 <X> T_5_9.lc_trk_g0_1
 (21 0)  (243 144)  (243 144)  routing T_5_9.lft_op_3 <X> T_5_9.lc_trk_g0_3
 (22 0)  (244 144)  (244 144)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 144)  (246 144)  routing T_5_9.lft_op_3 <X> T_5_9.lc_trk_g0_3
 (26 0)  (248 144)  (248 144)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 144)  (251 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 144)  (254 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 144)  (255 144)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 144)  (256 144)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 144)  (257 144)  routing T_5_9.lc_trk_g0_6 <X> T_5_9.input_2_0
 (14 1)  (236 145)  (236 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (15 1)  (237 145)  (237 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (16 1)  (238 145)  (238 145)  routing T_5_9.sp4_h_l_5 <X> T_5_9.lc_trk_g0_0
 (17 1)  (239 145)  (239 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (250 145)  (250 145)  routing T_5_9.lc_trk_g2_4 <X> T_5_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 145)  (251 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 145)  (253 145)  routing T_5_9.lc_trk_g3_2 <X> T_5_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 145)  (254 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (257 145)  (257 145)  routing T_5_9.lc_trk_g0_6 <X> T_5_9.input_2_0
 (38 1)  (260 145)  (260 145)  LC_0 Logic Functioning bit
 (4 2)  (226 146)  (226 146)  routing T_5_9.sp4_h_r_0 <X> T_5_9.sp4_v_t_37
 (29 2)  (251 146)  (251 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 146)  (254 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 146)  (255 146)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 146)  (258 146)  LC_1 Logic Functioning bit
 (37 2)  (259 146)  (259 146)  LC_1 Logic Functioning bit
 (38 2)  (260 146)  (260 146)  LC_1 Logic Functioning bit
 (39 2)  (261 146)  (261 146)  LC_1 Logic Functioning bit
 (41 2)  (263 146)  (263 146)  LC_1 Logic Functioning bit
 (43 2)  (265 146)  (265 146)  LC_1 Logic Functioning bit
 (50 2)  (272 146)  (272 146)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (227 147)  (227 147)  routing T_5_9.sp4_h_r_0 <X> T_5_9.sp4_v_t_37
 (22 3)  (244 147)  (244 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (247 147)  (247 147)  routing T_5_9.sp4_r_v_b_30 <X> T_5_9.lc_trk_g0_6
 (27 3)  (249 147)  (249 147)  routing T_5_9.lc_trk_g1_0 <X> T_5_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 147)  (251 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 147)  (253 147)  routing T_5_9.lc_trk_g2_2 <X> T_5_9.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 147)  (258 147)  LC_1 Logic Functioning bit
 (37 3)  (259 147)  (259 147)  LC_1 Logic Functioning bit
 (38 3)  (260 147)  (260 147)  LC_1 Logic Functioning bit
 (39 3)  (261 147)  (261 147)  LC_1 Logic Functioning bit
 (41 3)  (263 147)  (263 147)  LC_1 Logic Functioning bit
 (42 3)  (264 147)  (264 147)  LC_1 Logic Functioning bit
 (43 3)  (265 147)  (265 147)  LC_1 Logic Functioning bit
 (14 4)  (236 148)  (236 148)  routing T_5_9.lft_op_0 <X> T_5_9.lc_trk_g1_0
 (15 4)  (237 148)  (237 148)  routing T_5_9.lft_op_1 <X> T_5_9.lc_trk_g1_1
 (17 4)  (239 148)  (239 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 148)  (240 148)  routing T_5_9.lft_op_1 <X> T_5_9.lc_trk_g1_1
 (28 4)  (250 148)  (250 148)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 148)  (251 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 148)  (254 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (257 148)  (257 148)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.input_2_2
 (38 4)  (260 148)  (260 148)  LC_2 Logic Functioning bit
 (41 4)  (263 148)  (263 148)  LC_2 Logic Functioning bit
 (43 4)  (265 148)  (265 148)  LC_2 Logic Functioning bit
 (15 5)  (237 149)  (237 149)  routing T_5_9.lft_op_0 <X> T_5_9.lc_trk_g1_0
 (17 5)  (239 149)  (239 149)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (249 149)  (249 149)  routing T_5_9.lc_trk_g1_1 <X> T_5_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 149)  (251 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 149)  (252 149)  routing T_5_9.lc_trk_g2_3 <X> T_5_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 149)  (253 149)  routing T_5_9.lc_trk_g0_3 <X> T_5_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 149)  (254 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (255 149)  (255 149)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.input_2_2
 (34 5)  (256 149)  (256 149)  routing T_5_9.lc_trk_g3_5 <X> T_5_9.input_2_2
 (43 5)  (265 149)  (265 149)  LC_2 Logic Functioning bit
 (48 5)  (270 149)  (270 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 8)  (234 152)  (234 152)  routing T_5_9.sp4_v_t_45 <X> T_5_9.sp4_h_r_8
 (22 8)  (244 152)  (244 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (245 152)  (245 152)  routing T_5_9.sp4_v_t_30 <X> T_5_9.lc_trk_g2_3
 (24 8)  (246 152)  (246 152)  routing T_5_9.sp4_v_t_30 <X> T_5_9.lc_trk_g2_3
 (22 9)  (244 153)  (244 153)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (246 153)  (246 153)  routing T_5_9.tnl_op_2 <X> T_5_9.lc_trk_g2_2
 (25 9)  (247 153)  (247 153)  routing T_5_9.tnl_op_2 <X> T_5_9.lc_trk_g2_2
 (17 11)  (239 155)  (239 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 13)  (244 157)  (244 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (245 157)  (245 157)  routing T_5_9.sp4_h_l_15 <X> T_5_9.lc_trk_g3_2
 (24 13)  (246 157)  (246 157)  routing T_5_9.sp4_h_l_15 <X> T_5_9.lc_trk_g3_2
 (25 13)  (247 157)  (247 157)  routing T_5_9.sp4_h_l_15 <X> T_5_9.lc_trk_g3_2
 (17 14)  (239 158)  (239 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_6_9

 (17 0)  (293 144)  (293 144)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (294 144)  (294 144)  routing T_6_9.bnr_op_1 <X> T_6_9.lc_trk_g0_1
 (25 0)  (301 144)  (301 144)  routing T_6_9.sp4_h_l_7 <X> T_6_9.lc_trk_g0_2
 (28 0)  (304 144)  (304 144)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 144)  (305 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 144)  (307 144)  routing T_6_9.lc_trk_g0_7 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 144)  (308 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 144)  (311 144)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_0
 (36 0)  (312 144)  (312 144)  LC_0 Logic Functioning bit
 (37 0)  (313 144)  (313 144)  LC_0 Logic Functioning bit
 (38 0)  (314 144)  (314 144)  LC_0 Logic Functioning bit
 (39 0)  (315 144)  (315 144)  LC_0 Logic Functioning bit
 (40 0)  (316 144)  (316 144)  LC_0 Logic Functioning bit
 (41 0)  (317 144)  (317 144)  LC_0 Logic Functioning bit
 (42 0)  (318 144)  (318 144)  LC_0 Logic Functioning bit
 (43 0)  (319 144)  (319 144)  LC_0 Logic Functioning bit
 (18 1)  (294 145)  (294 145)  routing T_6_9.bnr_op_1 <X> T_6_9.lc_trk_g0_1
 (22 1)  (298 145)  (298 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (299 145)  (299 145)  routing T_6_9.sp4_h_l_7 <X> T_6_9.lc_trk_g0_2
 (24 1)  (300 145)  (300 145)  routing T_6_9.sp4_h_l_7 <X> T_6_9.lc_trk_g0_2
 (25 1)  (301 145)  (301 145)  routing T_6_9.sp4_h_l_7 <X> T_6_9.lc_trk_g0_2
 (28 1)  (304 145)  (304 145)  routing T_6_9.lc_trk_g2_0 <X> T_6_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 145)  (305 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 145)  (307 145)  routing T_6_9.lc_trk_g0_7 <X> T_6_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 145)  (308 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (310 145)  (310 145)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_0
 (36 1)  (312 145)  (312 145)  LC_0 Logic Functioning bit
 (37 1)  (313 145)  (313 145)  LC_0 Logic Functioning bit
 (38 1)  (314 145)  (314 145)  LC_0 Logic Functioning bit
 (39 1)  (315 145)  (315 145)  LC_0 Logic Functioning bit
 (41 1)  (317 145)  (317 145)  LC_0 Logic Functioning bit
 (42 1)  (318 145)  (318 145)  LC_0 Logic Functioning bit
 (43 1)  (319 145)  (319 145)  LC_0 Logic Functioning bit
 (47 1)  (323 145)  (323 145)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 2)  (298 146)  (298 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (299 146)  (299 146)  routing T_6_9.sp4_v_b_23 <X> T_6_9.lc_trk_g0_7
 (24 2)  (300 146)  (300 146)  routing T_6_9.sp4_v_b_23 <X> T_6_9.lc_trk_g0_7
 (26 2)  (302 146)  (302 146)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 146)  (305 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 146)  (307 146)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 146)  (308 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (312 146)  (312 146)  LC_1 Logic Functioning bit
 (38 2)  (314 146)  (314 146)  LC_1 Logic Functioning bit
 (52 2)  (328 146)  (328 146)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (287 147)  (287 147)  routing T_6_9.sp4_h_r_2 <X> T_6_9.sp4_h_l_39
 (22 3)  (298 147)  (298 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (299 147)  (299 147)  routing T_6_9.sp4_v_b_22 <X> T_6_9.lc_trk_g0_6
 (24 3)  (300 147)  (300 147)  routing T_6_9.sp4_v_b_22 <X> T_6_9.lc_trk_g0_6
 (27 3)  (303 147)  (303 147)  routing T_6_9.lc_trk_g1_4 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 147)  (305 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 147)  (306 147)  routing T_6_9.lc_trk_g0_2 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 147)  (307 147)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (4 4)  (280 148)  (280 148)  routing T_6_9.sp4_h_l_38 <X> T_6_9.sp4_v_b_3
 (15 4)  (291 148)  (291 148)  routing T_6_9.lft_op_1 <X> T_6_9.lc_trk_g1_1
 (17 4)  (293 148)  (293 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (294 148)  (294 148)  routing T_6_9.lft_op_1 <X> T_6_9.lc_trk_g1_1
 (25 4)  (301 148)  (301 148)  routing T_6_9.sp4_h_r_10 <X> T_6_9.lc_trk_g1_2
 (26 4)  (302 148)  (302 148)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (304 148)  (304 148)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 148)  (305 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (307 148)  (307 148)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 148)  (308 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 148)  (310 148)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 148)  (311 148)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_2
 (42 4)  (318 148)  (318 148)  LC_2 Logic Functioning bit
 (46 4)  (322 148)  (322 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (281 149)  (281 149)  routing T_6_9.sp4_h_l_38 <X> T_6_9.sp4_v_b_3
 (22 5)  (298 149)  (298 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (299 149)  (299 149)  routing T_6_9.sp4_h_r_10 <X> T_6_9.lc_trk_g1_2
 (24 5)  (300 149)  (300 149)  routing T_6_9.sp4_h_r_10 <X> T_6_9.lc_trk_g1_2
 (26 5)  (302 149)  (302 149)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 149)  (303 149)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 149)  (304 149)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 149)  (305 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 149)  (307 149)  routing T_6_9.lc_trk_g1_6 <X> T_6_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 149)  (308 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (310 149)  (310 149)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_2
 (4 6)  (280 150)  (280 150)  routing T_6_9.sp4_v_b_7 <X> T_6_9.sp4_v_t_38
 (6 6)  (282 150)  (282 150)  routing T_6_9.sp4_v_b_7 <X> T_6_9.sp4_v_t_38
 (14 6)  (290 150)  (290 150)  routing T_6_9.wire_logic_cluster/lc_4/out <X> T_6_9.lc_trk_g1_4
 (16 6)  (292 150)  (292 150)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (17 6)  (293 150)  (293 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (294 150)  (294 150)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (25 6)  (301 150)  (301 150)  routing T_6_9.sp4_v_t_3 <X> T_6_9.lc_trk_g1_6
 (27 6)  (303 150)  (303 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 150)  (304 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 150)  (305 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 150)  (308 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 150)  (310 150)  routing T_6_9.lc_trk_g1_1 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 150)  (312 150)  LC_3 Logic Functioning bit
 (37 6)  (313 150)  (313 150)  LC_3 Logic Functioning bit
 (38 6)  (314 150)  (314 150)  LC_3 Logic Functioning bit
 (39 6)  (315 150)  (315 150)  LC_3 Logic Functioning bit
 (41 6)  (317 150)  (317 150)  LC_3 Logic Functioning bit
 (43 6)  (319 150)  (319 150)  LC_3 Logic Functioning bit
 (17 7)  (293 151)  (293 151)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (294 151)  (294 151)  routing T_6_9.sp4_v_b_13 <X> T_6_9.lc_trk_g1_5
 (22 7)  (298 151)  (298 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (299 151)  (299 151)  routing T_6_9.sp4_v_t_3 <X> T_6_9.lc_trk_g1_6
 (25 7)  (301 151)  (301 151)  routing T_6_9.sp4_v_t_3 <X> T_6_9.lc_trk_g1_6
 (26 7)  (302 151)  (302 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 151)  (303 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 151)  (305 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 151)  (306 151)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (32 7)  (308 151)  (308 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (312 151)  (312 151)  LC_3 Logic Functioning bit
 (37 7)  (313 151)  (313 151)  LC_3 Logic Functioning bit
 (38 7)  (314 151)  (314 151)  LC_3 Logic Functioning bit
 (39 7)  (315 151)  (315 151)  LC_3 Logic Functioning bit
 (40 7)  (316 151)  (316 151)  LC_3 Logic Functioning bit
 (42 7)  (318 151)  (318 151)  LC_3 Logic Functioning bit
 (43 7)  (319 151)  (319 151)  LC_3 Logic Functioning bit
 (15 8)  (291 152)  (291 152)  routing T_6_9.sp4_h_r_25 <X> T_6_9.lc_trk_g2_1
 (16 8)  (292 152)  (292 152)  routing T_6_9.sp4_h_r_25 <X> T_6_9.lc_trk_g2_1
 (17 8)  (293 152)  (293 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (302 152)  (302 152)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (32 8)  (308 152)  (308 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 152)  (309 152)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 152)  (311 152)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_4
 (42 8)  (318 152)  (318 152)  LC_4 Logic Functioning bit
 (53 8)  (329 152)  (329 152)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (280 153)  (280 153)  routing T_6_9.sp4_h_l_47 <X> T_6_9.sp4_h_r_6
 (6 9)  (282 153)  (282 153)  routing T_6_9.sp4_h_l_47 <X> T_6_9.sp4_h_r_6
 (14 9)  (290 153)  (290 153)  routing T_6_9.sp4_h_r_24 <X> T_6_9.lc_trk_g2_0
 (15 9)  (291 153)  (291 153)  routing T_6_9.sp4_h_r_24 <X> T_6_9.lc_trk_g2_0
 (16 9)  (292 153)  (292 153)  routing T_6_9.sp4_h_r_24 <X> T_6_9.lc_trk_g2_0
 (17 9)  (293 153)  (293 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (294 153)  (294 153)  routing T_6_9.sp4_h_r_25 <X> T_6_9.lc_trk_g2_1
 (26 9)  (302 153)  (302 153)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 153)  (303 153)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 153)  (304 153)  routing T_6_9.lc_trk_g3_7 <X> T_6_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 153)  (305 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (308 153)  (308 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (310 153)  (310 153)  routing T_6_9.lc_trk_g1_5 <X> T_6_9.input_2_4
 (43 9)  (319 153)  (319 153)  LC_4 Logic Functioning bit
 (26 10)  (302 154)  (302 154)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (305 154)  (305 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 154)  (307 154)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 154)  (308 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (314 154)  (314 154)  LC_5 Logic Functioning bit
 (41 10)  (317 154)  (317 154)  LC_5 Logic Functioning bit
 (43 10)  (319 154)  (319 154)  LC_5 Logic Functioning bit
 (50 10)  (326 154)  (326 154)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (303 155)  (303 155)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 155)  (304 155)  routing T_6_9.lc_trk_g3_4 <X> T_6_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 155)  (305 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 155)  (306 155)  routing T_6_9.lc_trk_g0_2 <X> T_6_9.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 155)  (307 155)  routing T_6_9.lc_trk_g0_6 <X> T_6_9.wire_logic_cluster/lc_5/in_3
 (37 11)  (313 155)  (313 155)  LC_5 Logic Functioning bit
 (39 11)  (315 155)  (315 155)  LC_5 Logic Functioning bit
 (40 11)  (316 155)  (316 155)  LC_5 Logic Functioning bit
 (42 11)  (318 155)  (318 155)  LC_5 Logic Functioning bit
 (22 12)  (298 156)  (298 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (299 156)  (299 156)  routing T_6_9.sp4_v_t_30 <X> T_6_9.lc_trk_g3_3
 (24 12)  (300 156)  (300 156)  routing T_6_9.sp4_v_t_30 <X> T_6_9.lc_trk_g3_3
 (4 14)  (280 158)  (280 158)  routing T_6_9.sp4_h_r_9 <X> T_6_9.sp4_v_t_44
 (21 14)  (297 158)  (297 158)  routing T_6_9.sp4_h_l_34 <X> T_6_9.lc_trk_g3_7
 (22 14)  (298 158)  (298 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (299 158)  (299 158)  routing T_6_9.sp4_h_l_34 <X> T_6_9.lc_trk_g3_7
 (24 14)  (300 158)  (300 158)  routing T_6_9.sp4_h_l_34 <X> T_6_9.lc_trk_g3_7
 (5 15)  (281 159)  (281 159)  routing T_6_9.sp4_h_r_9 <X> T_6_9.sp4_v_t_44
 (14 15)  (290 159)  (290 159)  routing T_6_9.sp4_r_v_b_44 <X> T_6_9.lc_trk_g3_4
 (17 15)  (293 159)  (293 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (297 159)  (297 159)  routing T_6_9.sp4_h_l_34 <X> T_6_9.lc_trk_g3_7


LogicTile_7_9

 (5 0)  (339 144)  (339 144)  routing T_7_9.sp4_v_t_37 <X> T_7_9.sp4_h_r_0
 (17 0)  (351 144)  (351 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (355 144)  (355 144)  routing T_7_9.wire_logic_cluster/lc_3/out <X> T_7_9.lc_trk_g0_3
 (22 0)  (356 144)  (356 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (363 144)  (363 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 144)  (365 144)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 144)  (366 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 144)  (367 144)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 144)  (370 144)  LC_0 Logic Functioning bit
 (37 0)  (371 144)  (371 144)  LC_0 Logic Functioning bit
 (38 0)  (372 144)  (372 144)  LC_0 Logic Functioning bit
 (39 0)  (373 144)  (373 144)  LC_0 Logic Functioning bit
 (40 0)  (374 144)  (374 144)  LC_0 Logic Functioning bit
 (53 0)  (387 144)  (387 144)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (348 145)  (348 145)  routing T_7_9.sp4_h_r_0 <X> T_7_9.lc_trk_g0_0
 (15 1)  (349 145)  (349 145)  routing T_7_9.sp4_h_r_0 <X> T_7_9.lc_trk_g0_0
 (16 1)  (350 145)  (350 145)  routing T_7_9.sp4_h_r_0 <X> T_7_9.lc_trk_g0_0
 (17 1)  (351 145)  (351 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (360 145)  (360 145)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 145)  (361 145)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 145)  (363 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 145)  (366 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (370 145)  (370 145)  LC_0 Logic Functioning bit
 (37 1)  (371 145)  (371 145)  LC_0 Logic Functioning bit
 (38 1)  (372 145)  (372 145)  LC_0 Logic Functioning bit
 (1 2)  (335 146)  (335 146)  routing T_7_9.glb_netwk_4 <X> T_7_9.wire_logic_cluster/lc_7/clk
 (2 2)  (336 146)  (336 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (346 146)  (346 146)  routing T_7_9.sp4_v_t_45 <X> T_7_9.sp4_h_l_39
 (29 2)  (363 146)  (363 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 146)  (366 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 146)  (368 146)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 146)  (369 146)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.input_2_1
 (36 2)  (370 146)  (370 146)  LC_1 Logic Functioning bit
 (40 2)  (374 146)  (374 146)  LC_1 Logic Functioning bit
 (42 2)  (376 146)  (376 146)  LC_1 Logic Functioning bit
 (43 2)  (377 146)  (377 146)  LC_1 Logic Functioning bit
 (45 2)  (379 146)  (379 146)  LC_1 Logic Functioning bit
 (11 3)  (345 147)  (345 147)  routing T_7_9.sp4_v_t_45 <X> T_7_9.sp4_h_l_39
 (13 3)  (347 147)  (347 147)  routing T_7_9.sp4_v_t_45 <X> T_7_9.sp4_h_l_39
 (29 3)  (363 147)  (363 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 147)  (365 147)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 147)  (366 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (367 147)  (367 147)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.input_2_1
 (36 3)  (370 147)  (370 147)  LC_1 Logic Functioning bit
 (37 3)  (371 147)  (371 147)  LC_1 Logic Functioning bit
 (42 3)  (376 147)  (376 147)  LC_1 Logic Functioning bit
 (43 3)  (377 147)  (377 147)  LC_1 Logic Functioning bit
 (51 3)  (385 147)  (385 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (334 148)  (334 148)  routing T_7_9.glb_netwk_7 <X> T_7_9.wire_logic_cluster/lc_7/cen
 (1 4)  (335 148)  (335 148)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (21 4)  (355 148)  (355 148)  routing T_7_9.sp4_h_r_19 <X> T_7_9.lc_trk_g1_3
 (22 4)  (356 148)  (356 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (357 148)  (357 148)  routing T_7_9.sp4_h_r_19 <X> T_7_9.lc_trk_g1_3
 (24 4)  (358 148)  (358 148)  routing T_7_9.sp4_h_r_19 <X> T_7_9.lc_trk_g1_3
 (29 4)  (363 148)  (363 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 148)  (365 148)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 148)  (366 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 148)  (367 148)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 148)  (370 148)  LC_2 Logic Functioning bit
 (37 4)  (371 148)  (371 148)  LC_2 Logic Functioning bit
 (38 4)  (372 148)  (372 148)  LC_2 Logic Functioning bit
 (39 4)  (373 148)  (373 148)  LC_2 Logic Functioning bit
 (40 4)  (374 148)  (374 148)  LC_2 Logic Functioning bit
 (45 4)  (379 148)  (379 148)  LC_2 Logic Functioning bit
 (46 4)  (380 148)  (380 148)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (334 149)  (334 149)  routing T_7_9.glb_netwk_7 <X> T_7_9.wire_logic_cluster/lc_7/cen
 (21 5)  (355 149)  (355 149)  routing T_7_9.sp4_h_r_19 <X> T_7_9.lc_trk_g1_3
 (26 5)  (360 149)  (360 149)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 149)  (361 149)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 149)  (363 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 149)  (366 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (370 149)  (370 149)  LC_2 Logic Functioning bit
 (37 5)  (371 149)  (371 149)  LC_2 Logic Functioning bit
 (38 5)  (372 149)  (372 149)  LC_2 Logic Functioning bit
 (48 5)  (382 149)  (382 149)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (337 150)  (337 150)  routing T_7_9.sp12_h_r_0 <X> T_7_9.sp12_v_t_23
 (11 6)  (345 150)  (345 150)  routing T_7_9.sp4_h_r_11 <X> T_7_9.sp4_v_t_40
 (13 6)  (347 150)  (347 150)  routing T_7_9.sp4_h_r_11 <X> T_7_9.sp4_v_t_40
 (17 6)  (351 150)  (351 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (352 150)  (352 150)  routing T_7_9.wire_logic_cluster/lc_5/out <X> T_7_9.lc_trk_g1_5
 (21 6)  (355 150)  (355 150)  routing T_7_9.wire_logic_cluster/lc_7/out <X> T_7_9.lc_trk_g1_7
 (22 6)  (356 150)  (356 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (363 150)  (363 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 150)  (366 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 150)  (368 150)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (369 150)  (369 150)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.input_2_3
 (36 6)  (370 150)  (370 150)  LC_3 Logic Functioning bit
 (40 6)  (374 150)  (374 150)  LC_3 Logic Functioning bit
 (42 6)  (376 150)  (376 150)  LC_3 Logic Functioning bit
 (43 6)  (377 150)  (377 150)  LC_3 Logic Functioning bit
 (45 6)  (379 150)  (379 150)  LC_3 Logic Functioning bit
 (46 6)  (380 150)  (380 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (337 151)  (337 151)  routing T_7_9.sp12_h_r_0 <X> T_7_9.sp12_v_t_23
 (12 7)  (346 151)  (346 151)  routing T_7_9.sp4_h_r_11 <X> T_7_9.sp4_v_t_40
 (22 7)  (356 151)  (356 151)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (358 151)  (358 151)  routing T_7_9.top_op_6 <X> T_7_9.lc_trk_g1_6
 (25 7)  (359 151)  (359 151)  routing T_7_9.top_op_6 <X> T_7_9.lc_trk_g1_6
 (29 7)  (363 151)  (363 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 151)  (365 151)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 151)  (366 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (367 151)  (367 151)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.input_2_3
 (36 7)  (370 151)  (370 151)  LC_3 Logic Functioning bit
 (37 7)  (371 151)  (371 151)  LC_3 Logic Functioning bit
 (42 7)  (376 151)  (376 151)  LC_3 Logic Functioning bit
 (43 7)  (377 151)  (377 151)  LC_3 Logic Functioning bit
 (53 7)  (387 151)  (387 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (363 152)  (363 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 152)  (365 152)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 152)  (366 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 152)  (367 152)  routing T_7_9.lc_trk_g2_5 <X> T_7_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 152)  (370 152)  LC_4 Logic Functioning bit
 (37 8)  (371 152)  (371 152)  LC_4 Logic Functioning bit
 (38 8)  (372 152)  (372 152)  LC_4 Logic Functioning bit
 (39 8)  (373 152)  (373 152)  LC_4 Logic Functioning bit
 (40 8)  (374 152)  (374 152)  LC_4 Logic Functioning bit
 (45 8)  (379 152)  (379 152)  LC_4 Logic Functioning bit
 (46 8)  (380 152)  (380 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (381 152)  (381 152)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (385 152)  (385 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (386 152)  (386 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (11 9)  (345 153)  (345 153)  routing T_7_9.sp4_h_l_45 <X> T_7_9.sp4_h_r_8
 (26 9)  (360 153)  (360 153)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 153)  (361 153)  routing T_7_9.lc_trk_g1_3 <X> T_7_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 153)  (363 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 153)  (366 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (370 153)  (370 153)  LC_4 Logic Functioning bit
 (37 9)  (371 153)  (371 153)  LC_4 Logic Functioning bit
 (38 9)  (372 153)  (372 153)  LC_4 Logic Functioning bit
 (16 10)  (350 154)  (350 154)  routing T_7_9.sp4_v_b_37 <X> T_7_9.lc_trk_g2_5
 (17 10)  (351 154)  (351 154)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (352 154)  (352 154)  routing T_7_9.sp4_v_b_37 <X> T_7_9.lc_trk_g2_5
 (25 10)  (359 154)  (359 154)  routing T_7_9.sp12_v_b_6 <X> T_7_9.lc_trk_g2_6
 (29 10)  (363 154)  (363 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 154)  (366 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 154)  (367 154)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 154)  (368 154)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (38 10)  (372 154)  (372 154)  LC_5 Logic Functioning bit
 (40 10)  (374 154)  (374 154)  LC_5 Logic Functioning bit
 (41 10)  (375 154)  (375 154)  LC_5 Logic Functioning bit
 (42 10)  (376 154)  (376 154)  LC_5 Logic Functioning bit
 (45 10)  (379 154)  (379 154)  LC_5 Logic Functioning bit
 (18 11)  (352 155)  (352 155)  routing T_7_9.sp4_v_b_37 <X> T_7_9.lc_trk_g2_5
 (22 11)  (356 155)  (356 155)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (358 155)  (358 155)  routing T_7_9.sp12_v_b_6 <X> T_7_9.lc_trk_g2_6
 (25 11)  (359 155)  (359 155)  routing T_7_9.sp12_v_b_6 <X> T_7_9.lc_trk_g2_6
 (29 11)  (363 155)  (363 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 155)  (365 155)  routing T_7_9.lc_trk_g3_3 <X> T_7_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 155)  (366 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (367 155)  (367 155)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.input_2_5
 (34 11)  (368 155)  (368 155)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.input_2_5
 (35 11)  (369 155)  (369 155)  routing T_7_9.lc_trk_g3_2 <X> T_7_9.input_2_5
 (38 11)  (372 155)  (372 155)  LC_5 Logic Functioning bit
 (39 11)  (373 155)  (373 155)  LC_5 Logic Functioning bit
 (40 11)  (374 155)  (374 155)  LC_5 Logic Functioning bit
 (41 11)  (375 155)  (375 155)  LC_5 Logic Functioning bit
 (44 11)  (378 155)  (378 155)  LC_5 Logic Functioning bit
 (22 12)  (356 156)  (356 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (357 156)  (357 156)  routing T_7_9.sp4_v_t_30 <X> T_7_9.lc_trk_g3_3
 (24 12)  (358 156)  (358 156)  routing T_7_9.sp4_v_t_30 <X> T_7_9.lc_trk_g3_3
 (26 12)  (360 156)  (360 156)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (29 12)  (363 156)  (363 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (365 156)  (365 156)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 156)  (366 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 156)  (368 156)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 156)  (369 156)  routing T_7_9.lc_trk_g1_5 <X> T_7_9.input_2_6
 (43 12)  (377 156)  (377 156)  LC_6 Logic Functioning bit
 (22 13)  (356 157)  (356 157)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (357 157)  (357 157)  routing T_7_9.sp12_v_t_9 <X> T_7_9.lc_trk_g3_2
 (26 13)  (360 157)  (360 157)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (361 157)  (361 157)  routing T_7_9.lc_trk_g1_7 <X> T_7_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 157)  (363 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 157)  (364 157)  routing T_7_9.lc_trk_g0_3 <X> T_7_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 157)  (365 157)  routing T_7_9.lc_trk_g1_6 <X> T_7_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 157)  (366 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (368 157)  (368 157)  routing T_7_9.lc_trk_g1_5 <X> T_7_9.input_2_6
 (53 13)  (387 157)  (387 157)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (334 158)  (334 158)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 158)  (335 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (363 158)  (363 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 158)  (365 158)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 158)  (366 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 158)  (367 158)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 158)  (369 158)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_7
 (37 14)  (371 158)  (371 158)  LC_7 Logic Functioning bit
 (38 14)  (372 158)  (372 158)  LC_7 Logic Functioning bit
 (39 14)  (373 158)  (373 158)  LC_7 Logic Functioning bit
 (41 14)  (375 158)  (375 158)  LC_7 Logic Functioning bit
 (45 14)  (379 158)  (379 158)  LC_7 Logic Functioning bit
 (0 15)  (334 159)  (334 159)  routing T_7_9.glb_netwk_6 <X> T_7_9.wire_logic_cluster/lc_7/s_r
 (22 15)  (356 159)  (356 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (357 159)  (357 159)  routing T_7_9.sp12_v_b_14 <X> T_7_9.lc_trk_g3_6
 (29 15)  (363 159)  (363 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 159)  (365 159)  routing T_7_9.lc_trk_g2_6 <X> T_7_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 159)  (366 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (367 159)  (367 159)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_7
 (34 15)  (368 159)  (368 159)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_7
 (35 15)  (369 159)  (369 159)  routing T_7_9.lc_trk_g3_6 <X> T_7_9.input_2_7
 (38 15)  (372 159)  (372 159)  LC_7 Logic Functioning bit
 (39 15)  (373 159)  (373 159)  LC_7 Logic Functioning bit
 (40 15)  (374 159)  (374 159)  LC_7 Logic Functioning bit
 (41 15)  (375 159)  (375 159)  LC_7 Logic Functioning bit
 (44 15)  (378 159)  (378 159)  LC_7 Logic Functioning bit
 (46 15)  (380 159)  (380 159)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (385 159)  (385 159)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_8_9

 (12 0)  (400 144)  (400 144)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_h_r_2
 (22 0)  (410 144)  (410 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (412 144)  (412 144)  routing T_8_9.top_op_3 <X> T_8_9.lc_trk_g0_3
 (27 0)  (415 144)  (415 144)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 144)  (417 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 144)  (420 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 144)  (421 144)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 144)  (422 144)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 144)  (423 144)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input_2_0
 (43 0)  (431 144)  (431 144)  LC_0 Logic Functioning bit
 (13 1)  (401 145)  (401 145)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_h_r_2
 (14 1)  (402 145)  (402 145)  routing T_8_9.top_op_0 <X> T_8_9.lc_trk_g0_0
 (15 1)  (403 145)  (403 145)  routing T_8_9.top_op_0 <X> T_8_9.lc_trk_g0_0
 (17 1)  (405 145)  (405 145)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (409 145)  (409 145)  routing T_8_9.top_op_3 <X> T_8_9.lc_trk_g0_3
 (27 1)  (415 145)  (415 145)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (416 145)  (416 145)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 145)  (417 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 145)  (418 145)  routing T_8_9.lc_trk_g1_2 <X> T_8_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (420 145)  (420 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (421 145)  (421 145)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input_2_0
 (34 1)  (422 145)  (422 145)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.input_2_0
 (15 2)  (403 146)  (403 146)  routing T_8_9.sp4_h_r_21 <X> T_8_9.lc_trk_g0_5
 (16 2)  (404 146)  (404 146)  routing T_8_9.sp4_h_r_21 <X> T_8_9.lc_trk_g0_5
 (17 2)  (405 146)  (405 146)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (406 146)  (406 146)  routing T_8_9.sp4_h_r_21 <X> T_8_9.lc_trk_g0_5
 (21 2)  (409 146)  (409 146)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g0_7
 (22 2)  (410 146)  (410 146)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (412 146)  (412 146)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g0_7
 (26 2)  (414 146)  (414 146)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (415 146)  (415 146)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 146)  (416 146)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 146)  (417 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 146)  (419 146)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 146)  (420 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (425 146)  (425 146)  LC_1 Logic Functioning bit
 (50 2)  (438 146)  (438 146)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (396 147)  (396 147)  routing T_8_9.sp4_h_l_36 <X> T_8_9.sp4_v_t_36
 (18 3)  (406 147)  (406 147)  routing T_8_9.sp4_h_r_21 <X> T_8_9.lc_trk_g0_5
 (22 3)  (410 147)  (410 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (413 147)  (413 147)  routing T_8_9.sp4_r_v_b_30 <X> T_8_9.lc_trk_g0_6
 (29 3)  (417 147)  (417 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 147)  (418 147)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 147)  (419 147)  routing T_8_9.lc_trk_g0_6 <X> T_8_9.wire_logic_cluster/lc_1/in_3
 (47 3)  (435 147)  (435 147)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (392 148)  (392 148)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_v_b_3
 (6 4)  (394 148)  (394 148)  routing T_8_9.sp4_v_t_42 <X> T_8_9.sp4_v_b_3
 (11 4)  (399 148)  (399 148)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (13 4)  (401 148)  (401 148)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (22 4)  (410 148)  (410 148)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (412 148)  (412 148)  routing T_8_9.top_op_3 <X> T_8_9.lc_trk_g1_3
 (26 4)  (414 148)  (414 148)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_2/in_0
 (31 4)  (419 148)  (419 148)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 148)  (420 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (424 148)  (424 148)  LC_2 Logic Functioning bit
 (37 4)  (425 148)  (425 148)  LC_2 Logic Functioning bit
 (38 4)  (426 148)  (426 148)  LC_2 Logic Functioning bit
 (39 4)  (427 148)  (427 148)  LC_2 Logic Functioning bit
 (40 4)  (428 148)  (428 148)  LC_2 Logic Functioning bit
 (42 4)  (430 148)  (430 148)  LC_2 Logic Functioning bit
 (43 4)  (431 148)  (431 148)  LC_2 Logic Functioning bit
 (52 4)  (440 148)  (440 148)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (10 5)  (398 149)  (398 149)  routing T_8_9.sp4_h_r_11 <X> T_8_9.sp4_v_b_4
 (12 5)  (400 149)  (400 149)  routing T_8_9.sp4_h_l_46 <X> T_8_9.sp4_v_b_5
 (21 5)  (409 149)  (409 149)  routing T_8_9.top_op_3 <X> T_8_9.lc_trk_g1_3
 (22 5)  (410 149)  (410 149)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (412 149)  (412 149)  routing T_8_9.top_op_2 <X> T_8_9.lc_trk_g1_2
 (25 5)  (413 149)  (413 149)  routing T_8_9.top_op_2 <X> T_8_9.lc_trk_g1_2
 (27 5)  (415 149)  (415 149)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 149)  (416 149)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 149)  (417 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 149)  (420 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (421 149)  (421 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input_2_2
 (34 5)  (422 149)  (422 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input_2_2
 (35 5)  (423 149)  (423 149)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.input_2_2
 (36 5)  (424 149)  (424 149)  LC_2 Logic Functioning bit
 (37 5)  (425 149)  (425 149)  LC_2 Logic Functioning bit
 (38 5)  (426 149)  (426 149)  LC_2 Logic Functioning bit
 (39 5)  (427 149)  (427 149)  LC_2 Logic Functioning bit
 (41 5)  (429 149)  (429 149)  LC_2 Logic Functioning bit
 (42 5)  (430 149)  (430 149)  LC_2 Logic Functioning bit
 (43 5)  (431 149)  (431 149)  LC_2 Logic Functioning bit
 (12 6)  (400 150)  (400 150)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_h_l_40
 (21 6)  (409 150)  (409 150)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g1_7
 (22 6)  (410 150)  (410 150)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (412 150)  (412 150)  routing T_8_9.lft_op_7 <X> T_8_9.lc_trk_g1_7
 (26 6)  (414 150)  (414 150)  routing T_8_9.lc_trk_g0_5 <X> T_8_9.wire_logic_cluster/lc_3/in_0
 (27 6)  (415 150)  (415 150)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (416 150)  (416 150)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 150)  (417 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 150)  (418 150)  routing T_8_9.lc_trk_g3_5 <X> T_8_9.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 150)  (420 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 150)  (421 150)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (422 150)  (422 150)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 150)  (423 150)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input_2_3
 (46 6)  (434 150)  (434 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (399 151)  (399 151)  routing T_8_9.sp4_v_t_40 <X> T_8_9.sp4_h_l_40
 (29 7)  (417 151)  (417 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 151)  (419 151)  routing T_8_9.lc_trk_g3_3 <X> T_8_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 151)  (420 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (423 151)  (423 151)  routing T_8_9.lc_trk_g0_7 <X> T_8_9.input_2_3
 (36 7)  (424 151)  (424 151)  LC_3 Logic Functioning bit
 (21 8)  (409 152)  (409 152)  routing T_8_9.rgt_op_3 <X> T_8_9.lc_trk_g2_3
 (22 8)  (410 152)  (410 152)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (412 152)  (412 152)  routing T_8_9.rgt_op_3 <X> T_8_9.lc_trk_g2_3
 (28 8)  (416 152)  (416 152)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 152)  (417 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 152)  (418 152)  routing T_8_9.lc_trk_g2_5 <X> T_8_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 152)  (420 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 152)  (421 152)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 152)  (424 152)  LC_4 Logic Functioning bit
 (38 8)  (426 152)  (426 152)  LC_4 Logic Functioning bit
 (31 9)  (419 153)  (419 153)  routing T_8_9.lc_trk_g2_3 <X> T_8_9.wire_logic_cluster/lc_4/in_3
 (36 9)  (424 153)  (424 153)  LC_4 Logic Functioning bit
 (38 9)  (426 153)  (426 153)  LC_4 Logic Functioning bit
 (48 9)  (436 153)  (436 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (403 154)  (403 154)  routing T_8_9.rgt_op_5 <X> T_8_9.lc_trk_g2_5
 (17 10)  (405 154)  (405 154)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (406 154)  (406 154)  routing T_8_9.rgt_op_5 <X> T_8_9.lc_trk_g2_5
 (26 10)  (414 154)  (414 154)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (417 154)  (417 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (420 154)  (420 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 154)  (422 154)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (46 10)  (434 154)  (434 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (410 155)  (410 155)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (412 155)  (412 155)  routing T_8_9.tnl_op_6 <X> T_8_9.lc_trk_g2_6
 (25 11)  (413 155)  (413 155)  routing T_8_9.tnl_op_6 <X> T_8_9.lc_trk_g2_6
 (26 11)  (414 155)  (414 155)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_5/in_0
 (27 11)  (415 155)  (415 155)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 155)  (416 155)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 155)  (417 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (419 155)  (419 155)  routing T_8_9.lc_trk_g1_3 <X> T_8_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (424 155)  (424 155)  LC_5 Logic Functioning bit
 (38 11)  (426 155)  (426 155)  LC_5 Logic Functioning bit
 (9 12)  (397 156)  (397 156)  routing T_8_9.sp4_v_t_47 <X> T_8_9.sp4_h_r_10
 (14 12)  (402 156)  (402 156)  routing T_8_9.bnl_op_0 <X> T_8_9.lc_trk_g3_0
 (15 12)  (403 156)  (403 156)  routing T_8_9.sp4_v_t_28 <X> T_8_9.lc_trk_g3_1
 (16 12)  (404 156)  (404 156)  routing T_8_9.sp4_v_t_28 <X> T_8_9.lc_trk_g3_1
 (17 12)  (405 156)  (405 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (410 156)  (410 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (411 156)  (411 156)  routing T_8_9.sp4_v_t_30 <X> T_8_9.lc_trk_g3_3
 (24 12)  (412 156)  (412 156)  routing T_8_9.sp4_v_t_30 <X> T_8_9.lc_trk_g3_3
 (27 12)  (415 156)  (415 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 156)  (416 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 156)  (417 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 156)  (418 156)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (32 12)  (420 156)  (420 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 156)  (421 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 156)  (422 156)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (423 156)  (423 156)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input_2_6
 (14 13)  (402 157)  (402 157)  routing T_8_9.bnl_op_0 <X> T_8_9.lc_trk_g3_0
 (17 13)  (405 157)  (405 157)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (415 157)  (415 157)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 157)  (416 157)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 157)  (417 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 157)  (418 157)  routing T_8_9.lc_trk_g3_6 <X> T_8_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (420 157)  (420 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (422 157)  (422 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input_2_6
 (35 13)  (423 157)  (423 157)  routing T_8_9.lc_trk_g1_7 <X> T_8_9.input_2_6
 (37 13)  (425 157)  (425 157)  LC_6 Logic Functioning bit
 (15 14)  (403 158)  (403 158)  routing T_8_9.sp4_h_r_45 <X> T_8_9.lc_trk_g3_5
 (16 14)  (404 158)  (404 158)  routing T_8_9.sp4_h_r_45 <X> T_8_9.lc_trk_g3_5
 (17 14)  (405 158)  (405 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (406 158)  (406 158)  routing T_8_9.sp4_h_r_45 <X> T_8_9.lc_trk_g3_5
 (27 14)  (415 158)  (415 158)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (416 158)  (416 158)  routing T_8_9.lc_trk_g3_1 <X> T_8_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 158)  (417 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 158)  (419 158)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 158)  (420 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 158)  (421 158)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_7/in_3
 (43 14)  (431 158)  (431 158)  LC_7 Logic Functioning bit
 (18 15)  (406 159)  (406 159)  routing T_8_9.sp4_h_r_45 <X> T_8_9.lc_trk_g3_5
 (22 15)  (410 159)  (410 159)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (412 159)  (412 159)  routing T_8_9.tnl_op_6 <X> T_8_9.lc_trk_g3_6
 (25 15)  (413 159)  (413 159)  routing T_8_9.tnl_op_6 <X> T_8_9.lc_trk_g3_6
 (27 15)  (415 159)  (415 159)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (416 159)  (416 159)  routing T_8_9.lc_trk_g3_0 <X> T_8_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 159)  (417 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (419 159)  (419 159)  routing T_8_9.lc_trk_g2_6 <X> T_8_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (420 159)  (420 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (423 159)  (423 159)  routing T_8_9.lc_trk_g0_3 <X> T_8_9.input_2_7
 (48 15)  (436 159)  (436 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_9_9

 (14 0)  (456 144)  (456 144)  routing T_9_9.wire_logic_cluster/lc_0/out <X> T_9_9.lc_trk_g0_0
 (17 0)  (459 144)  (459 144)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (463 144)  (463 144)  routing T_9_9.wire_logic_cluster/lc_3/out <X> T_9_9.lc_trk_g0_3
 (22 0)  (464 144)  (464 144)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (468 144)  (468 144)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 144)  (469 144)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 144)  (471 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 144)  (472 144)  routing T_9_9.lc_trk_g1_4 <X> T_9_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (473 144)  (473 144)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 144)  (474 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 144)  (475 144)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (476 144)  (476 144)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (48 0)  (490 144)  (490 144)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (459 145)  (459 145)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (460 145)  (460 145)  routing T_9_9.sp4_r_v_b_34 <X> T_9_9.lc_trk_g0_1
 (26 1)  (468 145)  (468 145)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 145)  (469 145)  routing T_9_9.lc_trk_g1_7 <X> T_9_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 145)  (471 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 145)  (473 145)  routing T_9_9.lc_trk_g3_6 <X> T_9_9.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 145)  (474 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (475 145)  (475 145)  routing T_9_9.lc_trk_g2_0 <X> T_9_9.input_2_0
 (36 1)  (478 145)  (478 145)  LC_0 Logic Functioning bit
 (51 1)  (493 145)  (493 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (443 146)  (443 146)  routing T_9_9.glb_netwk_4 <X> T_9_9.wire_logic_cluster/lc_7/clk
 (2 2)  (444 146)  (444 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (31 2)  (473 146)  (473 146)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 146)  (474 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 146)  (475 146)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (476 146)  (476 146)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (40 2)  (482 146)  (482 146)  LC_1 Logic Functioning bit
 (41 2)  (483 146)  (483 146)  LC_1 Logic Functioning bit
 (50 2)  (492 146)  (492 146)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (473 147)  (473 147)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_1/in_3
 (40 3)  (482 147)  (482 147)  LC_1 Logic Functioning bit
 (41 3)  (483 147)  (483 147)  LC_1 Logic Functioning bit
 (51 3)  (493 147)  (493 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (471 148)  (471 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 148)  (474 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 148)  (478 148)  LC_2 Logic Functioning bit
 (38 4)  (480 148)  (480 148)  LC_2 Logic Functioning bit
 (40 4)  (482 148)  (482 148)  LC_2 Logic Functioning bit
 (41 4)  (483 148)  (483 148)  LC_2 Logic Functioning bit
 (42 4)  (484 148)  (484 148)  LC_2 Logic Functioning bit
 (43 4)  (485 148)  (485 148)  LC_2 Logic Functioning bit
 (29 5)  (471 149)  (471 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 149)  (473 149)  routing T_9_9.lc_trk_g0_3 <X> T_9_9.wire_logic_cluster/lc_2/in_3
 (41 5)  (483 149)  (483 149)  LC_2 Logic Functioning bit
 (43 5)  (485 149)  (485 149)  LC_2 Logic Functioning bit
 (14 6)  (456 150)  (456 150)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (17 6)  (459 150)  (459 150)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (460 150)  (460 150)  routing T_9_9.wire_logic_cluster/lc_5/out <X> T_9_9.lc_trk_g1_5
 (21 6)  (463 150)  (463 150)  routing T_9_9.sp4_h_l_10 <X> T_9_9.lc_trk_g1_7
 (22 6)  (464 150)  (464 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (465 150)  (465 150)  routing T_9_9.sp4_h_l_10 <X> T_9_9.lc_trk_g1_7
 (24 6)  (466 150)  (466 150)  routing T_9_9.sp4_h_l_10 <X> T_9_9.lc_trk_g1_7
 (29 6)  (471 150)  (471 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (473 150)  (473 150)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 150)  (474 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 150)  (475 150)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 150)  (476 150)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (37 6)  (479 150)  (479 150)  LC_3 Logic Functioning bit
 (40 6)  (482 150)  (482 150)  LC_3 Logic Functioning bit
 (45 6)  (487 150)  (487 150)  LC_3 Logic Functioning bit
 (46 6)  (488 150)  (488 150)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (492 150)  (492 150)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (456 151)  (456 151)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (15 7)  (457 151)  (457 151)  routing T_9_9.sp12_h_l_3 <X> T_9_9.lc_trk_g1_4
 (17 7)  (459 151)  (459 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (463 151)  (463 151)  routing T_9_9.sp4_h_l_10 <X> T_9_9.lc_trk_g1_7
 (27 7)  (469 151)  (469 151)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 151)  (470 151)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 151)  (471 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (473 151)  (473 151)  routing T_9_9.lc_trk_g3_7 <X> T_9_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (478 151)  (478 151)  LC_3 Logic Functioning bit
 (43 7)  (485 151)  (485 151)  LC_3 Logic Functioning bit
 (51 7)  (493 151)  (493 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (28 8)  (470 152)  (470 152)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 152)  (471 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 152)  (472 152)  routing T_9_9.lc_trk_g2_5 <X> T_9_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (474 152)  (474 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (478 152)  (478 152)  LC_4 Logic Functioning bit
 (39 8)  (481 152)  (481 152)  LC_4 Logic Functioning bit
 (41 8)  (483 152)  (483 152)  LC_4 Logic Functioning bit
 (43 8)  (485 152)  (485 152)  LC_4 Logic Functioning bit
 (14 9)  (456 153)  (456 153)  routing T_9_9.sp4_h_r_24 <X> T_9_9.lc_trk_g2_0
 (15 9)  (457 153)  (457 153)  routing T_9_9.sp4_h_r_24 <X> T_9_9.lc_trk_g2_0
 (16 9)  (458 153)  (458 153)  routing T_9_9.sp4_h_r_24 <X> T_9_9.lc_trk_g2_0
 (17 9)  (459 153)  (459 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (468 153)  (468 153)  routing T_9_9.lc_trk_g3_3 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 153)  (469 153)  routing T_9_9.lc_trk_g3_3 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 153)  (470 153)  routing T_9_9.lc_trk_g3_3 <X> T_9_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 153)  (471 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 153)  (473 153)  routing T_9_9.lc_trk_g0_3 <X> T_9_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (474 153)  (474 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (479 153)  (479 153)  LC_4 Logic Functioning bit
 (39 9)  (481 153)  (481 153)  LC_4 Logic Functioning bit
 (41 9)  (483 153)  (483 153)  LC_4 Logic Functioning bit
 (42 9)  (484 153)  (484 153)  LC_4 Logic Functioning bit
 (9 10)  (451 154)  (451 154)  routing T_9_9.sp4_v_b_7 <X> T_9_9.sp4_h_l_42
 (17 10)  (459 154)  (459 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (460 154)  (460 154)  routing T_9_9.wire_logic_cluster/lc_5/out <X> T_9_9.lc_trk_g2_5
 (27 10)  (469 154)  (469 154)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 154)  (471 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 154)  (472 154)  routing T_9_9.lc_trk_g1_5 <X> T_9_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (474 154)  (474 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 154)  (475 154)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 154)  (476 154)  routing T_9_9.lc_trk_g3_1 <X> T_9_9.wire_logic_cluster/lc_5/in_3
 (42 10)  (484 154)  (484 154)  LC_5 Logic Functioning bit
 (45 10)  (487 154)  (487 154)  LC_5 Logic Functioning bit
 (50 10)  (492 154)  (492 154)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (493 154)  (493 154)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (454 155)  (454 155)  routing T_9_9.sp4_h_l_45 <X> T_9_9.sp4_v_t_45
 (27 11)  (469 155)  (469 155)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 155)  (470 155)  routing T_9_9.lc_trk_g3_0 <X> T_9_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 155)  (471 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (478 155)  (478 155)  LC_5 Logic Functioning bit
 (38 11)  (480 155)  (480 155)  LC_5 Logic Functioning bit
 (43 11)  (485 155)  (485 155)  LC_5 Logic Functioning bit
 (48 11)  (490 155)  (490 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (493 155)  (493 155)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (451 156)  (451 156)  routing T_9_9.sp4_v_t_47 <X> T_9_9.sp4_h_r_10
 (17 12)  (459 156)  (459 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (460 156)  (460 156)  routing T_9_9.wire_logic_cluster/lc_1/out <X> T_9_9.lc_trk_g3_1
 (22 12)  (464 156)  (464 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (15 13)  (457 157)  (457 157)  routing T_9_9.sp4_v_t_29 <X> T_9_9.lc_trk_g3_0
 (16 13)  (458 157)  (458 157)  routing T_9_9.sp4_v_t_29 <X> T_9_9.lc_trk_g3_0
 (17 13)  (459 157)  (459 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (463 157)  (463 157)  routing T_9_9.sp4_r_v_b_43 <X> T_9_9.lc_trk_g3_3
 (22 14)  (464 158)  (464 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (465 158)  (465 158)  routing T_9_9.sp4_h_r_31 <X> T_9_9.lc_trk_g3_7
 (24 14)  (466 158)  (466 158)  routing T_9_9.sp4_h_r_31 <X> T_9_9.lc_trk_g3_7
 (25 14)  (467 158)  (467 158)  routing T_9_9.sp4_h_r_38 <X> T_9_9.lc_trk_g3_6
 (21 15)  (463 159)  (463 159)  routing T_9_9.sp4_h_r_31 <X> T_9_9.lc_trk_g3_7
 (22 15)  (464 159)  (464 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (465 159)  (465 159)  routing T_9_9.sp4_h_r_38 <X> T_9_9.lc_trk_g3_6
 (24 15)  (466 159)  (466 159)  routing T_9_9.sp4_h_r_38 <X> T_9_9.lc_trk_g3_6


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control

 (10 7)  (506 151)  (506 151)  routing T_10_9.sp4_h_l_46 <X> T_10_9.sp4_v_t_41
 (5 8)  (501 152)  (501 152)  routing T_10_9.sp4_v_t_43 <X> T_10_9.sp4_h_r_6
 (11 10)  (507 154)  (507 154)  routing T_10_9.sp4_h_l_38 <X> T_10_9.sp4_v_t_45
 (12 15)  (508 159)  (508 159)  routing T_10_9.sp4_h_l_46 <X> T_10_9.sp4_v_t_46


LogicTile_11_9

 (21 0)  (559 144)  (559 144)  routing T_11_9.sp4_h_r_19 <X> T_11_9.lc_trk_g0_3
 (22 0)  (560 144)  (560 144)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (561 144)  (561 144)  routing T_11_9.sp4_h_r_19 <X> T_11_9.lc_trk_g0_3
 (24 0)  (562 144)  (562 144)  routing T_11_9.sp4_h_r_19 <X> T_11_9.lc_trk_g0_3
 (29 0)  (567 144)  (567 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (570 144)  (570 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 144)  (571 144)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (572 144)  (572 144)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (37 0)  (575 144)  (575 144)  LC_0 Logic Functioning bit
 (39 0)  (577 144)  (577 144)  LC_0 Logic Functioning bit
 (48 0)  (586 144)  (586 144)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (559 145)  (559 145)  routing T_11_9.sp4_h_r_19 <X> T_11_9.lc_trk_g0_3
 (30 1)  (568 145)  (568 145)  routing T_11_9.lc_trk_g0_3 <X> T_11_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (569 145)  (569 145)  routing T_11_9.lc_trk_g3_2 <X> T_11_9.wire_logic_cluster/lc_0/in_3
 (37 1)  (575 145)  (575 145)  LC_0 Logic Functioning bit
 (39 1)  (577 145)  (577 145)  LC_0 Logic Functioning bit
 (16 5)  (554 149)  (554 149)  routing T_11_9.sp12_h_r_8 <X> T_11_9.lc_trk_g1_0
 (17 5)  (555 149)  (555 149)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (25 8)  (563 152)  (563 152)  routing T_11_9.sp4_v_b_26 <X> T_11_9.lc_trk_g2_2
 (31 8)  (569 152)  (569 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (570 152)  (570 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 152)  (571 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 152)  (572 152)  routing T_11_9.lc_trk_g3_4 <X> T_11_9.wire_logic_cluster/lc_4/in_3
 (40 8)  (578 152)  (578 152)  LC_4 Logic Functioning bit
 (42 8)  (580 152)  (580 152)  LC_4 Logic Functioning bit
 (51 8)  (589 152)  (589 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (560 153)  (560 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (561 153)  (561 153)  routing T_11_9.sp4_v_b_26 <X> T_11_9.lc_trk_g2_2
 (26 9)  (564 153)  (564 153)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (566 153)  (566 153)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 153)  (567 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (579 153)  (579 153)  LC_4 Logic Functioning bit
 (43 9)  (581 153)  (581 153)  LC_4 Logic Functioning bit
 (9 10)  (547 154)  (547 154)  routing T_11_9.sp4_v_b_7 <X> T_11_9.sp4_h_l_42
 (22 10)  (560 154)  (560 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 12)  (563 156)  (563 156)  routing T_11_9.sp4_h_r_34 <X> T_11_9.lc_trk_g3_2
 (26 12)  (564 156)  (564 156)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (565 156)  (565 156)  routing T_11_9.lc_trk_g1_0 <X> T_11_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (567 156)  (567 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (569 156)  (569 156)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (570 156)  (570 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (571 156)  (571 156)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (22 13)  (560 157)  (560 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (561 157)  (561 157)  routing T_11_9.sp4_h_r_34 <X> T_11_9.lc_trk_g3_2
 (24 13)  (562 157)  (562 157)  routing T_11_9.sp4_h_r_34 <X> T_11_9.lc_trk_g3_2
 (26 13)  (564 157)  (564 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (27 13)  (565 157)  (565 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (28 13)  (566 157)  (566 157)  routing T_11_9.lc_trk_g3_7 <X> T_11_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 157)  (567 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (569 157)  (569 157)  routing T_11_9.lc_trk_g2_7 <X> T_11_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (570 157)  (570 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (571 157)  (571 157)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.input_2_6
 (35 13)  (573 157)  (573 157)  routing T_11_9.lc_trk_g2_2 <X> T_11_9.input_2_6
 (36 13)  (574 157)  (574 157)  LC_6 Logic Functioning bit
 (48 13)  (586 157)  (586 157)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (590 157)  (590 157)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (559 158)  (559 158)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g3_7
 (22 14)  (560 158)  (560 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 158)  (561 158)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g3_7
 (24 14)  (562 158)  (562 158)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g3_7
 (15 15)  (553 159)  (553 159)  routing T_11_9.sp4_v_t_33 <X> T_11_9.lc_trk_g3_4
 (16 15)  (554 159)  (554 159)  routing T_11_9.sp4_v_t_33 <X> T_11_9.lc_trk_g3_4
 (17 15)  (555 159)  (555 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (559 159)  (559 159)  routing T_11_9.sp4_h_l_34 <X> T_11_9.lc_trk_g3_7


LogicTile_12_9

 (13 0)  (605 144)  (605 144)  routing T_12_9.sp4_h_l_39 <X> T_12_9.sp4_v_b_2
 (12 1)  (604 145)  (604 145)  routing T_12_9.sp4_h_l_39 <X> T_12_9.sp4_v_b_2
 (13 12)  (605 156)  (605 156)  routing T_12_9.sp4_h_l_46 <X> T_12_9.sp4_v_b_11
 (12 13)  (604 157)  (604 157)  routing T_12_9.sp4_h_l_46 <X> T_12_9.sp4_v_b_11


IO_Tile_13_9

 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0

 (16 10)  (662 154)  (662 154)  IOB_1 IO Functioning bit
 (17 13)  (663 157)  (663 157)  IOB_1 IO Functioning bit
 (17 14)  (663 158)  (663 158)  IOB_1 IO Functioning bit


IO_Tile_0_8

 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (1 11)  (16 139)  (16 139)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit
 (5 15)  (12 143)  (12 143)  routing T_0_8.logic_op_bnr_6 <X> T_0_8.lc_trk_g1_6
 (7 15)  (10 143)  (10 143)  Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnr_6 lc_trk_g1_6


LogicTile_1_8

 (9 0)  (27 128)  (27 128)  routing T_1_8.sp4_v_t_36 <X> T_1_8.sp4_h_r_1
 (12 0)  (30 128)  (30 128)  routing T_1_8.sp4_v_t_39 <X> T_1_8.sp4_h_r_2
 (22 0)  (40 128)  (40 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 128)  (42 128)  routing T_1_8.top_op_3 <X> T_1_8.lc_trk_g0_3
 (14 1)  (32 129)  (32 129)  routing T_1_8.sp4_r_v_b_35 <X> T_1_8.lc_trk_g0_0
 (17 1)  (35 129)  (35 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (21 1)  (39 129)  (39 129)  routing T_1_8.top_op_3 <X> T_1_8.lc_trk_g0_3
 (1 2)  (19 130)  (19 130)  routing T_1_8.glb_netwk_4 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (2 2)  (20 130)  (20 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (0 4)  (18 132)  (18 132)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (1 4)  (19 132)  (19 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (19 133)  (19 133)  routing T_1_8.lc_trk_g2_2 <X> T_1_8.wire_logic_cluster/lc_7/cen
 (21 6)  (39 134)  (39 134)  routing T_1_8.wire_logic_cluster/lc_7/out <X> T_1_8.lc_trk_g1_7
 (22 6)  (40 134)  (40 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (34 136)  (34 136)  routing T_1_8.sp12_v_t_14 <X> T_1_8.lc_trk_g2_1
 (17 8)  (35 136)  (35 136)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (36 137)  (36 137)  routing T_1_8.sp12_v_t_14 <X> T_1_8.lc_trk_g2_1
 (22 9)  (40 137)  (40 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (41 137)  (41 137)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g2_2
 (24 9)  (42 137)  (42 137)  routing T_1_8.sp4_v_b_42 <X> T_1_8.lc_trk_g2_2
 (0 14)  (18 142)  (18 142)  routing T_1_8.glb_netwk_6 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 142)  (19 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (47 142)  (47 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 142)  (49 142)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 142)  (50 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 142)  (52 142)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_7/in_3
 (39 14)  (57 142)  (57 142)  LC_7 Logic Functioning bit
 (42 14)  (60 142)  (60 142)  LC_7 Logic Functioning bit
 (45 14)  (63 142)  (63 142)  LC_7 Logic Functioning bit
 (47 14)  (65 142)  (65 142)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (69 142)  (69 142)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (18 143)  (18 143)  routing T_1_8.glb_netwk_6 <X> T_1_8.wire_logic_cluster/lc_7/s_r
 (28 15)  (46 143)  (46 143)  routing T_1_8.lc_trk_g2_1 <X> T_1_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 143)  (47 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (49 143)  (49 143)  routing T_1_8.lc_trk_g1_7 <X> T_1_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 143)  (50 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (53 143)  (53 143)  routing T_1_8.lc_trk_g0_3 <X> T_1_8.input_2_7
 (36 15)  (54 143)  (54 143)  LC_7 Logic Functioning bit
 (38 15)  (56 143)  (56 143)  LC_7 Logic Functioning bit
 (39 15)  (57 143)  (57 143)  LC_7 Logic Functioning bit
 (41 15)  (59 143)  (59 143)  LC_7 Logic Functioning bit
 (42 15)  (60 143)  (60 143)  LC_7 Logic Functioning bit
 (43 15)  (61 143)  (61 143)  LC_7 Logic Functioning bit
 (44 15)  (62 143)  (62 143)  LC_7 Logic Functioning bit
 (45 15)  (63 143)  (63 143)  LC_7 Logic Functioning bit


LogicTile_2_8

 (13 2)  (85 130)  (85 130)  routing T_2_8.sp4_h_r_2 <X> T_2_8.sp4_v_t_39
 (12 3)  (84 131)  (84 131)  routing T_2_8.sp4_h_r_2 <X> T_2_8.sp4_v_t_39
 (9 4)  (81 132)  (81 132)  routing T_2_8.sp4_v_t_41 <X> T_2_8.sp4_h_r_4
 (11 10)  (83 138)  (83 138)  routing T_2_8.sp4_h_r_2 <X> T_2_8.sp4_v_t_45
 (13 10)  (85 138)  (85 138)  routing T_2_8.sp4_h_r_2 <X> T_2_8.sp4_v_t_45
 (12 11)  (84 139)  (84 139)  routing T_2_8.sp4_h_r_2 <X> T_2_8.sp4_v_t_45
 (3 12)  (75 140)  (75 140)  routing T_2_8.sp12_v_t_22 <X> T_2_8.sp12_h_r_1
 (10 12)  (82 140)  (82 140)  routing T_2_8.sp4_v_t_40 <X> T_2_8.sp4_h_r_10


LogicTile_4_8

 (27 2)  (195 130)  (195 130)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 130)  (197 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 130)  (198 130)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 130)  (199 130)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 130)  (200 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 130)  (201 130)  routing T_4_8.lc_trk_g2_4 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (37 2)  (205 130)  (205 130)  LC_1 Logic Functioning bit
 (39 2)  (207 130)  (207 130)  LC_1 Logic Functioning bit
 (47 2)  (215 130)  (215 130)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (37 3)  (205 131)  (205 131)  LC_1 Logic Functioning bit
 (39 3)  (207 131)  (207 131)  LC_1 Logic Functioning bit
 (51 3)  (219 131)  (219 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (190 132)  (190 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (189 133)  (189 133)  routing T_4_8.sp4_r_v_b_27 <X> T_4_8.lc_trk_g1_3
 (16 6)  (184 134)  (184 134)  routing T_4_8.sp12_h_r_13 <X> T_4_8.lc_trk_g1_5
 (17 6)  (185 134)  (185 134)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (195 134)  (195 134)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 134)  (197 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 134)  (200 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 134)  (201 134)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 134)  (204 134)  LC_3 Logic Functioning bit
 (38 6)  (206 134)  (206 134)  LC_3 Logic Functioning bit
 (8 7)  (176 135)  (176 135)  routing T_4_8.sp4_h_r_10 <X> T_4_8.sp4_v_t_41
 (9 7)  (177 135)  (177 135)  routing T_4_8.sp4_h_r_10 <X> T_4_8.sp4_v_t_41
 (10 7)  (178 135)  (178 135)  routing T_4_8.sp4_h_r_10 <X> T_4_8.sp4_v_t_41
 (30 7)  (198 135)  (198 135)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 135)  (199 135)  routing T_4_8.lc_trk_g2_2 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 135)  (204 135)  LC_3 Logic Functioning bit
 (38 7)  (206 135)  (206 135)  LC_3 Logic Functioning bit
 (25 8)  (193 136)  (193 136)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (22 9)  (190 137)  (190 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (191 137)  (191 137)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (24 9)  (192 137)  (192 137)  routing T_4_8.sp4_h_r_34 <X> T_4_8.lc_trk_g2_2
 (14 11)  (182 139)  (182 139)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g2_4
 (15 11)  (183 139)  (183 139)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g2_4
 (16 11)  (184 139)  (184 139)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g2_4
 (17 11)  (185 139)  (185 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4


LogicTile_5_8

 (10 0)  (232 128)  (232 128)  routing T_5_8.sp4_v_t_45 <X> T_5_8.sp4_h_r_1
 (15 4)  (237 132)  (237 132)  routing T_5_8.lft_op_1 <X> T_5_8.lc_trk_g1_1
 (17 4)  (239 132)  (239 132)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 132)  (240 132)  routing T_5_8.lft_op_1 <X> T_5_8.lc_trk_g1_1
 (21 4)  (243 132)  (243 132)  routing T_5_8.lft_op_3 <X> T_5_8.lc_trk_g1_3
 (22 4)  (244 132)  (244 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (246 132)  (246 132)  routing T_5_8.lft_op_3 <X> T_5_8.lc_trk_g1_3
 (28 4)  (250 132)  (250 132)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 132)  (251 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 132)  (252 132)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 132)  (253 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 132)  (254 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 132)  (255 132)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (27 5)  (249 133)  (249 133)  routing T_5_8.lc_trk_g1_1 <X> T_5_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 133)  (251 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 133)  (253 133)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (254 133)  (254 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (256 133)  (256 133)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.input_2_2
 (35 5)  (257 133)  (257 133)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.input_2_2
 (37 5)  (259 133)  (259 133)  LC_2 Logic Functioning bit
 (51 5)  (273 133)  (273 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (2 6)  (224 134)  (224 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (26 6)  (248 134)  (248 134)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 134)  (249 134)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 134)  (250 134)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 134)  (251 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 134)  (253 134)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 134)  (255 134)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (9 7)  (231 135)  (231 135)  routing T_5_8.sp4_v_b_4 <X> T_5_8.sp4_v_t_41
 (22 7)  (244 135)  (244 135)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (245 135)  (245 135)  routing T_5_8.sp12_h_r_14 <X> T_5_8.lc_trk_g1_6
 (26 7)  (248 135)  (248 135)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 135)  (249 135)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 135)  (251 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 135)  (253 135)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 135)  (258 135)  LC_3 Logic Functioning bit
 (38 7)  (260 135)  (260 135)  LC_3 Logic Functioning bit
 (11 8)  (233 136)  (233 136)  routing T_5_8.sp4_h_l_39 <X> T_5_8.sp4_v_b_8
 (13 8)  (235 136)  (235 136)  routing T_5_8.sp4_h_l_39 <X> T_5_8.sp4_v_b_8
 (8 9)  (230 137)  (230 137)  routing T_5_8.sp4_h_l_36 <X> T_5_8.sp4_v_b_7
 (9 9)  (231 137)  (231 137)  routing T_5_8.sp4_h_l_36 <X> T_5_8.sp4_v_b_7
 (10 9)  (232 137)  (232 137)  routing T_5_8.sp4_h_l_36 <X> T_5_8.sp4_v_b_7
 (12 9)  (234 137)  (234 137)  routing T_5_8.sp4_h_l_39 <X> T_5_8.sp4_v_b_8
 (17 10)  (239 138)  (239 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (18 11)  (240 139)  (240 139)  routing T_5_8.sp4_r_v_b_37 <X> T_5_8.lc_trk_g2_5
 (21 11)  (243 139)  (243 139)  routing T_5_8.sp4_r_v_b_39 <X> T_5_8.lc_trk_g2_7
 (22 11)  (244 139)  (244 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (245 139)  (245 139)  routing T_5_8.sp4_v_b_46 <X> T_5_8.lc_trk_g2_6
 (24 11)  (246 139)  (246 139)  routing T_5_8.sp4_v_b_46 <X> T_5_8.lc_trk_g2_6
 (15 12)  (237 140)  (237 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (16 12)  (238 140)  (238 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (17 12)  (239 140)  (239 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (240 140)  (240 140)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (18 13)  (240 141)  (240 141)  routing T_5_8.sp4_h_r_41 <X> T_5_8.lc_trk_g3_1
 (19 14)  (241 142)  (241 142)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_6_8

 (4 1)  (280 129)  (280 129)  routing T_6_8.sp4_v_t_42 <X> T_6_8.sp4_h_r_0
 (1 2)  (277 130)  (277 130)  routing T_6_8.glb_netwk_4 <X> T_6_8.wire_logic_cluster/lc_7/clk
 (2 2)  (278 130)  (278 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (288 130)  (288 130)  routing T_6_8.sp4_v_b_2 <X> T_6_8.sp4_h_l_39
 (32 2)  (308 130)  (308 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 130)  (309 130)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 130)  (310 130)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 130)  (312 130)  LC_1 Logic Functioning bit
 (37 2)  (313 130)  (313 130)  LC_1 Logic Functioning bit
 (38 2)  (314 130)  (314 130)  LC_1 Logic Functioning bit
 (39 2)  (315 130)  (315 130)  LC_1 Logic Functioning bit
 (45 2)  (321 130)  (321 130)  LC_1 Logic Functioning bit
 (31 3)  (307 131)  (307 131)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_1/in_3
 (36 3)  (312 131)  (312 131)  LC_1 Logic Functioning bit
 (37 3)  (313 131)  (313 131)  LC_1 Logic Functioning bit
 (38 3)  (314 131)  (314 131)  LC_1 Logic Functioning bit
 (39 3)  (315 131)  (315 131)  LC_1 Logic Functioning bit
 (45 3)  (321 131)  (321 131)  LC_1 Logic Functioning bit
 (46 3)  (322 131)  (322 131)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (323 131)  (323 131)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (324 131)  (324 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (329 131)  (329 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (277 132)  (277 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_1 wire_logic_cluster/lc_7/cen
 (2 6)  (278 134)  (278 134)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (13 6)  (289 134)  (289 134)  routing T_6_8.sp4_h_r_5 <X> T_6_8.sp4_v_t_40
 (12 7)  (288 135)  (288 135)  routing T_6_8.sp4_h_r_5 <X> T_6_8.sp4_v_t_40
 (8 12)  (284 140)  (284 140)  routing T_6_8.sp4_h_l_47 <X> T_6_8.sp4_h_r_10
 (12 12)  (288 140)  (288 140)  routing T_6_8.sp4_v_b_11 <X> T_6_8.sp4_h_r_11
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (299 140)  (299 140)  routing T_6_8.sp4_v_t_30 <X> T_6_8.lc_trk_g3_3
 (24 12)  (300 140)  (300 140)  routing T_6_8.sp4_v_t_30 <X> T_6_8.lc_trk_g3_3
 (11 13)  (287 141)  (287 141)  routing T_6_8.sp4_v_b_11 <X> T_6_8.sp4_h_r_11
 (0 14)  (276 142)  (276 142)  routing T_6_8.glb_netwk_6 <X> T_6_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 142)  (277 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 143)  (276 143)  routing T_6_8.glb_netwk_6 <X> T_6_8.wire_logic_cluster/lc_7/s_r


LogicTile_7_8

 (22 0)  (356 128)  (356 128)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (358 128)  (358 128)  routing T_7_8.top_op_3 <X> T_7_8.lc_trk_g0_3
 (26 0)  (360 128)  (360 128)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 128)  (361 128)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (362 128)  (362 128)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 128)  (363 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 128)  (365 128)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 128)  (366 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 128)  (367 128)  routing T_7_8.lc_trk_g2_5 <X> T_7_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 128)  (370 128)  LC_0 Logic Functioning bit
 (38 0)  (372 128)  (372 128)  LC_0 Logic Functioning bit
 (41 0)  (375 128)  (375 128)  LC_0 Logic Functioning bit
 (45 0)  (379 128)  (379 128)  LC_0 Logic Functioning bit
 (46 0)  (380 128)  (380 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (355 129)  (355 129)  routing T_7_8.top_op_3 <X> T_7_8.lc_trk_g0_3
 (26 1)  (360 129)  (360 129)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 129)  (362 129)  routing T_7_8.lc_trk_g2_6 <X> T_7_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 129)  (363 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 129)  (366 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (367 129)  (367 129)  routing T_7_8.lc_trk_g2_0 <X> T_7_8.input_2_0
 (37 1)  (371 129)  (371 129)  LC_0 Logic Functioning bit
 (38 1)  (372 129)  (372 129)  LC_0 Logic Functioning bit
 (41 1)  (375 129)  (375 129)  LC_0 Logic Functioning bit
 (51 1)  (385 129)  (385 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (387 129)  (387 129)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (335 130)  (335 130)  routing T_7_8.glb_netwk_4 <X> T_7_8.wire_logic_cluster/lc_7/clk
 (2 2)  (336 130)  (336 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (348 130)  (348 130)  routing T_7_8.sp4_v_t_1 <X> T_7_8.lc_trk_g0_4
 (31 2)  (365 130)  (365 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 130)  (366 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 130)  (367 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (34 2)  (368 130)  (368 130)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 130)  (369 130)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.input_2_1
 (39 2)  (373 130)  (373 130)  LC_1 Logic Functioning bit
 (14 3)  (348 131)  (348 131)  routing T_7_8.sp4_v_t_1 <X> T_7_8.lc_trk_g0_4
 (16 3)  (350 131)  (350 131)  routing T_7_8.sp4_v_t_1 <X> T_7_8.lc_trk_g0_4
 (17 3)  (351 131)  (351 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 3)  (360 131)  (360 131)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 131)  (363 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 131)  (365 131)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 131)  (366 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (367 131)  (367 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.input_2_1
 (34 3)  (368 131)  (368 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.input_2_1
 (35 3)  (369 131)  (369 131)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.input_2_1
 (38 3)  (372 131)  (372 131)  LC_1 Logic Functioning bit
 (0 4)  (334 132)  (334 132)  routing T_7_8.glb_netwk_7 <X> T_7_8.wire_logic_cluster/lc_7/cen
 (1 4)  (335 132)  (335 132)  Enable bit of Mux _global_links/ce_mux => glb_netwk_7 wire_logic_cluster/lc_7/cen
 (17 4)  (351 132)  (351 132)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (352 132)  (352 132)  routing T_7_8.bnr_op_1 <X> T_7_8.lc_trk_g1_1
 (25 4)  (359 132)  (359 132)  routing T_7_8.sp4_v_b_10 <X> T_7_8.lc_trk_g1_2
 (27 4)  (361 132)  (361 132)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 132)  (362 132)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 132)  (363 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 132)  (364 132)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 132)  (366 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (371 132)  (371 132)  LC_2 Logic Functioning bit
 (39 4)  (373 132)  (373 132)  LC_2 Logic Functioning bit
 (40 4)  (374 132)  (374 132)  LC_2 Logic Functioning bit
 (41 4)  (375 132)  (375 132)  LC_2 Logic Functioning bit
 (42 4)  (376 132)  (376 132)  LC_2 Logic Functioning bit
 (43 4)  (377 132)  (377 132)  LC_2 Logic Functioning bit
 (0 5)  (334 133)  (334 133)  routing T_7_8.glb_netwk_7 <X> T_7_8.wire_logic_cluster/lc_7/cen
 (18 5)  (352 133)  (352 133)  routing T_7_8.bnr_op_1 <X> T_7_8.lc_trk_g1_1
 (22 5)  (356 133)  (356 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (357 133)  (357 133)  routing T_7_8.sp4_v_b_10 <X> T_7_8.lc_trk_g1_2
 (25 5)  (359 133)  (359 133)  routing T_7_8.sp4_v_b_10 <X> T_7_8.lc_trk_g1_2
 (30 5)  (364 133)  (364 133)  routing T_7_8.lc_trk_g3_6 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (365 133)  (365 133)  routing T_7_8.lc_trk_g0_3 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (37 5)  (371 133)  (371 133)  LC_2 Logic Functioning bit
 (39 5)  (373 133)  (373 133)  LC_2 Logic Functioning bit
 (40 5)  (374 133)  (374 133)  LC_2 Logic Functioning bit
 (41 5)  (375 133)  (375 133)  LC_2 Logic Functioning bit
 (42 5)  (376 133)  (376 133)  LC_2 Logic Functioning bit
 (43 5)  (377 133)  (377 133)  LC_2 Logic Functioning bit
 (53 5)  (387 133)  (387 133)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (362 134)  (362 134)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 134)  (363 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 134)  (366 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 134)  (367 134)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 134)  (368 134)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 134)  (370 134)  LC_3 Logic Functioning bit
 (38 6)  (372 134)  (372 134)  LC_3 Logic Functioning bit
 (48 6)  (382 134)  (382 134)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (385 134)  (385 134)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (362 135)  (362 135)  routing T_7_8.lc_trk_g2_1 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 135)  (363 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 135)  (364 135)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 135)  (365 135)  routing T_7_8.lc_trk_g3_3 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 135)  (370 135)  LC_3 Logic Functioning bit
 (37 7)  (371 135)  (371 135)  LC_3 Logic Functioning bit
 (38 7)  (372 135)  (372 135)  LC_3 Logic Functioning bit
 (39 7)  (373 135)  (373 135)  LC_3 Logic Functioning bit
 (40 7)  (374 135)  (374 135)  LC_3 Logic Functioning bit
 (42 7)  (376 135)  (376 135)  LC_3 Logic Functioning bit
 (52 7)  (386 135)  (386 135)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (351 136)  (351 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (359 136)  (359 136)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g2_2
 (28 8)  (362 136)  (362 136)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 136)  (363 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 136)  (364 136)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 136)  (366 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 136)  (370 136)  LC_4 Logic Functioning bit
 (37 8)  (371 136)  (371 136)  LC_4 Logic Functioning bit
 (38 8)  (372 136)  (372 136)  LC_4 Logic Functioning bit
 (39 8)  (373 136)  (373 136)  LC_4 Logic Functioning bit
 (41 8)  (375 136)  (375 136)  LC_4 Logic Functioning bit
 (43 8)  (377 136)  (377 136)  LC_4 Logic Functioning bit
 (52 8)  (386 136)  (386 136)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (387 136)  (387 136)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (349 137)  (349 137)  routing T_7_8.sp4_v_t_29 <X> T_7_8.lc_trk_g2_0
 (16 9)  (350 137)  (350 137)  routing T_7_8.sp4_v_t_29 <X> T_7_8.lc_trk_g2_0
 (17 9)  (351 137)  (351 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (356 137)  (356 137)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (358 137)  (358 137)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g2_2
 (26 9)  (360 137)  (360 137)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 137)  (362 137)  routing T_7_8.lc_trk_g2_2 <X> T_7_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 137)  (363 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 137)  (364 137)  routing T_7_8.lc_trk_g2_7 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 137)  (365 137)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 137)  (370 137)  LC_4 Logic Functioning bit
 (38 9)  (372 137)  (372 137)  LC_4 Logic Functioning bit
 (48 9)  (382 137)  (382 137)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (350 138)  (350 138)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (17 10)  (351 138)  (351 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (352 138)  (352 138)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (22 10)  (356 138)  (356 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (357 138)  (357 138)  routing T_7_8.sp4_h_r_31 <X> T_7_8.lc_trk_g2_7
 (24 10)  (358 138)  (358 138)  routing T_7_8.sp4_h_r_31 <X> T_7_8.lc_trk_g2_7
 (27 10)  (361 138)  (361 138)  routing T_7_8.lc_trk_g1_1 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 138)  (363 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 138)  (365 138)  routing T_7_8.lc_trk_g0_4 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 138)  (366 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (370 138)  (370 138)  LC_5 Logic Functioning bit
 (37 10)  (371 138)  (371 138)  LC_5 Logic Functioning bit
 (38 10)  (372 138)  (372 138)  LC_5 Logic Functioning bit
 (39 10)  (373 138)  (373 138)  LC_5 Logic Functioning bit
 (41 10)  (375 138)  (375 138)  LC_5 Logic Functioning bit
 (43 10)  (377 138)  (377 138)  LC_5 Logic Functioning bit
 (52 10)  (386 138)  (386 138)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (352 139)  (352 139)  routing T_7_8.sp4_v_b_37 <X> T_7_8.lc_trk_g2_5
 (21 11)  (355 139)  (355 139)  routing T_7_8.sp4_h_r_31 <X> T_7_8.lc_trk_g2_7
 (22 11)  (356 139)  (356 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (360 139)  (360 139)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (361 139)  (361 139)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 139)  (362 139)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 139)  (363 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (370 139)  (370 139)  LC_5 Logic Functioning bit
 (38 11)  (372 139)  (372 139)  LC_5 Logic Functioning bit
 (52 11)  (386 139)  (386 139)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (348 140)  (348 140)  routing T_7_8.sp4_h_l_21 <X> T_7_8.lc_trk_g3_0
 (22 12)  (356 140)  (356 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (357 140)  (357 140)  routing T_7_8.sp4_h_r_27 <X> T_7_8.lc_trk_g3_3
 (24 12)  (358 140)  (358 140)  routing T_7_8.sp4_h_r_27 <X> T_7_8.lc_trk_g3_3
 (25 12)  (359 140)  (359 140)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (15 13)  (349 141)  (349 141)  routing T_7_8.sp4_h_l_21 <X> T_7_8.lc_trk_g3_0
 (16 13)  (350 141)  (350 141)  routing T_7_8.sp4_h_l_21 <X> T_7_8.lc_trk_g3_0
 (17 13)  (351 141)  (351 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (355 141)  (355 141)  routing T_7_8.sp4_h_r_27 <X> T_7_8.lc_trk_g3_3
 (22 13)  (356 141)  (356 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (358 141)  (358 141)  routing T_7_8.rgt_op_2 <X> T_7_8.lc_trk_g3_2
 (0 14)  (334 142)  (334 142)  routing T_7_8.glb_netwk_6 <X> T_7_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 142)  (335 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (356 142)  (356 142)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (357 142)  (357 142)  routing T_7_8.sp12_v_t_12 <X> T_7_8.lc_trk_g3_7
 (0 15)  (334 143)  (334 143)  routing T_7_8.glb_netwk_6 <X> T_7_8.wire_logic_cluster/lc_7/s_r
 (22 15)  (356 143)  (356 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (359 143)  (359 143)  routing T_7_8.sp4_r_v_b_46 <X> T_7_8.lc_trk_g3_6


LogicTile_8_8

 (13 0)  (401 128)  (401 128)  routing T_8_8.sp4_h_l_39 <X> T_8_8.sp4_v_b_2
 (14 0)  (402 128)  (402 128)  routing T_8_8.wire_logic_cluster/lc_0/out <X> T_8_8.lc_trk_g0_0
 (25 0)  (413 128)  (413 128)  routing T_8_8.sp4_h_l_7 <X> T_8_8.lc_trk_g0_2
 (32 0)  (420 128)  (420 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 128)  (421 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 128)  (422 128)  routing T_8_8.lc_trk_g3_0 <X> T_8_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 128)  (424 128)  LC_0 Logic Functioning bit
 (37 0)  (425 128)  (425 128)  LC_0 Logic Functioning bit
 (38 0)  (426 128)  (426 128)  LC_0 Logic Functioning bit
 (39 0)  (427 128)  (427 128)  LC_0 Logic Functioning bit
 (45 0)  (433 128)  (433 128)  LC_0 Logic Functioning bit
 (12 1)  (400 129)  (400 129)  routing T_8_8.sp4_h_l_39 <X> T_8_8.sp4_v_b_2
 (17 1)  (405 129)  (405 129)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (410 129)  (410 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (411 129)  (411 129)  routing T_8_8.sp4_h_l_7 <X> T_8_8.lc_trk_g0_2
 (24 1)  (412 129)  (412 129)  routing T_8_8.sp4_h_l_7 <X> T_8_8.lc_trk_g0_2
 (25 1)  (413 129)  (413 129)  routing T_8_8.sp4_h_l_7 <X> T_8_8.lc_trk_g0_2
 (36 1)  (424 129)  (424 129)  LC_0 Logic Functioning bit
 (37 1)  (425 129)  (425 129)  LC_0 Logic Functioning bit
 (38 1)  (426 129)  (426 129)  LC_0 Logic Functioning bit
 (39 1)  (427 129)  (427 129)  LC_0 Logic Functioning bit
 (51 1)  (439 129)  (439 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (389 130)  (389 130)  routing T_8_8.glb_netwk_4 <X> T_8_8.wire_logic_cluster/lc_7/clk
 (2 2)  (390 130)  (390 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (403 130)  (403 130)  routing T_8_8.top_op_5 <X> T_8_8.lc_trk_g0_5
 (17 2)  (405 130)  (405 130)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (409 130)  (409 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (22 2)  (410 130)  (410 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (411 130)  (411 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (24 2)  (412 130)  (412 130)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (26 2)  (414 130)  (414 130)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_1/in_0
 (31 2)  (419 130)  (419 130)  routing T_8_8.lc_trk_g0_4 <X> T_8_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 130)  (420 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (424 130)  (424 130)  LC_1 Logic Functioning bit
 (37 2)  (425 130)  (425 130)  LC_1 Logic Functioning bit
 (38 2)  (426 130)  (426 130)  LC_1 Logic Functioning bit
 (39 2)  (427 130)  (427 130)  LC_1 Logic Functioning bit
 (41 2)  (429 130)  (429 130)  LC_1 Logic Functioning bit
 (43 2)  (431 130)  (431 130)  LC_1 Logic Functioning bit
 (46 2)  (434 130)  (434 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (405 131)  (405 131)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (406 131)  (406 131)  routing T_8_8.top_op_5 <X> T_8_8.lc_trk_g0_5
 (21 3)  (409 131)  (409 131)  routing T_8_8.sp4_h_l_10 <X> T_8_8.lc_trk_g0_7
 (26 3)  (414 131)  (414 131)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_1/in_0
 (27 3)  (415 131)  (415 131)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 131)  (417 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (424 131)  (424 131)  LC_1 Logic Functioning bit
 (37 3)  (425 131)  (425 131)  LC_1 Logic Functioning bit
 (38 3)  (426 131)  (426 131)  LC_1 Logic Functioning bit
 (39 3)  (427 131)  (427 131)  LC_1 Logic Functioning bit
 (40 3)  (428 131)  (428 131)  LC_1 Logic Functioning bit
 (42 3)  (430 131)  (430 131)  LC_1 Logic Functioning bit
 (1 4)  (389 132)  (389 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (404 132)  (404 132)  routing T_8_8.sp4_v_b_9 <X> T_8_8.lc_trk_g1_1
 (17 4)  (405 132)  (405 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (406 132)  (406 132)  routing T_8_8.sp4_v_b_9 <X> T_8_8.lc_trk_g1_1
 (26 4)  (414 132)  (414 132)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (29 4)  (417 132)  (417 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (418 132)  (418 132)  routing T_8_8.lc_trk_g0_5 <X> T_8_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (419 132)  (419 132)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 132)  (420 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 132)  (422 132)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (423 132)  (423 132)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input_2_2
 (40 4)  (428 132)  (428 132)  LC_2 Logic Functioning bit
 (48 4)  (436 132)  (436 132)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (441 132)  (441 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (389 133)  (389 133)  routing T_8_8.lc_trk_g0_2 <X> T_8_8.wire_logic_cluster/lc_7/cen
 (18 5)  (406 133)  (406 133)  routing T_8_8.sp4_v_b_9 <X> T_8_8.lc_trk_g1_1
 (26 5)  (414 133)  (414 133)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 133)  (416 133)  routing T_8_8.lc_trk_g2_6 <X> T_8_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 133)  (417 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 133)  (419 133)  routing T_8_8.lc_trk_g1_6 <X> T_8_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 133)  (420 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (422 133)  (422 133)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input_2_2
 (35 5)  (423 133)  (423 133)  routing T_8_8.lc_trk_g1_7 <X> T_8_8.input_2_2
 (0 6)  (388 134)  (388 134)  routing T_8_8.glb_netwk_6 <X> T_8_8.glb2local_0
 (1 6)  (389 134)  (389 134)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (6 6)  (394 134)  (394 134)  routing T_8_8.sp4_h_l_47 <X> T_8_8.sp4_v_t_38
 (22 6)  (410 134)  (410 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (412 134)  (412 134)  routing T_8_8.top_op_7 <X> T_8_8.lc_trk_g1_7
 (26 6)  (414 134)  (414 134)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (417 134)  (417 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (424 134)  (424 134)  LC_3 Logic Functioning bit
 (38 6)  (426 134)  (426 134)  LC_3 Logic Functioning bit
 (41 6)  (429 134)  (429 134)  LC_3 Logic Functioning bit
 (43 6)  (431 134)  (431 134)  LC_3 Logic Functioning bit
 (50 6)  (438 134)  (438 134)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (439 134)  (439 134)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (1 7)  (389 135)  (389 135)  routing T_8_8.glb_netwk_6 <X> T_8_8.glb2local_0
 (21 7)  (409 135)  (409 135)  routing T_8_8.top_op_7 <X> T_8_8.lc_trk_g1_7
 (22 7)  (410 135)  (410 135)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (412 135)  (412 135)  routing T_8_8.top_op_6 <X> T_8_8.lc_trk_g1_6
 (25 7)  (413 135)  (413 135)  routing T_8_8.top_op_6 <X> T_8_8.lc_trk_g1_6
 (26 7)  (414 135)  (414 135)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 135)  (417 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (425 135)  (425 135)  LC_3 Logic Functioning bit
 (38 7)  (426 135)  (426 135)  LC_3 Logic Functioning bit
 (41 7)  (429 135)  (429 135)  LC_3 Logic Functioning bit
 (42 7)  (430 135)  (430 135)  LC_3 Logic Functioning bit
 (48 7)  (436 135)  (436 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (393 136)  (393 136)  routing T_8_8.sp4_v_b_6 <X> T_8_8.sp4_h_r_6
 (12 8)  (400 136)  (400 136)  routing T_8_8.sp4_v_t_45 <X> T_8_8.sp4_h_r_8
 (22 8)  (410 136)  (410 136)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (412 136)  (412 136)  routing T_8_8.tnr_op_3 <X> T_8_8.lc_trk_g2_3
 (29 8)  (417 136)  (417 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 136)  (418 136)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 136)  (420 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 136)  (421 136)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 136)  (424 136)  LC_4 Logic Functioning bit
 (37 8)  (425 136)  (425 136)  LC_4 Logic Functioning bit
 (40 8)  (428 136)  (428 136)  LC_4 Logic Functioning bit
 (41 8)  (429 136)  (429 136)  LC_4 Logic Functioning bit
 (6 9)  (394 137)  (394 137)  routing T_8_8.sp4_v_b_6 <X> T_8_8.sp4_h_r_6
 (29 9)  (417 137)  (417 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 137)  (418 137)  routing T_8_8.lc_trk_g0_7 <X> T_8_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (419 137)  (419 137)  routing T_8_8.lc_trk_g2_3 <X> T_8_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 137)  (420 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (422 137)  (422 137)  routing T_8_8.lc_trk_g1_1 <X> T_8_8.input_2_4
 (22 11)  (410 139)  (410 139)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (412 139)  (412 139)  routing T_8_8.tnl_op_6 <X> T_8_8.lc_trk_g2_6
 (25 11)  (413 139)  (413 139)  routing T_8_8.tnl_op_6 <X> T_8_8.lc_trk_g2_6
 (14 13)  (402 141)  (402 141)  routing T_8_8.sp4_h_r_24 <X> T_8_8.lc_trk_g3_0
 (15 13)  (403 141)  (403 141)  routing T_8_8.sp4_h_r_24 <X> T_8_8.lc_trk_g3_0
 (16 13)  (404 141)  (404 141)  routing T_8_8.sp4_h_r_24 <X> T_8_8.lc_trk_g3_0
 (17 13)  (405 141)  (405 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (388 142)  (388 142)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 142)  (389 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (399 142)  (399 142)  routing T_8_8.sp4_h_l_43 <X> T_8_8.sp4_v_t_46
 (0 15)  (388 143)  (388 143)  routing T_8_8.glb_netwk_6 <X> T_8_8.wire_logic_cluster/lc_7/s_r


LogicTile_9_8

 (3 0)  (445 128)  (445 128)  routing T_9_8.sp12_h_r_0 <X> T_9_8.sp12_v_b_0
 (14 0)  (456 128)  (456 128)  routing T_9_8.sp12_h_r_0 <X> T_9_8.lc_trk_g0_0
 (26 0)  (468 128)  (468 128)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (470 128)  (470 128)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 128)  (471 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 128)  (472 128)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (473 128)  (473 128)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 128)  (474 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (476 128)  (476 128)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 128)  (477 128)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.input_2_0
 (36 0)  (478 128)  (478 128)  LC_0 Logic Functioning bit
 (39 0)  (481 128)  (481 128)  LC_0 Logic Functioning bit
 (41 0)  (483 128)  (483 128)  LC_0 Logic Functioning bit
 (43 0)  (485 128)  (485 128)  LC_0 Logic Functioning bit
 (3 1)  (445 129)  (445 129)  routing T_9_8.sp12_h_r_0 <X> T_9_8.sp12_v_b_0
 (8 1)  (450 129)  (450 129)  routing T_9_8.sp4_h_l_36 <X> T_9_8.sp4_v_b_1
 (9 1)  (451 129)  (451 129)  routing T_9_8.sp4_h_l_36 <X> T_9_8.sp4_v_b_1
 (14 1)  (456 129)  (456 129)  routing T_9_8.sp12_h_r_0 <X> T_9_8.lc_trk_g0_0
 (15 1)  (457 129)  (457 129)  routing T_9_8.sp12_h_r_0 <X> T_9_8.lc_trk_g0_0
 (17 1)  (459 129)  (459 129)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (26 1)  (468 129)  (468 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 129)  (469 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 129)  (470 129)  routing T_9_8.lc_trk_g3_7 <X> T_9_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 129)  (471 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 129)  (472 129)  routing T_9_8.lc_trk_g2_7 <X> T_9_8.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 129)  (473 129)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 129)  (474 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (475 129)  (475 129)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.input_2_0
 (35 1)  (477 129)  (477 129)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.input_2_0
 (36 1)  (478 129)  (478 129)  LC_0 Logic Functioning bit
 (38 1)  (480 129)  (480 129)  LC_0 Logic Functioning bit
 (40 1)  (482 129)  (482 129)  LC_0 Logic Functioning bit
 (43 1)  (485 129)  (485 129)  LC_0 Logic Functioning bit
 (48 1)  (490 129)  (490 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (443 130)  (443 130)  routing T_9_8.glb_netwk_4 <X> T_9_8.wire_logic_cluster/lc_7/clk
 (2 2)  (444 130)  (444 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (456 130)  (456 130)  routing T_9_8.lft_op_4 <X> T_9_8.lc_trk_g0_4
 (15 2)  (457 130)  (457 130)  routing T_9_8.sp4_h_r_21 <X> T_9_8.lc_trk_g0_5
 (16 2)  (458 130)  (458 130)  routing T_9_8.sp4_h_r_21 <X> T_9_8.lc_trk_g0_5
 (17 2)  (459 130)  (459 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (460 130)  (460 130)  routing T_9_8.sp4_h_r_21 <X> T_9_8.lc_trk_g0_5
 (22 2)  (464 130)  (464 130)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (15 3)  (457 131)  (457 131)  routing T_9_8.lft_op_4 <X> T_9_8.lc_trk_g0_4
 (17 3)  (459 131)  (459 131)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (460 131)  (460 131)  routing T_9_8.sp4_h_r_21 <X> T_9_8.lc_trk_g0_5
 (22 3)  (464 131)  (464 131)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (466 131)  (466 131)  routing T_9_8.bot_op_6 <X> T_9_8.lc_trk_g0_6
 (29 4)  (471 132)  (471 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 132)  (472 132)  routing T_9_8.lc_trk_g0_7 <X> T_9_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 132)  (473 132)  routing T_9_8.lc_trk_g0_5 <X> T_9_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 132)  (474 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 132)  (478 132)  LC_2 Logic Functioning bit
 (37 4)  (479 132)  (479 132)  LC_2 Logic Functioning bit
 (38 4)  (480 132)  (480 132)  LC_2 Logic Functioning bit
 (39 4)  (481 132)  (481 132)  LC_2 Logic Functioning bit
 (41 4)  (483 132)  (483 132)  LC_2 Logic Functioning bit
 (43 4)  (485 132)  (485 132)  LC_2 Logic Functioning bit
 (53 4)  (495 132)  (495 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (30 5)  (472 133)  (472 133)  routing T_9_8.lc_trk_g0_7 <X> T_9_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (478 133)  (478 133)  LC_2 Logic Functioning bit
 (37 5)  (479 133)  (479 133)  LC_2 Logic Functioning bit
 (38 5)  (480 133)  (480 133)  LC_2 Logic Functioning bit
 (39 5)  (481 133)  (481 133)  LC_2 Logic Functioning bit
 (41 5)  (483 133)  (483 133)  LC_2 Logic Functioning bit
 (43 5)  (485 133)  (485 133)  LC_2 Logic Functioning bit
 (5 6)  (447 134)  (447 134)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_38
 (12 6)  (454 134)  (454 134)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_h_l_40
 (25 6)  (467 134)  (467 134)  routing T_9_8.wire_logic_cluster/lc_6/out <X> T_9_8.lc_trk_g1_6
 (26 6)  (468 134)  (468 134)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (471 134)  (471 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 134)  (472 134)  routing T_9_8.lc_trk_g0_6 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (473 134)  (473 134)  routing T_9_8.lc_trk_g0_4 <X> T_9_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 134)  (474 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (480 134)  (480 134)  LC_3 Logic Functioning bit
 (39 6)  (481 134)  (481 134)  LC_3 Logic Functioning bit
 (6 7)  (448 135)  (448 135)  routing T_9_8.sp4_v_t_38 <X> T_9_8.sp4_h_l_38
 (12 7)  (454 135)  (454 135)  routing T_9_8.sp4_h_l_40 <X> T_9_8.sp4_v_t_40
 (13 7)  (455 135)  (455 135)  routing T_9_8.sp4_h_r_2 <X> T_9_8.sp4_h_l_40
 (14 7)  (456 135)  (456 135)  routing T_9_8.sp4_r_v_b_28 <X> T_9_8.lc_trk_g1_4
 (17 7)  (459 135)  (459 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (464 135)  (464 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (468 135)  (468 135)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (27 7)  (469 135)  (469 135)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 135)  (471 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 135)  (472 135)  routing T_9_8.lc_trk_g0_6 <X> T_9_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (474 135)  (474 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (475 135)  (475 135)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.input_2_3
 (35 7)  (477 135)  (477 135)  routing T_9_8.lc_trk_g2_3 <X> T_9_8.input_2_3
 (9 8)  (451 136)  (451 136)  routing T_9_8.sp4_v_t_42 <X> T_9_8.sp4_h_r_7
 (22 8)  (464 136)  (464 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (465 136)  (465 136)  routing T_9_8.sp12_v_b_11 <X> T_9_8.lc_trk_g2_3
 (8 10)  (450 138)  (450 138)  routing T_9_8.sp4_v_t_42 <X> T_9_8.sp4_h_l_42
 (9 10)  (451 138)  (451 138)  routing T_9_8.sp4_v_t_42 <X> T_9_8.sp4_h_l_42
 (12 10)  (454 138)  (454 138)  routing T_9_8.sp4_v_t_39 <X> T_9_8.sp4_h_l_45
 (21 10)  (463 138)  (463 138)  routing T_9_8.sp4_h_l_34 <X> T_9_8.lc_trk_g2_7
 (22 10)  (464 138)  (464 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (465 138)  (465 138)  routing T_9_8.sp4_h_l_34 <X> T_9_8.lc_trk_g2_7
 (24 10)  (466 138)  (466 138)  routing T_9_8.sp4_h_l_34 <X> T_9_8.lc_trk_g2_7
 (26 10)  (468 138)  (468 138)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (28 10)  (470 138)  (470 138)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 138)  (471 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 138)  (472 138)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (474 138)  (474 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 138)  (475 138)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 138)  (476 138)  routing T_9_8.lc_trk_g3_1 <X> T_9_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 138)  (478 138)  LC_5 Logic Functioning bit
 (37 10)  (479 138)  (479 138)  LC_5 Logic Functioning bit
 (38 10)  (480 138)  (480 138)  LC_5 Logic Functioning bit
 (39 10)  (481 138)  (481 138)  LC_5 Logic Functioning bit
 (40 10)  (482 138)  (482 138)  LC_5 Logic Functioning bit
 (42 10)  (484 138)  (484 138)  LC_5 Logic Functioning bit
 (11 11)  (453 139)  (453 139)  routing T_9_8.sp4_v_t_39 <X> T_9_8.sp4_h_l_45
 (13 11)  (455 139)  (455 139)  routing T_9_8.sp4_v_t_39 <X> T_9_8.sp4_h_l_45
 (21 11)  (463 139)  (463 139)  routing T_9_8.sp4_h_l_34 <X> T_9_8.lc_trk_g2_7
 (22 11)  (464 139)  (464 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (465 139)  (465 139)  routing T_9_8.sp4_h_r_30 <X> T_9_8.lc_trk_g2_6
 (24 11)  (466 139)  (466 139)  routing T_9_8.sp4_h_r_30 <X> T_9_8.lc_trk_g2_6
 (25 11)  (467 139)  (467 139)  routing T_9_8.sp4_h_r_30 <X> T_9_8.lc_trk_g2_6
 (26 11)  (468 139)  (468 139)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 139)  (469 139)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 139)  (471 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 139)  (472 139)  routing T_9_8.lc_trk_g2_6 <X> T_9_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (478 139)  (478 139)  LC_5 Logic Functioning bit
 (38 11)  (480 139)  (480 139)  LC_5 Logic Functioning bit
 (0 12)  (442 140)  (442 140)  routing T_9_8.glb_netwk_6 <X> T_9_8.glb2local_3
 (1 12)  (443 140)  (443 140)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (459 140)  (459 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (469 140)  (469 140)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 140)  (471 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 140)  (472 140)  routing T_9_8.lc_trk_g1_4 <X> T_9_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (473 140)  (473 140)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 140)  (474 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (476 140)  (476 140)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (479 140)  (479 140)  LC_6 Logic Functioning bit
 (42 12)  (484 140)  (484 140)  LC_6 Logic Functioning bit
 (45 12)  (487 140)  (487 140)  LC_6 Logic Functioning bit
 (50 12)  (492 140)  (492 140)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (443 141)  (443 141)  routing T_9_8.glb_netwk_6 <X> T_9_8.glb2local_3
 (18 13)  (460 141)  (460 141)  routing T_9_8.sp4_r_v_b_41 <X> T_9_8.lc_trk_g3_1
 (29 13)  (471 141)  (471 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (473 141)  (473 141)  routing T_9_8.lc_trk_g1_6 <X> T_9_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (478 141)  (478 141)  LC_6 Logic Functioning bit
 (38 13)  (480 141)  (480 141)  LC_6 Logic Functioning bit
 (48 13)  (490 141)  (490 141)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (11 14)  (453 142)  (453 142)  routing T_9_8.sp4_h_l_43 <X> T_9_8.sp4_v_t_46
 (22 14)  (464 142)  (464 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


RAM_Tile_10_8

 (12 0)  (508 128)  (508 128)  routing T_10_8.sp4_h_l_46 <X> T_10_8.sp4_h_r_2
 (13 1)  (509 129)  (509 129)  routing T_10_8.sp4_h_l_46 <X> T_10_8.sp4_h_r_2
 (5 4)  (501 132)  (501 132)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_h_r_3
 (4 5)  (500 133)  (500 133)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_h_r_3
 (6 5)  (502 133)  (502 133)  routing T_10_8.sp4_v_b_9 <X> T_10_8.sp4_h_r_3
 (10 11)  (506 139)  (506 139)  routing T_10_8.sp4_h_l_39 <X> T_10_8.sp4_v_t_42
 (12 15)  (508 143)  (508 143)  routing T_10_8.sp4_h_l_46 <X> T_10_8.sp4_v_t_46


LogicTile_11_8

 (17 0)  (555 128)  (555 128)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (556 128)  (556 128)  routing T_11_8.bnr_op_1 <X> T_11_8.lc_trk_g0_1
 (26 0)  (564 128)  (564 128)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (32 0)  (570 128)  (570 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 128)  (571 128)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (573 128)  (573 128)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_0
 (36 0)  (574 128)  (574 128)  LC_0 Logic Functioning bit
 (45 0)  (583 128)  (583 128)  LC_0 Logic Functioning bit
 (18 1)  (556 129)  (556 129)  routing T_11_8.bnr_op_1 <X> T_11_8.lc_trk_g0_1
 (26 1)  (564 129)  (564 129)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 129)  (567 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 129)  (569 129)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 129)  (570 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (572 129)  (572 129)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_0
 (35 1)  (573 129)  (573 129)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_0
 (37 1)  (575 129)  (575 129)  LC_0 Logic Functioning bit
 (44 1)  (582 129)  (582 129)  LC_0 Logic Functioning bit
 (48 1)  (586 129)  (586 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (52 1)  (590 129)  (590 129)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (1 2)  (539 130)  (539 130)  routing T_11_8.glb_netwk_4 <X> T_11_8.wire_logic_cluster/lc_7/clk
 (2 2)  (540 130)  (540 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (563 130)  (563 130)  routing T_11_8.sp4_h_r_14 <X> T_11_8.lc_trk_g0_6
 (27 2)  (565 130)  (565 130)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 130)  (567 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 130)  (568 130)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (569 130)  (569 130)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 130)  (570 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (574 130)  (574 130)  LC_1 Logic Functioning bit
 (45 2)  (583 130)  (583 130)  LC_1 Logic Functioning bit
 (22 3)  (560 131)  (560 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (561 131)  (561 131)  routing T_11_8.sp4_h_r_14 <X> T_11_8.lc_trk_g0_6
 (24 3)  (562 131)  (562 131)  routing T_11_8.sp4_h_r_14 <X> T_11_8.lc_trk_g0_6
 (29 3)  (567 131)  (567 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (568 131)  (568 131)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 131)  (569 131)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (570 131)  (570 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (571 131)  (571 131)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.input_2_1
 (35 3)  (573 131)  (573 131)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.input_2_1
 (48 3)  (586 131)  (586 131)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (544 132)  (544 132)  routing T_11_8.sp4_h_r_10 <X> T_11_8.sp4_v_b_3
 (26 4)  (564 132)  (564 132)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 4)  (567 132)  (567 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (570 132)  (570 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 132)  (571 132)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (573 132)  (573 132)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_2
 (36 4)  (574 132)  (574 132)  LC_2 Logic Functioning bit
 (45 4)  (583 132)  (583 132)  LC_2 Logic Functioning bit
 (26 5)  (564 133)  (564 133)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 133)  (567 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (569 133)  (569 133)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 133)  (570 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (572 133)  (572 133)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_2
 (35 5)  (573 133)  (573 133)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_2
 (44 5)  (582 133)  (582 133)  LC_2 Logic Functioning bit
 (21 6)  (559 134)  (559 134)  routing T_11_8.sp4_h_l_2 <X> T_11_8.lc_trk_g1_7
 (22 6)  (560 134)  (560 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (561 134)  (561 134)  routing T_11_8.sp4_h_l_2 <X> T_11_8.lc_trk_g1_7
 (24 6)  (562 134)  (562 134)  routing T_11_8.sp4_h_l_2 <X> T_11_8.lc_trk_g1_7
 (27 6)  (565 134)  (565 134)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 134)  (567 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (568 134)  (568 134)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (569 134)  (569 134)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 134)  (570 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (574 134)  (574 134)  LC_3 Logic Functioning bit
 (38 6)  (576 134)  (576 134)  LC_3 Logic Functioning bit
 (45 6)  (583 134)  (583 134)  LC_3 Logic Functioning bit
 (26 7)  (564 135)  (564 135)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 135)  (566 135)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 135)  (567 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 135)  (568 135)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.wire_logic_cluster/lc_3/in_1
 (31 7)  (569 135)  (569 135)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_3/in_3
 (48 7)  (586 135)  (586 135)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (560 136)  (560 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (561 136)  (561 136)  routing T_11_8.sp12_v_b_11 <X> T_11_8.lc_trk_g2_3
 (26 8)  (564 136)  (564 136)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (29 8)  (567 136)  (567 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (570 136)  (570 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 136)  (571 136)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (573 136)  (573 136)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_4
 (36 8)  (574 136)  (574 136)  LC_4 Logic Functioning bit
 (26 9)  (564 137)  (564 137)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 137)  (567 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (569 137)  (569 137)  routing T_11_8.lc_trk_g2_3 <X> T_11_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (570 137)  (570 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (572 137)  (572 137)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_4
 (35 9)  (573 137)  (573 137)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_4
 (5 10)  (543 138)  (543 138)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_h_l_43
 (21 10)  (559 138)  (559 138)  routing T_11_8.wire_logic_cluster/lc_7/out <X> T_11_8.lc_trk_g2_7
 (22 10)  (560 138)  (560 138)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (564 138)  (564 138)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (565 138)  (565 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (566 138)  (566 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 138)  (567 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (568 138)  (568 138)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (570 138)  (570 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 138)  (571 138)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (572 138)  (572 138)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (45 10)  (583 138)  (583 138)  LC_5 Logic Functioning bit
 (46 10)  (584 138)  (584 138)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (588 138)  (588 138)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (589 138)  (589 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (542 139)  (542 139)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_h_l_43
 (6 11)  (544 139)  (544 139)  routing T_11_8.sp4_v_t_37 <X> T_11_8.sp4_h_l_43
 (26 11)  (564 139)  (564 139)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 139)  (566 139)  routing T_11_8.lc_trk_g2_7 <X> T_11_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 139)  (567 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 139)  (568 139)  routing T_11_8.lc_trk_g3_7 <X> T_11_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (569 139)  (569 139)  routing T_11_8.lc_trk_g3_3 <X> T_11_8.wire_logic_cluster/lc_5/in_3
 (42 11)  (580 139)  (580 139)  LC_5 Logic Functioning bit
 (44 11)  (582 139)  (582 139)  LC_5 Logic Functioning bit
 (9 12)  (547 140)  (547 140)  routing T_11_8.sp4_h_l_42 <X> T_11_8.sp4_h_r_10
 (10 12)  (548 140)  (548 140)  routing T_11_8.sp4_h_l_42 <X> T_11_8.sp4_h_r_10
 (21 12)  (559 140)  (559 140)  routing T_11_8.sp4_h_r_43 <X> T_11_8.lc_trk_g3_3
 (22 12)  (560 140)  (560 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (561 140)  (561 140)  routing T_11_8.sp4_h_r_43 <X> T_11_8.lc_trk_g3_3
 (24 12)  (562 140)  (562 140)  routing T_11_8.sp4_h_r_43 <X> T_11_8.lc_trk_g3_3
 (26 12)  (564 140)  (564 140)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (35 12)  (573 140)  (573 140)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_6
 (36 12)  (574 140)  (574 140)  LC_6 Logic Functioning bit
 (43 12)  (581 140)  (581 140)  LC_6 Logic Functioning bit
 (45 12)  (583 140)  (583 140)  LC_6 Logic Functioning bit
 (47 12)  (585 140)  (585 140)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (3 13)  (541 141)  (541 141)  routing T_11_8.sp12_h_l_22 <X> T_11_8.sp12_h_r_1
 (21 13)  (559 141)  (559 141)  routing T_11_8.sp4_h_r_43 <X> T_11_8.lc_trk_g3_3
 (26 13)  (564 141)  (564 141)  routing T_11_8.lc_trk_g0_6 <X> T_11_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 141)  (567 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (570 141)  (570 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (572 141)  (572 141)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_6
 (35 13)  (573 141)  (573 141)  routing T_11_8.lc_trk_g1_7 <X> T_11_8.input_2_6
 (37 13)  (575 141)  (575 141)  LC_6 Logic Functioning bit
 (42 13)  (580 141)  (580 141)  LC_6 Logic Functioning bit
 (44 13)  (582 141)  (582 141)  LC_6 Logic Functioning bit
 (0 14)  (538 142)  (538 142)  routing T_11_8.glb_netwk_6 <X> T_11_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 142)  (539 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (10 14)  (548 142)  (548 142)  routing T_11_8.sp4_v_b_5 <X> T_11_8.sp4_h_l_47
 (16 14)  (554 142)  (554 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (17 14)  (555 142)  (555 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (556 142)  (556 142)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (22 14)  (560 142)  (560 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (561 142)  (561 142)  routing T_11_8.sp4_h_r_31 <X> T_11_8.lc_trk_g3_7
 (24 14)  (562 142)  (562 142)  routing T_11_8.sp4_h_r_31 <X> T_11_8.lc_trk_g3_7
 (26 14)  (564 142)  (564 142)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (31 14)  (569 142)  (569 142)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (570 142)  (570 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 142)  (571 142)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (572 142)  (572 142)  routing T_11_8.lc_trk_g3_5 <X> T_11_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 142)  (574 142)  LC_7 Logic Functioning bit
 (38 14)  (576 142)  (576 142)  LC_7 Logic Functioning bit
 (0 15)  (538 143)  (538 143)  routing T_11_8.glb_netwk_6 <X> T_11_8.wire_logic_cluster/lc_7/s_r
 (18 15)  (556 143)  (556 143)  routing T_11_8.sp4_v_b_37 <X> T_11_8.lc_trk_g3_5
 (21 15)  (559 143)  (559 143)  routing T_11_8.sp4_h_r_31 <X> T_11_8.lc_trk_g3_7
 (22 15)  (560 143)  (560 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (564 143)  (564 143)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (565 143)  (565 143)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (566 143)  (566 143)  routing T_11_8.lc_trk_g3_6 <X> T_11_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 143)  (567 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (575 143)  (575 143)  LC_7 Logic Functioning bit
 (39 15)  (577 143)  (577 143)  LC_7 Logic Functioning bit


LogicTile_12_8

 (6 0)  (598 128)  (598 128)  routing T_12_8.sp4_h_r_7 <X> T_12_8.sp4_v_b_0
 (25 0)  (617 128)  (617 128)  routing T_12_8.sp12_h_r_2 <X> T_12_8.lc_trk_g0_2
 (22 1)  (614 129)  (614 129)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (616 129)  (616 129)  routing T_12_8.sp12_h_r_2 <X> T_12_8.lc_trk_g0_2
 (25 1)  (617 129)  (617 129)  routing T_12_8.sp12_h_r_2 <X> T_12_8.lc_trk_g0_2
 (17 3)  (609 131)  (609 131)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (592 134)  (592 134)  routing T_12_8.glb_netwk_6 <X> T_12_8.glb2local_0
 (1 6)  (593 134)  (593 134)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (593 135)  (593 135)  routing T_12_8.glb_netwk_6 <X> T_12_8.glb2local_0
 (29 14)  (621 142)  (621 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (623 142)  (623 142)  routing T_12_8.lc_trk_g0_4 <X> T_12_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (624 142)  (624 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (628 142)  (628 142)  LC_7 Logic Functioning bit
 (37 14)  (629 142)  (629 142)  LC_7 Logic Functioning bit
 (38 14)  (630 142)  (630 142)  LC_7 Logic Functioning bit
 (39 14)  (631 142)  (631 142)  LC_7 Logic Functioning bit
 (41 14)  (633 142)  (633 142)  LC_7 Logic Functioning bit
 (43 14)  (635 142)  (635 142)  LC_7 Logic Functioning bit
 (30 15)  (622 143)  (622 143)  routing T_12_8.lc_trk_g0_2 <X> T_12_8.wire_logic_cluster/lc_7/in_1
 (36 15)  (628 143)  (628 143)  LC_7 Logic Functioning bit
 (37 15)  (629 143)  (629 143)  LC_7 Logic Functioning bit
 (38 15)  (630 143)  (630 143)  LC_7 Logic Functioning bit
 (39 15)  (631 143)  (631 143)  LC_7 Logic Functioning bit
 (41 15)  (633 143)  (633 143)  LC_7 Logic Functioning bit
 (43 15)  (635 143)  (635 143)  LC_7 Logic Functioning bit


IO_Tile_13_8

 (14 2)  (660 130)  (660 130)  routing T_13_8.span4_vert_t_13 <X> T_13_8.span4_horz_7
 (14 4)  (660 132)  (660 132)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.wire_gbuf/in
 (15 4)  (661 132)  (661 132)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (661 133)  (661 133)  routing T_13_8.lc_trk_g0_7 <X> T_13_8.wire_gbuf/in
 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (7 6)  (653 134)  (653 134)  Enable bit of Mux _local_links/g0_mux_7 => logic_op_lft_7 lc_trk_g0_7
 (8 6)  (654 134)  (654 134)  routing T_13_8.logic_op_lft_7 <X> T_13_8.lc_trk_g0_7
 (8 7)  (654 135)  (654 135)  routing T_13_8.logic_op_lft_7 <X> T_13_8.lc_trk_g0_7
 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (1 2)  (19 114)  (19 114)  routing T_1_7.glb_netwk_4 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g0_4
 (22 2)  (40 114)  (40 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (41 114)  (41 114)  routing T_1_7.sp4_h_r_7 <X> T_1_7.lc_trk_g0_7
 (24 2)  (42 114)  (42 114)  routing T_1_7.sp4_h_r_7 <X> T_1_7.lc_trk_g0_7
 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (39 115)  (39 115)  routing T_1_7.sp4_h_r_7 <X> T_1_7.lc_trk_g0_7
 (27 4)  (45 116)  (45 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 116)  (46 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 116)  (48 116)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 116)  (49 116)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (53 116)  (53 116)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.input_2_2
 (43 4)  (61 116)  (61 116)  LC_2 Logic Functioning bit
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 117)  (46 117)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 117)  (49 117)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 117)  (50 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (26 6)  (44 118)  (44 118)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 118)  (46 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 118)  (49 118)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (53 118)  (53 118)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_3
 (37 6)  (55 118)  (55 118)  LC_3 Logic Functioning bit
 (39 6)  (57 118)  (57 118)  LC_3 Logic Functioning bit
 (26 7)  (44 119)  (44 119)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (50 119)  (50 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (51 119)  (51 119)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_3
 (34 7)  (52 119)  (52 119)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_3
 (35 7)  (53 119)  (53 119)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_3
 (38 7)  (56 119)  (56 119)  LC_3 Logic Functioning bit
 (43 7)  (61 119)  (61 119)  LC_3 Logic Functioning bit
 (26 8)  (44 120)  (44 120)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 120)  (45 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 120)  (46 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 120)  (48 120)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 120)  (49 120)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 120)  (54 120)  LC_4 Logic Functioning bit
 (37 8)  (55 120)  (55 120)  LC_4 Logic Functioning bit
 (41 8)  (59 120)  (59 120)  LC_4 Logic Functioning bit
 (42 8)  (60 120)  (60 120)  LC_4 Logic Functioning bit
 (43 8)  (61 120)  (61 120)  LC_4 Logic Functioning bit
 (45 8)  (63 120)  (63 120)  LC_4 Logic Functioning bit
 (50 8)  (68 120)  (68 120)  Cascade bit: LH_LC04_inmux02_5

 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 121)  (49 121)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 121)  (54 121)  LC_4 Logic Functioning bit
 (37 9)  (55 121)  (55 121)  LC_4 Logic Functioning bit
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (26 10)  (44 122)  (44 122)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 122)  (45 122)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 122)  (46 122)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 122)  (49 122)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (53 122)  (53 122)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_5
 (37 10)  (55 122)  (55 122)  LC_5 Logic Functioning bit
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (40 10)  (58 122)  (58 122)  LC_5 Logic Functioning bit
 (42 10)  (60 122)  (60 122)  LC_5 Logic Functioning bit
 (26 11)  (44 123)  (44 123)  routing T_1_7.lc_trk_g0_7 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 123)  (50 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (51 123)  (51 123)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_5
 (34 11)  (52 123)  (52 123)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_5
 (35 11)  (53 123)  (53 123)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.input_2_5
 (38 11)  (56 123)  (56 123)  LC_5 Logic Functioning bit
 (41 11)  (59 123)  (59 123)  LC_5 Logic Functioning bit
 (43 11)  (61 123)  (61 123)  LC_5 Logic Functioning bit
 (15 12)  (33 124)  (33 124)  routing T_1_7.rgt_op_1 <X> T_1_7.lc_trk_g3_1
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.rgt_op_1 <X> T_1_7.lc_trk_g3_1
 (31 12)  (49 124)  (49 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 124)  (51 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 124)  (52 124)  routing T_1_7.lc_trk_g3_4 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 124)  (58 124)  LC_6 Logic Functioning bit
 (41 12)  (59 124)  (59 124)  LC_6 Logic Functioning bit
 (42 12)  (60 124)  (60 124)  LC_6 Logic Functioning bit
 (43 12)  (61 124)  (61 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (40 13)  (58 125)  (58 125)  LC_6 Logic Functioning bit
 (41 13)  (59 125)  (59 125)  LC_6 Logic Functioning bit
 (42 13)  (60 125)  (60 125)  LC_6 Logic Functioning bit
 (43 13)  (61 125)  (61 125)  LC_6 Logic Functioning bit
 (47 13)  (65 125)  (65 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (66 125)  (66 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (32 126)  (32 126)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (25 14)  (43 126)  (43 126)  routing T_1_7.rgt_op_6 <X> T_1_7.lc_trk_g3_6
 (15 15)  (33 127)  (33 127)  routing T_1_7.rgt_op_4 <X> T_1_7.lc_trk_g3_4
 (17 15)  (35 127)  (35 127)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (40 127)  (40 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (42 127)  (42 127)  routing T_1_7.rgt_op_6 <X> T_1_7.lc_trk_g3_6


LogicTile_2_7

 (9 0)  (81 112)  (81 112)  routing T_2_7.sp4_v_t_36 <X> T_2_7.sp4_h_r_1
 (21 0)  (93 112)  (93 112)  routing T_2_7.wire_logic_cluster/lc_3/out <X> T_2_7.lc_trk_g0_3
 (22 0)  (94 112)  (94 112)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 112)  (97 112)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g0_2
 (22 1)  (94 113)  (94 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 113)  (96 113)  routing T_2_7.lft_op_2 <X> T_2_7.lc_trk_g0_2
 (1 2)  (73 114)  (73 114)  routing T_2_7.glb_netwk_4 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (86 114)  (86 114)  routing T_2_7.wire_logic_cluster/lc_4/out <X> T_2_7.lc_trk_g0_4
 (29 2)  (101 114)  (101 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 114)  (102 114)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 114)  (105 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 114)  (106 114)  routing T_2_7.lc_trk_g3_1 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 114)  (107 114)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.input_2_1
 (39 2)  (111 114)  (111 114)  LC_1 Logic Functioning bit
 (42 2)  (114 114)  (114 114)  LC_1 Logic Functioning bit
 (45 2)  (117 114)  (117 114)  LC_1 Logic Functioning bit
 (17 3)  (89 115)  (89 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (98 115)  (98 115)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 115)  (99 115)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 115)  (101 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 115)  (104 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (105 115)  (105 115)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.input_2_1
 (34 3)  (106 115)  (106 115)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.input_2_1
 (35 3)  (107 115)  (107 115)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.input_2_1
 (36 3)  (108 115)  (108 115)  LC_1 Logic Functioning bit
 (38 3)  (110 115)  (110 115)  LC_1 Logic Functioning bit
 (3 4)  (75 116)  (75 116)  routing T_2_7.sp12_v_t_23 <X> T_2_7.sp12_h_r_0
 (25 4)  (97 116)  (97 116)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (27 4)  (99 116)  (99 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 116)  (101 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 116)  (102 116)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 116)  (104 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 116)  (106 116)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (41 4)  (113 116)  (113 116)  LC_2 Logic Functioning bit
 (43 4)  (115 116)  (115 116)  LC_2 Logic Functioning bit
 (11 5)  (83 117)  (83 117)  routing T_2_7.sp4_h_l_44 <X> T_2_7.sp4_h_r_5
 (13 5)  (85 117)  (85 117)  routing T_2_7.sp4_h_l_44 <X> T_2_7.sp4_h_r_5
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (95 117)  (95 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (25 5)  (97 117)  (97 117)  routing T_2_7.sp4_h_l_7 <X> T_2_7.lc_trk_g1_2
 (31 5)  (103 117)  (103 117)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_2/in_3
 (41 5)  (113 117)  (113 117)  LC_2 Logic Functioning bit
 (43 5)  (115 117)  (115 117)  LC_2 Logic Functioning bit
 (14 6)  (86 118)  (86 118)  routing T_2_7.wire_logic_cluster/lc_4/out <X> T_2_7.lc_trk_g1_4
 (15 6)  (87 118)  (87 118)  routing T_2_7.lft_op_5 <X> T_2_7.lc_trk_g1_5
 (17 6)  (89 118)  (89 118)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (90 118)  (90 118)  routing T_2_7.lft_op_5 <X> T_2_7.lc_trk_g1_5
 (27 6)  (99 118)  (99 118)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 118)  (101 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 118)  (102 118)  routing T_2_7.lc_trk_g1_5 <X> T_2_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 118)  (104 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 118)  (108 118)  LC_3 Logic Functioning bit
 (38 6)  (110 118)  (110 118)  LC_3 Logic Functioning bit
 (39 6)  (111 118)  (111 118)  LC_3 Logic Functioning bit
 (41 6)  (113 118)  (113 118)  LC_3 Logic Functioning bit
 (43 6)  (115 118)  (115 118)  LC_3 Logic Functioning bit
 (45 6)  (117 118)  (117 118)  LC_3 Logic Functioning bit
 (50 6)  (122 118)  (122 118)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (98 119)  (98 119)  routing T_2_7.lc_trk_g0_3 <X> T_2_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 119)  (101 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 119)  (103 119)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 119)  (109 119)  LC_3 Logic Functioning bit
 (38 7)  (110 119)  (110 119)  LC_3 Logic Functioning bit
 (42 7)  (114 119)  (114 119)  LC_3 Logic Functioning bit
 (10 8)  (82 120)  (82 120)  routing T_2_7.sp4_v_t_39 <X> T_2_7.sp4_h_r_7
 (29 8)  (101 120)  (101 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 120)  (106 120)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 120)  (107 120)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.input_2_4
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (41 8)  (113 120)  (113 120)  LC_4 Logic Functioning bit
 (42 8)  (114 120)  (114 120)  LC_4 Logic Functioning bit
 (43 8)  (115 120)  (115 120)  LC_4 Logic Functioning bit
 (45 8)  (117 120)  (117 120)  LC_4 Logic Functioning bit
 (26 9)  (98 121)  (98 121)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 121)  (101 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 121)  (102 121)  routing T_2_7.lc_trk_g0_3 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 121)  (103 121)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 121)  (104 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (114 121)  (114 121)  LC_4 Logic Functioning bit
 (43 9)  (115 121)  (115 121)  LC_4 Logic Functioning bit
 (10 12)  (82 124)  (82 124)  routing T_2_7.sp4_v_t_40 <X> T_2_7.sp4_h_r_10
 (17 12)  (89 124)  (89 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 124)  (90 124)  routing T_2_7.wire_logic_cluster/lc_1/out <X> T_2_7.lc_trk_g3_1
 (26 12)  (98 124)  (98 124)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 124)  (99 124)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 124)  (100 124)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 124)  (101 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 124)  (102 124)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 124)  (106 124)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 124)  (112 124)  LC_6 Logic Functioning bit
 (41 12)  (113 124)  (113 124)  LC_6 Logic Functioning bit
 (42 12)  (114 124)  (114 124)  LC_6 Logic Functioning bit
 (43 12)  (115 124)  (115 124)  LC_6 Logic Functioning bit
 (45 12)  (117 124)  (117 124)  LC_6 Logic Functioning bit
 (29 13)  (101 125)  (101 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 125)  (102 125)  routing T_2_7.lc_trk_g3_6 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 125)  (103 125)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (25 14)  (97 126)  (97 126)  routing T_2_7.wire_logic_cluster/lc_6/out <X> T_2_7.lc_trk_g3_6
 (22 15)  (94 127)  (94 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control

 (12 8)  (138 120)  (138 120)  routing T_3_7.sp4_v_t_45 <X> T_3_7.sp4_h_r_8


LogicTile_4_7

 (26 0)  (194 112)  (194 112)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (196 112)  (196 112)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 112)  (197 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 112)  (198 112)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 112)  (200 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 112)  (201 112)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 112)  (202 112)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (53 0)  (221 112)  (221 112)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (195 113)  (195 113)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 113)  (198 113)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 113)  (199 113)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 113)  (200 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 113)  (201 113)  routing T_4_7.lc_trk_g3_1 <X> T_4_7.input_2_0
 (34 1)  (202 113)  (202 113)  routing T_4_7.lc_trk_g3_1 <X> T_4_7.input_2_0
 (38 1)  (206 113)  (206 113)  LC_0 Logic Functioning bit
 (14 2)  (182 114)  (182 114)  routing T_4_7.sp4_v_t_1 <X> T_4_7.lc_trk_g0_4
 (25 2)  (193 114)  (193 114)  routing T_4_7.sp4_v_t_3 <X> T_4_7.lc_trk_g0_6
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 114)  (198 114)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 114)  (199 114)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (53 2)  (221 114)  (221 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (182 115)  (182 115)  routing T_4_7.sp4_v_t_1 <X> T_4_7.lc_trk_g0_4
 (16 3)  (184 115)  (184 115)  routing T_4_7.sp4_v_t_1 <X> T_4_7.lc_trk_g0_4
 (17 3)  (185 115)  (185 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (190 115)  (190 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (191 115)  (191 115)  routing T_4_7.sp4_v_t_3 <X> T_4_7.lc_trk_g0_6
 (25 3)  (193 115)  (193 115)  routing T_4_7.sp4_v_t_3 <X> T_4_7.lc_trk_g0_6
 (30 3)  (198 115)  (198 115)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_1/in_1
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (3 4)  (171 116)  (171 116)  routing T_4_7.sp12_v_t_23 <X> T_4_7.sp12_h_r_0
 (15 6)  (183 118)  (183 118)  routing T_4_7.sp4_h_r_21 <X> T_4_7.lc_trk_g1_5
 (16 6)  (184 118)  (184 118)  routing T_4_7.sp4_h_r_21 <X> T_4_7.lc_trk_g1_5
 (17 6)  (185 118)  (185 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (186 118)  (186 118)  routing T_4_7.sp4_h_r_21 <X> T_4_7.lc_trk_g1_5
 (18 7)  (186 119)  (186 119)  routing T_4_7.sp4_h_r_21 <X> T_4_7.lc_trk_g1_5
 (22 10)  (190 122)  (190 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (191 122)  (191 122)  routing T_4_7.sp4_h_r_31 <X> T_4_7.lc_trk_g2_7
 (24 10)  (192 122)  (192 122)  routing T_4_7.sp4_h_r_31 <X> T_4_7.lc_trk_g2_7
 (21 11)  (189 123)  (189 123)  routing T_4_7.sp4_h_r_31 <X> T_4_7.lc_trk_g2_7
 (15 12)  (183 124)  (183 124)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g3_1
 (16 12)  (184 124)  (184 124)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g3_1
 (17 12)  (185 124)  (185 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (193 124)  (193 124)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g3_2
 (18 13)  (186 125)  (186 125)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g3_1
 (22 13)  (190 125)  (190 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (191 125)  (191 125)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g3_2
 (24 13)  (192 125)  (192 125)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g3_2
 (19 15)  (187 127)  (187 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_7

 (21 0)  (243 112)  (243 112)  routing T_5_7.sp4_v_b_3 <X> T_5_7.lc_trk_g0_3
 (22 0)  (244 112)  (244 112)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (245 112)  (245 112)  routing T_5_7.sp4_v_b_3 <X> T_5_7.lc_trk_g0_3
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (258 112)  (258 112)  LC_0 Logic Functioning bit
 (37 0)  (259 112)  (259 112)  LC_0 Logic Functioning bit
 (38 0)  (260 112)  (260 112)  LC_0 Logic Functioning bit
 (39 0)  (261 112)  (261 112)  LC_0 Logic Functioning bit
 (45 0)  (267 112)  (267 112)  LC_0 Logic Functioning bit
 (31 1)  (253 113)  (253 113)  routing T_5_7.lc_trk_g0_3 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (37 1)  (259 113)  (259 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (39 1)  (261 113)  (261 113)  LC_0 Logic Functioning bit
 (1 2)  (223 114)  (223 114)  routing T_5_7.glb_netwk_4 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 114)  (236 114)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g0_4
 (26 2)  (248 114)  (248 114)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 114)  (250 114)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 114)  (253 114)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 114)  (255 114)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 114)  (257 114)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_1
 (37 2)  (259 114)  (259 114)  LC_1 Logic Functioning bit
 (39 2)  (261 114)  (261 114)  LC_1 Logic Functioning bit
 (41 2)  (263 114)  (263 114)  LC_1 Logic Functioning bit
 (14 3)  (236 115)  (236 115)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g0_4
 (15 3)  (237 115)  (237 115)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g0_4
 (17 3)  (239 115)  (239 115)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (249 115)  (249 115)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 115)  (252 115)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 115)  (253 115)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (255 115)  (255 115)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_1
 (34 3)  (256 115)  (256 115)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.input_2_1
 (41 3)  (263 115)  (263 115)  LC_1 Logic Functioning bit
 (22 4)  (244 116)  (244 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (246 116)  (246 116)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (26 4)  (248 116)  (248 116)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 116)  (250 116)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 116)  (253 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 116)  (255 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 116)  (256 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (38 4)  (260 116)  (260 116)  LC_2 Logic Functioning bit
 (21 5)  (243 117)  (243 117)  routing T_5_7.top_op_3 <X> T_5_7.lc_trk_g1_3
 (26 5)  (248 117)  (248 117)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 117)  (250 117)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (14 6)  (236 118)  (236 118)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g1_4
 (16 6)  (238 118)  (238 118)  routing T_5_7.sp4_v_b_13 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (240 118)  (240 118)  routing T_5_7.sp4_v_b_13 <X> T_5_7.lc_trk_g1_5
 (25 6)  (247 118)  (247 118)  routing T_5_7.wire_logic_cluster/lc_6/out <X> T_5_7.lc_trk_g1_6
 (26 6)  (248 118)  (248 118)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (249 118)  (249 118)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (253 118)  (253 118)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (257 118)  (257 118)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_3
 (36 6)  (258 118)  (258 118)  LC_3 Logic Functioning bit
 (37 6)  (259 118)  (259 118)  LC_3 Logic Functioning bit
 (14 7)  (236 119)  (236 119)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g1_4
 (15 7)  (237 119)  (237 119)  routing T_5_7.sp12_h_l_3 <X> T_5_7.lc_trk_g1_4
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (240 119)  (240 119)  routing T_5_7.sp4_v_b_13 <X> T_5_7.lc_trk_g1_5
 (22 7)  (244 119)  (244 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (249 119)  (249 119)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 119)  (250 119)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 119)  (252 119)  routing T_5_7.lc_trk_g1_3 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (256 119)  (256 119)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_3
 (35 7)  (257 119)  (257 119)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.input_2_3
 (36 7)  (258 119)  (258 119)  LC_3 Logic Functioning bit
 (37 7)  (259 119)  (259 119)  LC_3 Logic Functioning bit
 (39 7)  (261 119)  (261 119)  LC_3 Logic Functioning bit
 (40 7)  (262 119)  (262 119)  LC_3 Logic Functioning bit
 (42 7)  (264 119)  (264 119)  LC_3 Logic Functioning bit
 (14 8)  (236 120)  (236 120)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g2_0
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 120)  (240 120)  routing T_5_7.wire_logic_cluster/lc_1/out <X> T_5_7.lc_trk_g2_1
 (26 8)  (248 120)  (248 120)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 120)  (249 120)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 120)  (250 120)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (253 120)  (253 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 120)  (255 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (50 8)  (272 120)  (272 120)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (236 121)  (236 121)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g2_0
 (15 9)  (237 121)  (237 121)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g2_0
 (16 9)  (238 121)  (238 121)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g2_0
 (17 9)  (239 121)  (239 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (250 121)  (250 121)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 121)  (251 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 121)  (252 121)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (37 9)  (259 121)  (259 121)  LC_4 Logic Functioning bit
 (40 9)  (262 121)  (262 121)  LC_4 Logic Functioning bit
 (42 9)  (264 121)  (264 121)  LC_4 Logic Functioning bit
 (48 9)  (270 121)  (270 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (230 122)  (230 122)  routing T_5_7.sp4_v_t_36 <X> T_5_7.sp4_h_l_42
 (9 10)  (231 122)  (231 122)  routing T_5_7.sp4_v_t_36 <X> T_5_7.sp4_h_l_42
 (10 10)  (232 122)  (232 122)  routing T_5_7.sp4_v_t_36 <X> T_5_7.sp4_h_l_42
 (14 10)  (236 122)  (236 122)  routing T_5_7.wire_logic_cluster/lc_4/out <X> T_5_7.lc_trk_g2_4
 (17 10)  (239 122)  (239 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (240 122)  (240 122)  routing T_5_7.wire_logic_cluster/lc_5/out <X> T_5_7.lc_trk_g2_5
 (25 10)  (247 122)  (247 122)  routing T_5_7.wire_logic_cluster/lc_6/out <X> T_5_7.lc_trk_g2_6
 (28 10)  (250 122)  (250 122)  routing T_5_7.lc_trk_g2_0 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 122)  (253 122)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 122)  (255 122)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 122)  (258 122)  LC_5 Logic Functioning bit
 (38 10)  (260 122)  (260 122)  LC_5 Logic Functioning bit
 (39 10)  (261 122)  (261 122)  LC_5 Logic Functioning bit
 (40 10)  (262 122)  (262 122)  LC_5 Logic Functioning bit
 (41 10)  (263 122)  (263 122)  LC_5 Logic Functioning bit
 (42 10)  (264 122)  (264 122)  LC_5 Logic Functioning bit
 (43 10)  (265 122)  (265 122)  LC_5 Logic Functioning bit
 (50 10)  (272 122)  (272 122)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (239 123)  (239 123)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (244 123)  (244 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (253 123)  (253 123)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 123)  (258 123)  LC_5 Logic Functioning bit
 (38 11)  (260 123)  (260 123)  LC_5 Logic Functioning bit
 (39 11)  (261 123)  (261 123)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (41 11)  (263 123)  (263 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (14 12)  (236 124)  (236 124)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g3_0
 (22 12)  (244 124)  (244 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (245 124)  (245 124)  routing T_5_7.sp4_v_t_30 <X> T_5_7.lc_trk_g3_3
 (24 12)  (246 124)  (246 124)  routing T_5_7.sp4_v_t_30 <X> T_5_7.lc_trk_g3_3
 (25 12)  (247 124)  (247 124)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g3_2
 (26 12)  (248 124)  (248 124)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 124)  (249 124)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (250 124)  (250 124)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 124)  (251 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 124)  (255 124)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (37 12)  (259 124)  (259 124)  LC_6 Logic Functioning bit
 (50 12)  (272 124)  (272 124)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (236 125)  (236 125)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g3_0
 (15 13)  (237 125)  (237 125)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g3_0
 (16 13)  (238 125)  (238 125)  routing T_5_7.sp4_h_r_40 <X> T_5_7.lc_trk_g3_0
 (17 13)  (239 125)  (239 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 125)  (248 125)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 125)  (250 125)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 125)  (252 125)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_1
 (37 13)  (259 125)  (259 125)  LC_6 Logic Functioning bit
 (39 13)  (261 125)  (261 125)  LC_6 Logic Functioning bit
 (40 13)  (262 125)  (262 125)  LC_6 Logic Functioning bit
 (48 13)  (270 125)  (270 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (236 126)  (236 126)  routing T_5_7.wire_logic_cluster/lc_4/out <X> T_5_7.lc_trk_g3_4
 (26 14)  (248 126)  (248 126)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (31 14)  (253 126)  (253 126)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 126)  (254 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 126)  (256 126)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (40 14)  (262 126)  (262 126)  LC_7 Logic Functioning bit
 (41 14)  (263 126)  (263 126)  LC_7 Logic Functioning bit
 (43 14)  (265 126)  (265 126)  LC_7 Logic Functioning bit
 (50 14)  (272 126)  (272 126)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (239 127)  (239 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (249 127)  (249 127)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 127)  (250 127)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 127)  (251 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (40 15)  (262 127)  (262 127)  LC_7 Logic Functioning bit
 (41 15)  (263 127)  (263 127)  LC_7 Logic Functioning bit
 (42 15)  (264 127)  (264 127)  LC_7 Logic Functioning bit


LogicTile_6_7

 (2 0)  (278 112)  (278 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 0)  (281 112)  (281 112)  routing T_6_7.sp4_v_t_37 <X> T_6_7.sp4_h_r_0
 (27 2)  (303 114)  (303 114)  routing T_6_7.lc_trk_g1_1 <X> T_6_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 114)  (305 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 114)  (307 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 114)  (308 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 114)  (310 114)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 114)  (312 114)  LC_1 Logic Functioning bit
 (37 2)  (313 114)  (313 114)  LC_1 Logic Functioning bit
 (38 2)  (314 114)  (314 114)  LC_1 Logic Functioning bit
 (39 2)  (315 114)  (315 114)  LC_1 Logic Functioning bit
 (40 2)  (316 114)  (316 114)  LC_1 Logic Functioning bit
 (41 2)  (317 114)  (317 114)  LC_1 Logic Functioning bit
 (48 2)  (324 114)  (324 114)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (26 3)  (302 115)  (302 115)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (303 115)  (303 115)  routing T_6_7.lc_trk_g1_2 <X> T_6_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 115)  (305 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (307 115)  (307 115)  routing T_6_7.lc_trk_g1_7 <X> T_6_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 115)  (308 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (309 115)  (309 115)  routing T_6_7.lc_trk_g2_3 <X> T_6_7.input_2_1
 (35 3)  (311 115)  (311 115)  routing T_6_7.lc_trk_g2_3 <X> T_6_7.input_2_1
 (36 3)  (312 115)  (312 115)  LC_1 Logic Functioning bit
 (37 3)  (313 115)  (313 115)  LC_1 Logic Functioning bit
 (39 3)  (315 115)  (315 115)  LC_1 Logic Functioning bit
 (40 3)  (316 115)  (316 115)  LC_1 Logic Functioning bit
 (15 4)  (291 116)  (291 116)  routing T_6_7.sp4_h_r_9 <X> T_6_7.lc_trk_g1_1
 (16 4)  (292 116)  (292 116)  routing T_6_7.sp4_h_r_9 <X> T_6_7.lc_trk_g1_1
 (17 4)  (293 116)  (293 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (294 116)  (294 116)  routing T_6_7.sp4_h_r_9 <X> T_6_7.lc_trk_g1_1
 (12 5)  (288 117)  (288 117)  routing T_6_7.sp4_h_r_5 <X> T_6_7.sp4_v_b_5
 (22 5)  (298 117)  (298 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (301 117)  (301 117)  routing T_6_7.sp4_r_v_b_26 <X> T_6_7.lc_trk_g1_2
 (3 6)  (279 118)  (279 118)  routing T_6_7.sp12_v_b_0 <X> T_6_7.sp12_v_t_23
 (21 6)  (297 118)  (297 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (22 6)  (298 118)  (298 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (300 118)  (300 118)  routing T_6_7.lft_op_7 <X> T_6_7.lc_trk_g1_7
 (22 8)  (298 120)  (298 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (297 121)  (297 121)  routing T_6_7.sp4_r_v_b_35 <X> T_6_7.lc_trk_g2_3
 (6 10)  (282 122)  (282 122)  routing T_6_7.sp4_h_l_36 <X> T_6_7.sp4_v_t_43
 (9 12)  (285 124)  (285 124)  routing T_6_7.sp4_h_l_42 <X> T_6_7.sp4_h_r_10
 (10 12)  (286 124)  (286 124)  routing T_6_7.sp4_h_l_42 <X> T_6_7.sp4_h_r_10
 (10 15)  (286 127)  (286 127)  routing T_6_7.sp4_h_l_40 <X> T_6_7.sp4_v_t_47


LogicTile_7_7

 (15 0)  (349 112)  (349 112)  routing T_7_7.sp4_h_r_1 <X> T_7_7.lc_trk_g0_1
 (16 0)  (350 112)  (350 112)  routing T_7_7.sp4_h_r_1 <X> T_7_7.lc_trk_g0_1
 (17 0)  (351 112)  (351 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (356 112)  (356 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (358 112)  (358 112)  routing T_7_7.bot_op_3 <X> T_7_7.lc_trk_g0_3
 (29 0)  (363 112)  (363 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 112)  (364 112)  routing T_7_7.lc_trk_g0_5 <X> T_7_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (366 112)  (366 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 112)  (367 112)  routing T_7_7.lc_trk_g2_1 <X> T_7_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 112)  (369 112)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.input_2_0
 (36 0)  (370 112)  (370 112)  LC_0 Logic Functioning bit
 (38 0)  (372 112)  (372 112)  LC_0 Logic Functioning bit
 (39 0)  (373 112)  (373 112)  LC_0 Logic Functioning bit
 (41 0)  (375 112)  (375 112)  LC_0 Logic Functioning bit
 (42 0)  (376 112)  (376 112)  LC_0 Logic Functioning bit
 (43 0)  (377 112)  (377 112)  LC_0 Logic Functioning bit
 (18 1)  (352 113)  (352 113)  routing T_7_7.sp4_h_r_1 <X> T_7_7.lc_trk_g0_1
 (28 1)  (362 113)  (362 113)  routing T_7_7.lc_trk_g2_0 <X> T_7_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 113)  (363 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 113)  (366 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (368 113)  (368 113)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.input_2_0
 (38 1)  (372 113)  (372 113)  LC_0 Logic Functioning bit
 (43 1)  (377 113)  (377 113)  LC_0 Logic Functioning bit
 (1 2)  (335 114)  (335 114)  routing T_7_7.glb_netwk_4 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (336 114)  (336 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (351 114)  (351 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (356 114)  (356 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (357 114)  (357 114)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g0_7
 (24 2)  (358 114)  (358 114)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g0_7
 (27 2)  (361 114)  (361 114)  routing T_7_7.lc_trk_g1_1 <X> T_7_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 114)  (363 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (365 114)  (365 114)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 114)  (366 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 114)  (367 114)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_1/in_3
 (42 2)  (376 114)  (376 114)  LC_1 Logic Functioning bit
 (45 2)  (379 114)  (379 114)  LC_1 Logic Functioning bit
 (50 2)  (384 114)  (384 114)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (387 114)  (387 114)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (348 115)  (348 115)  routing T_7_7.sp4_r_v_b_28 <X> T_7_7.lc_trk_g0_4
 (17 3)  (351 115)  (351 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (352 115)  (352 115)  routing T_7_7.sp4_r_v_b_29 <X> T_7_7.lc_trk_g0_5
 (21 3)  (355 115)  (355 115)  routing T_7_7.sp4_h_r_7 <X> T_7_7.lc_trk_g0_7
 (22 3)  (356 115)  (356 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (357 115)  (357 115)  routing T_7_7.sp4_h_r_6 <X> T_7_7.lc_trk_g0_6
 (24 3)  (358 115)  (358 115)  routing T_7_7.sp4_h_r_6 <X> T_7_7.lc_trk_g0_6
 (25 3)  (359 115)  (359 115)  routing T_7_7.sp4_h_r_6 <X> T_7_7.lc_trk_g0_6
 (29 3)  (363 115)  (363 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (370 115)  (370 115)  LC_1 Logic Functioning bit
 (38 3)  (372 115)  (372 115)  LC_1 Logic Functioning bit
 (43 3)  (377 115)  (377 115)  LC_1 Logic Functioning bit
 (17 4)  (351 116)  (351 116)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (352 116)  (352 116)  routing T_7_7.wire_logic_cluster/lc_1/out <X> T_7_7.lc_trk_g1_1
 (26 4)  (360 116)  (360 116)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 116)  (361 116)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 116)  (363 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 116)  (366 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (370 116)  (370 116)  LC_2 Logic Functioning bit
 (37 4)  (371 116)  (371 116)  LC_2 Logic Functioning bit
 (40 4)  (374 116)  (374 116)  LC_2 Logic Functioning bit
 (41 4)  (375 116)  (375 116)  LC_2 Logic Functioning bit
 (22 5)  (356 117)  (356 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (357 117)  (357 117)  routing T_7_7.sp4_h_r_2 <X> T_7_7.lc_trk_g1_2
 (24 5)  (358 117)  (358 117)  routing T_7_7.sp4_h_r_2 <X> T_7_7.lc_trk_g1_2
 (25 5)  (359 117)  (359 117)  routing T_7_7.sp4_h_r_2 <X> T_7_7.lc_trk_g1_2
 (26 5)  (360 117)  (360 117)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 117)  (363 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 117)  (364 117)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (365 117)  (365 117)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 117)  (366 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (368 117)  (368 117)  routing T_7_7.lc_trk_g1_1 <X> T_7_7.input_2_2
 (17 6)  (351 118)  (351 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (352 118)  (352 118)  routing T_7_7.wire_logic_cluster/lc_5/out <X> T_7_7.lc_trk_g1_5
 (27 6)  (361 118)  (361 118)  routing T_7_7.lc_trk_g1_1 <X> T_7_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 118)  (363 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 118)  (366 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 118)  (367 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 118)  (368 118)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 118)  (370 118)  LC_3 Logic Functioning bit
 (38 6)  (372 118)  (372 118)  LC_3 Logic Functioning bit
 (41 6)  (375 118)  (375 118)  LC_3 Logic Functioning bit
 (43 6)  (377 118)  (377 118)  LC_3 Logic Functioning bit
 (48 6)  (382 118)  (382 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (360 119)  (360 119)  routing T_7_7.lc_trk_g0_3 <X> T_7_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 119)  (363 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (370 119)  (370 119)  LC_3 Logic Functioning bit
 (38 7)  (372 119)  (372 119)  LC_3 Logic Functioning bit
 (40 7)  (374 119)  (374 119)  LC_3 Logic Functioning bit
 (42 7)  (376 119)  (376 119)  LC_3 Logic Functioning bit
 (48 7)  (382 119)  (382 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (348 120)  (348 120)  routing T_7_7.sp4_h_l_21 <X> T_7_7.lc_trk_g2_0
 (17 8)  (351 120)  (351 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 120)  (352 120)  routing T_7_7.wire_logic_cluster/lc_1/out <X> T_7_7.lc_trk_g2_1
 (32 8)  (366 120)  (366 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 120)  (368 120)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 120)  (369 120)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.input_2_4
 (36 8)  (370 120)  (370 120)  LC_4 Logic Functioning bit
 (37 8)  (371 120)  (371 120)  LC_4 Logic Functioning bit
 (39 8)  (373 120)  (373 120)  LC_4 Logic Functioning bit
 (43 8)  (377 120)  (377 120)  LC_4 Logic Functioning bit
 (10 9)  (344 121)  (344 121)  routing T_7_7.sp4_h_r_2 <X> T_7_7.sp4_v_b_7
 (15 9)  (349 121)  (349 121)  routing T_7_7.sp4_h_l_21 <X> T_7_7.lc_trk_g2_0
 (16 9)  (350 121)  (350 121)  routing T_7_7.sp4_h_l_21 <X> T_7_7.lc_trk_g2_0
 (17 9)  (351 121)  (351 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (356 121)  (356 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (357 121)  (357 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (24 9)  (358 121)  (358 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (25 9)  (359 121)  (359 121)  routing T_7_7.sp4_h_l_15 <X> T_7_7.lc_trk_g2_2
 (27 9)  (361 121)  (361 121)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 121)  (362 121)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 121)  (363 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 121)  (365 121)  routing T_7_7.lc_trk_g1_2 <X> T_7_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 121)  (366 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (369 121)  (369 121)  routing T_7_7.lc_trk_g0_6 <X> T_7_7.input_2_4
 (36 9)  (370 121)  (370 121)  LC_4 Logic Functioning bit
 (37 9)  (371 121)  (371 121)  LC_4 Logic Functioning bit
 (38 9)  (372 121)  (372 121)  LC_4 Logic Functioning bit
 (42 9)  (376 121)  (376 121)  LC_4 Logic Functioning bit
 (52 9)  (386 121)  (386 121)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (26 10)  (360 122)  (360 122)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (362 122)  (362 122)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 122)  (363 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 122)  (365 122)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 122)  (366 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (370 122)  (370 122)  LC_5 Logic Functioning bit
 (38 10)  (372 122)  (372 122)  LC_5 Logic Functioning bit
 (14 11)  (348 123)  (348 123)  routing T_7_7.sp4_h_l_17 <X> T_7_7.lc_trk_g2_4
 (15 11)  (349 123)  (349 123)  routing T_7_7.sp4_h_l_17 <X> T_7_7.lc_trk_g2_4
 (16 11)  (350 123)  (350 123)  routing T_7_7.sp4_h_l_17 <X> T_7_7.lc_trk_g2_4
 (17 11)  (351 123)  (351 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (360 123)  (360 123)  routing T_7_7.lc_trk_g0_7 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 123)  (363 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 123)  (364 123)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (4 12)  (338 124)  (338 124)  routing T_7_7.sp4_h_l_38 <X> T_7_7.sp4_v_b_9
 (6 12)  (340 124)  (340 124)  routing T_7_7.sp4_h_l_38 <X> T_7_7.sp4_v_b_9
 (17 12)  (351 124)  (351 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (5 13)  (339 125)  (339 125)  routing T_7_7.sp4_h_l_38 <X> T_7_7.sp4_v_b_9


LogicTile_8_7

 (17 0)  (405 112)  (405 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (413 112)  (413 112)  routing T_8_7.lft_op_2 <X> T_8_7.lc_trk_g0_2
 (27 0)  (415 112)  (415 112)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 112)  (416 112)  routing T_8_7.lc_trk_g3_0 <X> T_8_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 112)  (417 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 112)  (420 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 112)  (421 112)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 112)  (424 112)  LC_0 Logic Functioning bit
 (38 0)  (426 112)  (426 112)  LC_0 Logic Functioning bit
 (39 0)  (427 112)  (427 112)  LC_0 Logic Functioning bit
 (41 0)  (429 112)  (429 112)  LC_0 Logic Functioning bit
 (42 0)  (430 112)  (430 112)  LC_0 Logic Functioning bit
 (43 0)  (431 112)  (431 112)  LC_0 Logic Functioning bit
 (17 1)  (405 113)  (405 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (406 113)  (406 113)  routing T_8_7.sp4_r_v_b_34 <X> T_8_7.lc_trk_g0_1
 (22 1)  (410 113)  (410 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (412 113)  (412 113)  routing T_8_7.lft_op_2 <X> T_8_7.lc_trk_g0_2
 (29 1)  (417 113)  (417 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 113)  (420 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (421 113)  (421 113)  routing T_8_7.lc_trk_g2_0 <X> T_8_7.input_2_0
 (38 1)  (426 113)  (426 113)  LC_0 Logic Functioning bit
 (43 1)  (431 113)  (431 113)  LC_0 Logic Functioning bit
 (1 2)  (389 114)  (389 114)  routing T_8_7.glb_netwk_4 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (390 114)  (390 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (402 114)  (402 114)  routing T_8_7.sp4_h_l_1 <X> T_8_7.lc_trk_g0_4
 (25 2)  (413 114)  (413 114)  routing T_8_7.sp4_v_b_6 <X> T_8_7.lc_trk_g0_6
 (29 2)  (417 114)  (417 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 114)  (418 114)  routing T_8_7.lc_trk_g0_4 <X> T_8_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (420 114)  (420 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 114)  (421 114)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 114)  (422 114)  routing T_8_7.lc_trk_g3_1 <X> T_8_7.wire_logic_cluster/lc_1/in_3
 (42 2)  (430 114)  (430 114)  LC_1 Logic Functioning bit
 (45 2)  (433 114)  (433 114)  LC_1 Logic Functioning bit
 (46 2)  (434 114)  (434 114)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (438 114)  (438 114)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (403 115)  (403 115)  routing T_8_7.sp4_h_l_1 <X> T_8_7.lc_trk_g0_4
 (16 3)  (404 115)  (404 115)  routing T_8_7.sp4_h_l_1 <X> T_8_7.lc_trk_g0_4
 (17 3)  (405 115)  (405 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (410 115)  (410 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (411 115)  (411 115)  routing T_8_7.sp4_v_b_6 <X> T_8_7.lc_trk_g0_6
 (28 3)  (416 115)  (416 115)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 115)  (417 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (425 115)  (425 115)  LC_1 Logic Functioning bit
 (39 3)  (427 115)  (427 115)  LC_1 Logic Functioning bit
 (42 3)  (430 115)  (430 115)  LC_1 Logic Functioning bit
 (14 4)  (402 116)  (402 116)  routing T_8_7.sp4_v_b_8 <X> T_8_7.lc_trk_g1_0
 (29 4)  (417 116)  (417 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (420 116)  (420 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 116)  (421 116)  routing T_8_7.lc_trk_g2_1 <X> T_8_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (423 116)  (423 116)  routing T_8_7.lc_trk_g0_6 <X> T_8_7.input_2_2
 (36 4)  (424 116)  (424 116)  LC_2 Logic Functioning bit
 (40 4)  (428 116)  (428 116)  LC_2 Logic Functioning bit
 (5 5)  (393 117)  (393 117)  routing T_8_7.sp4_h_r_3 <X> T_8_7.sp4_v_b_3
 (14 5)  (402 117)  (402 117)  routing T_8_7.sp4_v_b_8 <X> T_8_7.lc_trk_g1_0
 (16 5)  (404 117)  (404 117)  routing T_8_7.sp4_v_b_8 <X> T_8_7.lc_trk_g1_0
 (17 5)  (405 117)  (405 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (414 117)  (414 117)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 117)  (416 117)  routing T_8_7.lc_trk_g2_2 <X> T_8_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 117)  (417 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (420 117)  (420 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (423 117)  (423 117)  routing T_8_7.lc_trk_g0_6 <X> T_8_7.input_2_2
 (39 5)  (427 117)  (427 117)  LC_2 Logic Functioning bit
 (43 5)  (431 117)  (431 117)  LC_2 Logic Functioning bit
 (22 6)  (410 118)  (410 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (411 118)  (411 118)  routing T_8_7.sp4_h_r_7 <X> T_8_7.lc_trk_g1_7
 (24 6)  (412 118)  (412 118)  routing T_8_7.sp4_h_r_7 <X> T_8_7.lc_trk_g1_7
 (29 6)  (417 118)  (417 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 118)  (419 118)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 118)  (420 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 118)  (422 118)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 118)  (424 118)  LC_3 Logic Functioning bit
 (50 6)  (438 118)  (438 118)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (409 119)  (409 119)  routing T_8_7.sp4_h_r_7 <X> T_8_7.lc_trk_g1_7
 (27 7)  (415 119)  (415 119)  routing T_8_7.lc_trk_g1_0 <X> T_8_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 119)  (417 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 119)  (418 119)  routing T_8_7.lc_trk_g0_2 <X> T_8_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 119)  (419 119)  routing T_8_7.lc_trk_g1_7 <X> T_8_7.wire_logic_cluster/lc_3/in_3
 (14 8)  (402 120)  (402 120)  routing T_8_7.sp4_v_t_21 <X> T_8_7.lc_trk_g2_0
 (17 8)  (405 120)  (405 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (406 120)  (406 120)  routing T_8_7.wire_logic_cluster/lc_1/out <X> T_8_7.lc_trk_g2_1
 (25 8)  (413 120)  (413 120)  routing T_8_7.bnl_op_2 <X> T_8_7.lc_trk_g2_2
 (14 9)  (402 121)  (402 121)  routing T_8_7.sp4_v_t_21 <X> T_8_7.lc_trk_g2_0
 (16 9)  (404 121)  (404 121)  routing T_8_7.sp4_v_t_21 <X> T_8_7.lc_trk_g2_0
 (17 9)  (405 121)  (405 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (410 121)  (410 121)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (413 121)  (413 121)  routing T_8_7.bnl_op_2 <X> T_8_7.lc_trk_g2_2
 (11 10)  (399 122)  (399 122)  routing T_8_7.sp4_v_b_0 <X> T_8_7.sp4_v_t_45
 (13 10)  (401 122)  (401 122)  routing T_8_7.sp4_v_b_0 <X> T_8_7.sp4_v_t_45
 (15 12)  (403 124)  (403 124)  routing T_8_7.sp4_h_r_41 <X> T_8_7.lc_trk_g3_1
 (16 12)  (404 124)  (404 124)  routing T_8_7.sp4_h_r_41 <X> T_8_7.lc_trk_g3_1
 (17 12)  (405 124)  (405 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (406 124)  (406 124)  routing T_8_7.sp4_h_r_41 <X> T_8_7.lc_trk_g3_1
 (14 13)  (402 125)  (402 125)  routing T_8_7.sp4_h_r_24 <X> T_8_7.lc_trk_g3_0
 (15 13)  (403 125)  (403 125)  routing T_8_7.sp4_h_r_24 <X> T_8_7.lc_trk_g3_0
 (16 13)  (404 125)  (404 125)  routing T_8_7.sp4_h_r_24 <X> T_8_7.lc_trk_g3_0
 (17 13)  (405 125)  (405 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (406 125)  (406 125)  routing T_8_7.sp4_h_r_41 <X> T_8_7.lc_trk_g3_1


LogicTile_9_7

 (22 0)  (464 112)  (464 112)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (466 112)  (466 112)  routing T_9_7.top_op_3 <X> T_9_7.lc_trk_g0_3
 (21 1)  (463 113)  (463 113)  routing T_9_7.top_op_3 <X> T_9_7.lc_trk_g0_3
 (22 1)  (464 113)  (464 113)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (466 113)  (466 113)  routing T_9_7.top_op_2 <X> T_9_7.lc_trk_g0_2
 (25 1)  (467 113)  (467 113)  routing T_9_7.top_op_2 <X> T_9_7.lc_trk_g0_2
 (1 2)  (443 114)  (443 114)  routing T_9_7.glb_netwk_4 <X> T_9_7.wire_logic_cluster/lc_7/clk
 (2 2)  (444 114)  (444 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (454 114)  (454 114)  routing T_9_7.sp4_v_t_39 <X> T_9_7.sp4_h_l_39
 (14 2)  (456 114)  (456 114)  routing T_9_7.wire_logic_cluster/lc_4/out <X> T_9_7.lc_trk_g0_4
 (15 2)  (457 114)  (457 114)  routing T_9_7.sp4_h_r_21 <X> T_9_7.lc_trk_g0_5
 (16 2)  (458 114)  (458 114)  routing T_9_7.sp4_h_r_21 <X> T_9_7.lc_trk_g0_5
 (17 2)  (459 114)  (459 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (460 114)  (460 114)  routing T_9_7.sp4_h_r_21 <X> T_9_7.lc_trk_g0_5
 (26 2)  (468 114)  (468 114)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 114)  (469 114)  routing T_9_7.lc_trk_g3_1 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 114)  (470 114)  routing T_9_7.lc_trk_g3_1 <X> T_9_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 114)  (471 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 114)  (473 114)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 114)  (474 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (478 114)  (478 114)  LC_1 Logic Functioning bit
 (40 2)  (482 114)  (482 114)  LC_1 Logic Functioning bit
 (11 3)  (453 115)  (453 115)  routing T_9_7.sp4_v_t_39 <X> T_9_7.sp4_h_l_39
 (17 3)  (459 115)  (459 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (460 115)  (460 115)  routing T_9_7.sp4_h_r_21 <X> T_9_7.lc_trk_g0_5
 (22 3)  (464 115)  (464 115)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (466 115)  (466 115)  routing T_9_7.top_op_6 <X> T_9_7.lc_trk_g0_6
 (25 3)  (467 115)  (467 115)  routing T_9_7.top_op_6 <X> T_9_7.lc_trk_g0_6
 (26 3)  (468 115)  (468 115)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (469 115)  (469 115)  routing T_9_7.lc_trk_g1_6 <X> T_9_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 115)  (471 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (474 115)  (474 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (476 115)  (476 115)  routing T_9_7.lc_trk_g1_0 <X> T_9_7.input_2_1
 (39 3)  (481 115)  (481 115)  LC_1 Logic Functioning bit
 (43 3)  (485 115)  (485 115)  LC_1 Logic Functioning bit
 (1 4)  (443 116)  (443 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (13 4)  (455 116)  (455 116)  routing T_9_7.sp4_h_l_40 <X> T_9_7.sp4_v_b_5
 (14 4)  (456 116)  (456 116)  routing T_9_7.sp4_h_l_5 <X> T_9_7.lc_trk_g1_0
 (21 4)  (463 116)  (463 116)  routing T_9_7.lft_op_3 <X> T_9_7.lc_trk_g1_3
 (22 4)  (464 116)  (464 116)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (466 116)  (466 116)  routing T_9_7.lft_op_3 <X> T_9_7.lc_trk_g1_3
 (29 4)  (471 116)  (471 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 116)  (472 116)  routing T_9_7.lc_trk_g0_5 <X> T_9_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 116)  (474 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 116)  (478 116)  LC_2 Logic Functioning bit
 (47 4)  (489 116)  (489 116)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (492 116)  (492 116)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (443 117)  (443 117)  routing T_9_7.lc_trk_g0_2 <X> T_9_7.wire_logic_cluster/lc_7/cen
 (12 5)  (454 117)  (454 117)  routing T_9_7.sp4_h_l_40 <X> T_9_7.sp4_v_b_5
 (14 5)  (456 117)  (456 117)  routing T_9_7.sp4_h_l_5 <X> T_9_7.lc_trk_g1_0
 (15 5)  (457 117)  (457 117)  routing T_9_7.sp4_h_l_5 <X> T_9_7.lc_trk_g1_0
 (16 5)  (458 117)  (458 117)  routing T_9_7.sp4_h_l_5 <X> T_9_7.lc_trk_g1_0
 (17 5)  (459 117)  (459 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (468 117)  (468 117)  routing T_9_7.lc_trk_g1_3 <X> T_9_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 117)  (469 117)  routing T_9_7.lc_trk_g1_3 <X> T_9_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 117)  (471 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 117)  (473 117)  routing T_9_7.lc_trk_g0_3 <X> T_9_7.wire_logic_cluster/lc_2/in_3
 (8 6)  (450 118)  (450 118)  routing T_9_7.sp4_v_t_47 <X> T_9_7.sp4_h_l_41
 (9 6)  (451 118)  (451 118)  routing T_9_7.sp4_v_t_47 <X> T_9_7.sp4_h_l_41
 (10 6)  (452 118)  (452 118)  routing T_9_7.sp4_v_t_47 <X> T_9_7.sp4_h_l_41
 (28 6)  (470 118)  (470 118)  routing T_9_7.lc_trk_g2_2 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 118)  (471 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 118)  (474 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 118)  (475 118)  routing T_9_7.lc_trk_g3_1 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 118)  (476 118)  routing T_9_7.lc_trk_g3_1 <X> T_9_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (478 118)  (478 118)  LC_3 Logic Functioning bit
 (37 6)  (479 118)  (479 118)  LC_3 Logic Functioning bit
 (38 6)  (480 118)  (480 118)  LC_3 Logic Functioning bit
 (39 6)  (481 118)  (481 118)  LC_3 Logic Functioning bit
 (41 6)  (483 118)  (483 118)  LC_3 Logic Functioning bit
 (43 6)  (485 118)  (485 118)  LC_3 Logic Functioning bit
 (51 6)  (493 118)  (493 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (495 118)  (495 118)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (464 119)  (464 119)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (466 119)  (466 119)  routing T_9_7.bot_op_6 <X> T_9_7.lc_trk_g1_6
 (27 7)  (469 119)  (469 119)  routing T_9_7.lc_trk_g1_0 <X> T_9_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 119)  (471 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 119)  (472 119)  routing T_9_7.lc_trk_g2_2 <X> T_9_7.wire_logic_cluster/lc_3/in_1
 (37 7)  (479 119)  (479 119)  LC_3 Logic Functioning bit
 (39 7)  (481 119)  (481 119)  LC_3 Logic Functioning bit
 (52 7)  (494 119)  (494 119)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (31 8)  (473 120)  (473 120)  routing T_9_7.lc_trk_g2_5 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 120)  (474 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 120)  (475 120)  routing T_9_7.lc_trk_g2_5 <X> T_9_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 120)  (478 120)  LC_4 Logic Functioning bit
 (37 8)  (479 120)  (479 120)  LC_4 Logic Functioning bit
 (38 8)  (480 120)  (480 120)  LC_4 Logic Functioning bit
 (39 8)  (481 120)  (481 120)  LC_4 Logic Functioning bit
 (45 8)  (487 120)  (487 120)  LC_4 Logic Functioning bit
 (22 9)  (464 121)  (464 121)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (466 121)  (466 121)  routing T_9_7.tnl_op_2 <X> T_9_7.lc_trk_g2_2
 (25 9)  (467 121)  (467 121)  routing T_9_7.tnl_op_2 <X> T_9_7.lc_trk_g2_2
 (36 9)  (478 121)  (478 121)  LC_4 Logic Functioning bit
 (37 9)  (479 121)  (479 121)  LC_4 Logic Functioning bit
 (38 9)  (480 121)  (480 121)  LC_4 Logic Functioning bit
 (39 9)  (481 121)  (481 121)  LC_4 Logic Functioning bit
 (47 9)  (489 121)  (489 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (490 121)  (490 121)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (454 122)  (454 122)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_h_l_45
 (15 10)  (457 122)  (457 122)  routing T_9_7.sp4_h_l_24 <X> T_9_7.lc_trk_g2_5
 (16 10)  (458 122)  (458 122)  routing T_9_7.sp4_h_l_24 <X> T_9_7.lc_trk_g2_5
 (17 10)  (459 122)  (459 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (460 122)  (460 122)  routing T_9_7.sp4_h_l_24 <X> T_9_7.lc_trk_g2_5
 (21 10)  (463 122)  (463 122)  routing T_9_7.sp4_h_l_34 <X> T_9_7.lc_trk_g2_7
 (22 10)  (464 122)  (464 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (465 122)  (465 122)  routing T_9_7.sp4_h_l_34 <X> T_9_7.lc_trk_g2_7
 (24 10)  (466 122)  (466 122)  routing T_9_7.sp4_h_l_34 <X> T_9_7.lc_trk_g2_7
 (25 10)  (467 122)  (467 122)  routing T_9_7.wire_logic_cluster/lc_6/out <X> T_9_7.lc_trk_g2_6
 (29 10)  (471 122)  (471 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 122)  (472 122)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (473 122)  (473 122)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 122)  (474 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 122)  (475 122)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 122)  (478 122)  LC_5 Logic Functioning bit
 (37 10)  (479 122)  (479 122)  LC_5 Logic Functioning bit
 (38 10)  (480 122)  (480 122)  LC_5 Logic Functioning bit
 (39 10)  (481 122)  (481 122)  LC_5 Logic Functioning bit
 (41 10)  (483 122)  (483 122)  LC_5 Logic Functioning bit
 (43 10)  (485 122)  (485 122)  LC_5 Logic Functioning bit
 (47 10)  (489 122)  (489 122)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (11 11)  (453 123)  (453 123)  routing T_9_7.sp4_v_t_45 <X> T_9_7.sp4_h_l_45
 (21 11)  (463 123)  (463 123)  routing T_9_7.sp4_h_l_34 <X> T_9_7.lc_trk_g2_7
 (22 11)  (464 123)  (464 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (468 123)  (468 123)  routing T_9_7.lc_trk_g3_2 <X> T_9_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 123)  (469 123)  routing T_9_7.lc_trk_g3_2 <X> T_9_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 123)  (470 123)  routing T_9_7.lc_trk_g3_2 <X> T_9_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 123)  (471 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 123)  (472 123)  routing T_9_7.lc_trk_g0_6 <X> T_9_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 123)  (473 123)  routing T_9_7.lc_trk_g2_6 <X> T_9_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (478 123)  (478 123)  LC_5 Logic Functioning bit
 (38 11)  (480 123)  (480 123)  LC_5 Logic Functioning bit
 (48 11)  (490 123)  (490 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (459 124)  (459 124)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (460 124)  (460 124)  routing T_9_7.bnl_op_1 <X> T_9_7.lc_trk_g3_1
 (19 12)  (461 124)  (461 124)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (31 12)  (473 124)  (473 124)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 124)  (474 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 124)  (475 124)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 124)  (478 124)  LC_6 Logic Functioning bit
 (37 12)  (479 124)  (479 124)  LC_6 Logic Functioning bit
 (38 12)  (480 124)  (480 124)  LC_6 Logic Functioning bit
 (39 12)  (481 124)  (481 124)  LC_6 Logic Functioning bit
 (45 12)  (487 124)  (487 124)  LC_6 Logic Functioning bit
 (18 13)  (460 125)  (460 125)  routing T_9_7.bnl_op_1 <X> T_9_7.lc_trk_g3_1
 (22 13)  (464 125)  (464 125)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (466 125)  (466 125)  routing T_9_7.tnl_op_2 <X> T_9_7.lc_trk_g3_2
 (25 13)  (467 125)  (467 125)  routing T_9_7.tnl_op_2 <X> T_9_7.lc_trk_g3_2
 (31 13)  (473 125)  (473 125)  routing T_9_7.lc_trk_g2_7 <X> T_9_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (478 125)  (478 125)  LC_6 Logic Functioning bit
 (37 13)  (479 125)  (479 125)  LC_6 Logic Functioning bit
 (38 13)  (480 125)  (480 125)  LC_6 Logic Functioning bit
 (39 13)  (481 125)  (481 125)  LC_6 Logic Functioning bit
 (47 13)  (489 125)  (489 125)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (442 126)  (442 126)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 126)  (443 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (442 127)  (442 127)  routing T_9_7.glb_netwk_6 <X> T_9_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_10_7

 (9 0)  (505 112)  (505 112)  routing T_10_7.sp4_h_l_47 <X> T_10_7.sp4_h_r_1
 (10 0)  (506 112)  (506 112)  routing T_10_7.sp4_h_l_47 <X> T_10_7.sp4_h_r_1
 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control

 (5 4)  (501 116)  (501 116)  routing T_10_7.sp4_h_l_37 <X> T_10_7.sp4_h_r_3
 (4 5)  (500 117)  (500 117)  routing T_10_7.sp4_h_l_37 <X> T_10_7.sp4_h_r_3
 (4 8)  (500 120)  (500 120)  routing T_10_7.sp4_h_l_37 <X> T_10_7.sp4_v_b_6
 (6 8)  (502 120)  (502 120)  routing T_10_7.sp4_h_l_37 <X> T_10_7.sp4_v_b_6
 (5 9)  (501 121)  (501 121)  routing T_10_7.sp4_h_l_37 <X> T_10_7.sp4_v_b_6


LogicTile_11_7

 (14 0)  (552 112)  (552 112)  routing T_11_7.wire_logic_cluster/lc_0/out <X> T_11_7.lc_trk_g0_0
 (15 0)  (553 112)  (553 112)  routing T_11_7.bot_op_1 <X> T_11_7.lc_trk_g0_1
 (17 0)  (555 112)  (555 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (560 112)  (560 112)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (561 112)  (561 112)  routing T_11_7.sp12_h_l_16 <X> T_11_7.lc_trk_g0_3
 (28 0)  (566 112)  (566 112)  routing T_11_7.lc_trk_g2_1 <X> T_11_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 112)  (567 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 112)  (569 112)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 112)  (570 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 112)  (571 112)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (572 112)  (572 112)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_0/in_3
 (38 0)  (576 112)  (576 112)  LC_0 Logic Functioning bit
 (40 0)  (578 112)  (578 112)  LC_0 Logic Functioning bit
 (41 0)  (579 112)  (579 112)  LC_0 Logic Functioning bit
 (45 0)  (583 112)  (583 112)  LC_0 Logic Functioning bit
 (17 1)  (555 113)  (555 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (559 113)  (559 113)  routing T_11_7.sp12_h_l_16 <X> T_11_7.lc_trk_g0_3
 (22 1)  (560 113)  (560 113)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (562 113)  (562 113)  routing T_11_7.top_op_2 <X> T_11_7.lc_trk_g0_2
 (25 1)  (563 113)  (563 113)  routing T_11_7.top_op_2 <X> T_11_7.lc_trk_g0_2
 (26 1)  (564 113)  (564 113)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 113)  (565 113)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 113)  (566 113)  routing T_11_7.lc_trk_g3_3 <X> T_11_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 113)  (567 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (570 113)  (570 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (573 113)  (573 113)  routing T_11_7.lc_trk_g0_2 <X> T_11_7.input_2_0
 (38 1)  (576 113)  (576 113)  LC_0 Logic Functioning bit
 (48 1)  (586 113)  (586 113)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (539 114)  (539 114)  routing T_11_7.glb_netwk_4 <X> T_11_7.wire_logic_cluster/lc_7/clk
 (2 2)  (540 114)  (540 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (6 2)  (544 114)  (544 114)  routing T_11_7.sp4_h_l_42 <X> T_11_7.sp4_v_t_37
 (8 2)  (546 114)  (546 114)  routing T_11_7.sp4_v_t_42 <X> T_11_7.sp4_h_l_36
 (9 2)  (547 114)  (547 114)  routing T_11_7.sp4_v_t_42 <X> T_11_7.sp4_h_l_36
 (10 2)  (548 114)  (548 114)  routing T_11_7.sp4_v_t_42 <X> T_11_7.sp4_h_l_36
 (14 2)  (552 114)  (552 114)  routing T_11_7.sp4_h_l_1 <X> T_11_7.lc_trk_g0_4
 (26 2)  (564 114)  (564 114)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_1/in_0
 (29 2)  (567 114)  (567 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 114)  (568 114)  routing T_11_7.lc_trk_g0_4 <X> T_11_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (570 114)  (570 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 114)  (571 114)  routing T_11_7.lc_trk_g2_0 <X> T_11_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 114)  (574 114)  LC_1 Logic Functioning bit
 (38 2)  (576 114)  (576 114)  LC_1 Logic Functioning bit
 (40 2)  (578 114)  (578 114)  LC_1 Logic Functioning bit
 (41 2)  (579 114)  (579 114)  LC_1 Logic Functioning bit
 (42 2)  (580 114)  (580 114)  LC_1 Logic Functioning bit
 (43 2)  (581 114)  (581 114)  LC_1 Logic Functioning bit
 (13 3)  (551 115)  (551 115)  routing T_11_7.sp4_v_b_9 <X> T_11_7.sp4_h_l_39
 (15 3)  (553 115)  (553 115)  routing T_11_7.sp4_h_l_1 <X> T_11_7.lc_trk_g0_4
 (16 3)  (554 115)  (554 115)  routing T_11_7.sp4_h_l_1 <X> T_11_7.lc_trk_g0_4
 (17 3)  (555 115)  (555 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (565 115)  (565 115)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (566 115)  (566 115)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 115)  (567 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (579 115)  (579 115)  LC_1 Logic Functioning bit
 (43 3)  (581 115)  (581 115)  LC_1 Logic Functioning bit
 (21 4)  (559 116)  (559 116)  routing T_11_7.wire_logic_cluster/lc_3/out <X> T_11_7.lc_trk_g1_3
 (22 4)  (560 116)  (560 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (566 116)  (566 116)  routing T_11_7.lc_trk_g2_3 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 116)  (567 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (569 116)  (569 116)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 116)  (570 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 116)  (571 116)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 116)  (572 116)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_2/in_3
 (40 4)  (578 116)  (578 116)  LC_2 Logic Functioning bit
 (42 4)  (580 116)  (580 116)  LC_2 Logic Functioning bit
 (15 5)  (553 117)  (553 117)  routing T_11_7.bot_op_0 <X> T_11_7.lc_trk_g1_0
 (17 5)  (555 117)  (555 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (568 117)  (568 117)  routing T_11_7.lc_trk_g2_3 <X> T_11_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (578 117)  (578 117)  LC_2 Logic Functioning bit
 (42 5)  (580 117)  (580 117)  LC_2 Logic Functioning bit
 (14 6)  (552 118)  (552 118)  routing T_11_7.wire_logic_cluster/lc_4/out <X> T_11_7.lc_trk_g1_4
 (26 6)  (564 118)  (564 118)  routing T_11_7.lc_trk_g1_4 <X> T_11_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (567 118)  (567 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (570 118)  (570 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (572 118)  (572 118)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (575 118)  (575 118)  LC_3 Logic Functioning bit
 (45 6)  (583 118)  (583 118)  LC_3 Logic Functioning bit
 (50 6)  (588 118)  (588 118)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (555 119)  (555 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (565 119)  (565 119)  routing T_11_7.lc_trk_g1_4 <X> T_11_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 119)  (567 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 119)  (568 119)  routing T_11_7.lc_trk_g0_2 <X> T_11_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (569 119)  (569 119)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_3/in_3
 (37 7)  (575 119)  (575 119)  LC_3 Logic Functioning bit
 (39 7)  (577 119)  (577 119)  LC_3 Logic Functioning bit
 (40 7)  (578 119)  (578 119)  LC_3 Logic Functioning bit
 (47 7)  (585 119)  (585 119)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (552 120)  (552 120)  routing T_11_7.wire_logic_cluster/lc_0/out <X> T_11_7.lc_trk_g2_0
 (17 8)  (555 120)  (555 120)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (556 120)  (556 120)  routing T_11_7.wire_logic_cluster/lc_1/out <X> T_11_7.lc_trk_g2_1
 (21 8)  (559 120)  (559 120)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g2_3
 (22 8)  (560 120)  (560 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (561 120)  (561 120)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g2_3
 (27 8)  (565 120)  (565 120)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (566 120)  (566 120)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 120)  (567 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 120)  (568 120)  routing T_11_7.lc_trk_g3_4 <X> T_11_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (570 120)  (570 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (574 120)  (574 120)  LC_4 Logic Functioning bit
 (37 8)  (575 120)  (575 120)  LC_4 Logic Functioning bit
 (38 8)  (576 120)  (576 120)  LC_4 Logic Functioning bit
 (42 8)  (580 120)  (580 120)  LC_4 Logic Functioning bit
 (17 9)  (555 121)  (555 121)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (559 121)  (559 121)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g2_3
 (29 9)  (567 121)  (567 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (569 121)  (569 121)  routing T_11_7.lc_trk_g0_3 <X> T_11_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (570 121)  (570 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (572 121)  (572 121)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.input_2_4
 (35 9)  (573 121)  (573 121)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.input_2_4
 (36 9)  (574 121)  (574 121)  LC_4 Logic Functioning bit
 (38 9)  (576 121)  (576 121)  LC_4 Logic Functioning bit
 (39 9)  (577 121)  (577 121)  LC_4 Logic Functioning bit
 (40 9)  (578 121)  (578 121)  LC_4 Logic Functioning bit
 (5 10)  (543 122)  (543 122)  routing T_11_7.sp4_h_r_3 <X> T_11_7.sp4_h_l_43
 (14 10)  (552 122)  (552 122)  routing T_11_7.rgt_op_4 <X> T_11_7.lc_trk_g2_4
 (27 10)  (565 122)  (565 122)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 122)  (567 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (569 122)  (569 122)  routing T_11_7.lc_trk_g2_4 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 122)  (570 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 122)  (571 122)  routing T_11_7.lc_trk_g2_4 <X> T_11_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (574 122)  (574 122)  LC_5 Logic Functioning bit
 (40 10)  (578 122)  (578 122)  LC_5 Logic Functioning bit
 (4 11)  (542 123)  (542 123)  routing T_11_7.sp4_h_r_3 <X> T_11_7.sp4_h_l_43
 (15 11)  (553 123)  (553 123)  routing T_11_7.rgt_op_4 <X> T_11_7.lc_trk_g2_4
 (17 11)  (555 123)  (555 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (567 123)  (567 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 123)  (568 123)  routing T_11_7.lc_trk_g1_3 <X> T_11_7.wire_logic_cluster/lc_5/in_1
 (32 11)  (570 123)  (570 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (572 123)  (572 123)  routing T_11_7.lc_trk_g1_0 <X> T_11_7.input_2_5
 (39 11)  (577 123)  (577 123)  LC_5 Logic Functioning bit
 (43 11)  (581 123)  (581 123)  LC_5 Logic Functioning bit
 (47 11)  (585 123)  (585 123)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (21 12)  (559 124)  (559 124)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g3_3
 (22 12)  (560 124)  (560 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (561 124)  (561 124)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g3_3
 (12 13)  (550 125)  (550 125)  routing T_11_7.sp4_h_r_11 <X> T_11_7.sp4_v_b_11
 (21 13)  (559 125)  (559 125)  routing T_11_7.sp4_v_t_22 <X> T_11_7.lc_trk_g3_3
 (14 14)  (552 126)  (552 126)  routing T_11_7.sp4_v_b_36 <X> T_11_7.lc_trk_g3_4
 (14 15)  (552 127)  (552 127)  routing T_11_7.sp4_v_b_36 <X> T_11_7.lc_trk_g3_4
 (16 15)  (554 127)  (554 127)  routing T_11_7.sp4_v_b_36 <X> T_11_7.lc_trk_g3_4
 (17 15)  (555 127)  (555 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_7

 (14 0)  (606 112)  (606 112)  routing T_12_7.lft_op_0 <X> T_12_7.lc_trk_g0_0
 (21 0)  (613 112)  (613 112)  routing T_12_7.lft_op_3 <X> T_12_7.lc_trk_g0_3
 (22 0)  (614 112)  (614 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (616 112)  (616 112)  routing T_12_7.lft_op_3 <X> T_12_7.lc_trk_g0_3
 (15 1)  (607 113)  (607 113)  routing T_12_7.lft_op_0 <X> T_12_7.lc_trk_g0_0
 (17 1)  (609 113)  (609 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (1 2)  (593 114)  (593 114)  routing T_12_7.glb_netwk_4 <X> T_12_7.wire_logic_cluster/lc_7/clk
 (2 2)  (594 114)  (594 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (617 114)  (617 114)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g0_6
 (29 2)  (621 114)  (621 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (623 114)  (623 114)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (624 114)  (624 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (627 114)  (627 114)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_1
 (22 3)  (614 115)  (614 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (615 115)  (615 115)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g0_6
 (24 3)  (616 115)  (616 115)  routing T_12_7.sp4_h_r_14 <X> T_12_7.lc_trk_g0_6
 (26 3)  (618 115)  (618 115)  routing T_12_7.lc_trk_g0_3 <X> T_12_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (621 115)  (621 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (623 115)  (623 115)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_1/in_3
 (32 3)  (624 115)  (624 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (625 115)  (625 115)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_1
 (34 3)  (626 115)  (626 115)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_1
 (38 3)  (630 115)  (630 115)  LC_1 Logic Functioning bit
 (25 4)  (617 116)  (617 116)  routing T_12_7.lft_op_2 <X> T_12_7.lc_trk_g1_2
 (32 4)  (624 116)  (624 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (628 116)  (628 116)  LC_2 Logic Functioning bit
 (38 4)  (630 116)  (630 116)  LC_2 Logic Functioning bit
 (14 5)  (606 117)  (606 117)  routing T_12_7.sp12_h_r_16 <X> T_12_7.lc_trk_g1_0
 (16 5)  (608 117)  (608 117)  routing T_12_7.sp12_h_r_16 <X> T_12_7.lc_trk_g1_0
 (17 5)  (609 117)  (609 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (614 117)  (614 117)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (616 117)  (616 117)  routing T_12_7.lft_op_2 <X> T_12_7.lc_trk_g1_2
 (29 5)  (621 117)  (621 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (623 117)  (623 117)  routing T_12_7.lc_trk_g0_3 <X> T_12_7.wire_logic_cluster/lc_2/in_3
 (37 5)  (629 117)  (629 117)  LC_2 Logic Functioning bit
 (39 5)  (631 117)  (631 117)  LC_2 Logic Functioning bit
 (26 6)  (618 118)  (618 118)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (619 118)  (619 118)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (620 118)  (620 118)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (621 118)  (621 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (622 118)  (622 118)  routing T_12_7.lc_trk_g3_5 <X> T_12_7.wire_logic_cluster/lc_3/in_1
 (32 6)  (624 118)  (624 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (625 118)  (625 118)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (626 118)  (626 118)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (628 118)  (628 118)  LC_3 Logic Functioning bit
 (37 6)  (629 118)  (629 118)  LC_3 Logic Functioning bit
 (38 6)  (630 118)  (630 118)  LC_3 Logic Functioning bit
 (42 6)  (634 118)  (634 118)  LC_3 Logic Functioning bit
 (50 6)  (642 118)  (642 118)  Cascade bit: LH_LC03_inmux02_5

 (13 7)  (605 119)  (605 119)  routing T_12_7.sp4_v_b_0 <X> T_12_7.sp4_h_l_40
 (27 7)  (619 119)  (619 119)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (620 119)  (620 119)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (621 119)  (621 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (623 119)  (623 119)  routing T_12_7.lc_trk_g3_3 <X> T_12_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (628 119)  (628 119)  LC_3 Logic Functioning bit
 (38 7)  (630 119)  (630 119)  LC_3 Logic Functioning bit
 (39 7)  (631 119)  (631 119)  LC_3 Logic Functioning bit
 (40 7)  (632 119)  (632 119)  LC_3 Logic Functioning bit
 (4 8)  (596 120)  (596 120)  routing T_12_7.sp4_h_l_37 <X> T_12_7.sp4_v_b_6
 (6 8)  (598 120)  (598 120)  routing T_12_7.sp4_h_l_37 <X> T_12_7.sp4_v_b_6
 (13 8)  (605 120)  (605 120)  routing T_12_7.sp4_v_t_45 <X> T_12_7.sp4_v_b_8
 (27 8)  (619 120)  (619 120)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (621 120)  (621 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (623 120)  (623 120)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (624 120)  (624 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (625 120)  (625 120)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (626 120)  (626 120)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (629 120)  (629 120)  LC_4 Logic Functioning bit
 (42 8)  (634 120)  (634 120)  LC_4 Logic Functioning bit
 (45 8)  (637 120)  (637 120)  LC_4 Logic Functioning bit
 (50 8)  (642 120)  (642 120)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (597 121)  (597 121)  routing T_12_7.sp4_h_l_37 <X> T_12_7.sp4_v_b_6
 (22 9)  (614 121)  (614 121)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (616 121)  (616 121)  routing T_12_7.tnl_op_2 <X> T_12_7.lc_trk_g2_2
 (25 9)  (617 121)  (617 121)  routing T_12_7.tnl_op_2 <X> T_12_7.lc_trk_g2_2
 (26 9)  (618 121)  (618 121)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (620 121)  (620 121)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (621 121)  (621 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (622 121)  (622 121)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_4/in_1
 (36 9)  (628 121)  (628 121)  LC_4 Logic Functioning bit
 (38 9)  (630 121)  (630 121)  LC_4 Logic Functioning bit
 (51 9)  (643 121)  (643 121)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (16 10)  (608 122)  (608 122)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g2_5
 (17 10)  (609 122)  (609 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (610 122)  (610 122)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g2_5
 (29 10)  (621 122)  (621 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (627 122)  (627 122)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_5
 (36 10)  (628 122)  (628 122)  LC_5 Logic Functioning bit
 (43 10)  (635 122)  (635 122)  LC_5 Logic Functioning bit
 (13 11)  (605 123)  (605 123)  routing T_12_7.sp4_v_b_3 <X> T_12_7.sp4_h_l_45
 (18 11)  (610 123)  (610 123)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g2_5
 (26 11)  (618 123)  (618 123)  routing T_12_7.lc_trk_g0_3 <X> T_12_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (621 123)  (621 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (624 123)  (624 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (625 123)  (625 123)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_5
 (34 11)  (626 123)  (626 123)  routing T_12_7.lc_trk_g3_4 <X> T_12_7.input_2_5
 (2 12)  (594 124)  (594 124)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 12)  (614 124)  (614 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (615 124)  (615 124)  routing T_12_7.sp4_h_r_27 <X> T_12_7.lc_trk_g3_3
 (24 12)  (616 124)  (616 124)  routing T_12_7.sp4_h_r_27 <X> T_12_7.lc_trk_g3_3
 (26 12)  (618 124)  (618 124)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (620 124)  (620 124)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (621 124)  (621 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (622 124)  (622 124)  routing T_12_7.lc_trk_g2_5 <X> T_12_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (624 124)  (624 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (626 124)  (626 124)  routing T_12_7.lc_trk_g1_0 <X> T_12_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (628 124)  (628 124)  LC_6 Logic Functioning bit
 (37 12)  (629 124)  (629 124)  LC_6 Logic Functioning bit
 (38 12)  (630 124)  (630 124)  LC_6 Logic Functioning bit
 (42 12)  (634 124)  (634 124)  LC_6 Logic Functioning bit
 (50 12)  (642 124)  (642 124)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (613 125)  (613 125)  routing T_12_7.sp4_h_r_27 <X> T_12_7.lc_trk_g3_3
 (26 13)  (618 125)  (618 125)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (621 125)  (621 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (628 125)  (628 125)  LC_6 Logic Functioning bit
 (38 13)  (630 125)  (630 125)  LC_6 Logic Functioning bit
 (39 13)  (631 125)  (631 125)  LC_6 Logic Functioning bit
 (40 13)  (632 125)  (632 125)  LC_6 Logic Functioning bit
 (14 14)  (606 126)  (606 126)  routing T_12_7.wire_logic_cluster/lc_4/out <X> T_12_7.lc_trk_g3_4
 (16 14)  (608 126)  (608 126)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g3_5
 (17 14)  (609 126)  (609 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (610 126)  (610 126)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g3_5
 (28 14)  (620 126)  (620 126)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (621 126)  (621 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (623 126)  (623 126)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (624 126)  (624 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (629 126)  (629 126)  LC_7 Logic Functioning bit
 (42 14)  (634 126)  (634 126)  LC_7 Logic Functioning bit
 (45 14)  (637 126)  (637 126)  LC_7 Logic Functioning bit
 (50 14)  (642 126)  (642 126)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (609 127)  (609 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (610 127)  (610 127)  routing T_12_7.sp4_v_b_37 <X> T_12_7.lc_trk_g3_5
 (26 15)  (618 127)  (618 127)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (619 127)  (619 127)  routing T_12_7.lc_trk_g1_2 <X> T_12_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (621 127)  (621 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (622 127)  (622 127)  routing T_12_7.lc_trk_g2_2 <X> T_12_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (623 127)  (623 127)  routing T_12_7.lc_trk_g0_6 <X> T_12_7.wire_logic_cluster/lc_7/in_3
 (37 15)  (629 127)  (629 127)  LC_7 Logic Functioning bit
 (39 15)  (631 127)  (631 127)  LC_7 Logic Functioning bit
 (46 15)  (638 127)  (638 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0



LogicTile_1_6

 (26 0)  (44 96)  (44 96)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 96)  (46 96)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 96)  (48 96)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 96)  (49 96)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (56 96)  (56 96)  LC_0 Logic Functioning bit
 (22 1)  (40 97)  (40 97)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (42 97)  (42 97)  routing T_1_6.bot_op_2 <X> T_1_6.lc_trk_g0_2
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 97)  (48 97)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 97)  (49 97)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (53 97)  (53 97)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.input_2_0
 (46 1)  (64 97)  (64 97)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (19 98)  (19 98)  routing T_1_6.glb_netwk_4 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 98)  (32 98)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g0_4
 (22 2)  (40 98)  (40 98)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 98)  (42 98)  routing T_1_6.bot_op_7 <X> T_1_6.lc_trk_g0_7
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 8)  (44 104)  (44 104)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (31 8)  (49 104)  (49 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 104)  (51 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 104)  (52 104)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (39 8)  (57 104)  (57 104)  LC_4 Logic Functioning bit
 (41 8)  (59 104)  (59 104)  LC_4 Logic Functioning bit
 (42 8)  (60 104)  (60 104)  LC_4 Logic Functioning bit
 (45 8)  (63 104)  (63 104)  LC_4 Logic Functioning bit
 (29 9)  (47 105)  (47 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 105)  (49 105)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (55 105)  (55 105)  LC_4 Logic Functioning bit
 (38 9)  (56 105)  (56 105)  LC_4 Logic Functioning bit
 (40 9)  (58 105)  (58 105)  LC_4 Logic Functioning bit
 (43 9)  (61 105)  (61 105)  LC_4 Logic Functioning bit
 (8 12)  (26 108)  (26 108)  routing T_1_6.sp4_v_b_10 <X> T_1_6.sp4_h_r_10
 (9 12)  (27 108)  (27 108)  routing T_1_6.sp4_v_b_10 <X> T_1_6.sp4_h_r_10
 (31 12)  (49 108)  (49 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 108)  (51 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 108)  (52 108)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 108)  (58 108)  LC_6 Logic Functioning bit
 (41 12)  (59 108)  (59 108)  LC_6 Logic Functioning bit
 (42 12)  (60 108)  (60 108)  LC_6 Logic Functioning bit
 (43 12)  (61 108)  (61 108)  LC_6 Logic Functioning bit
 (45 12)  (63 108)  (63 108)  LC_6 Logic Functioning bit
 (31 13)  (49 109)  (49 109)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 109)  (58 109)  LC_6 Logic Functioning bit
 (41 13)  (59 109)  (59 109)  LC_6 Logic Functioning bit
 (42 13)  (60 109)  (60 109)  LC_6 Logic Functioning bit
 (43 13)  (61 109)  (61 109)  LC_6 Logic Functioning bit
 (25 14)  (43 110)  (43 110)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g3_6
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_6

 (17 0)  (89 96)  (89 96)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (90 96)  (90 96)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g0_1
 (25 0)  (97 96)  (97 96)  routing T_2_6.wire_logic_cluster/lc_2/out <X> T_2_6.lc_trk_g0_2
 (26 0)  (98 96)  (98 96)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 96)  (105 96)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (45 0)  (117 96)  (117 96)  LC_0 Logic Functioning bit
 (51 0)  (123 96)  (123 96)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (94 97)  (94 97)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (99 97)  (99 97)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 97)  (108 97)  LC_0 Logic Functioning bit
 (37 1)  (109 97)  (109 97)  LC_0 Logic Functioning bit
 (38 1)  (110 97)  (110 97)  LC_0 Logic Functioning bit
 (39 1)  (111 97)  (111 97)  LC_0 Logic Functioning bit
 (41 1)  (113 97)  (113 97)  LC_0 Logic Functioning bit
 (43 1)  (115 97)  (115 97)  LC_0 Logic Functioning bit
 (45 1)  (117 97)  (117 97)  LC_0 Logic Functioning bit
 (1 2)  (73 98)  (73 98)  routing T_2_6.glb_netwk_4 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (94 98)  (94 98)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (97 98)  (97 98)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 98)  (103 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 98)  (106 98)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (41 2)  (113 98)  (113 98)  LC_1 Logic Functioning bit
 (43 2)  (115 98)  (115 98)  LC_1 Logic Functioning bit
 (45 2)  (117 98)  (117 98)  LC_1 Logic Functioning bit
 (9 3)  (81 99)  (81 99)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_v_t_36
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (95 99)  (95 99)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (24 3)  (96 99)  (96 99)  routing T_2_6.sp4_h_r_14 <X> T_2_6.lc_trk_g0_6
 (26 3)  (98 99)  (98 99)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 99)  (100 99)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 99)  (102 99)  routing T_2_6.lc_trk_g0_2 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (37 3)  (109 99)  (109 99)  LC_1 Logic Functioning bit
 (39 3)  (111 99)  (111 99)  LC_1 Logic Functioning bit
 (41 3)  (113 99)  (113 99)  LC_1 Logic Functioning bit
 (43 3)  (115 99)  (115 99)  LC_1 Logic Functioning bit
 (45 3)  (117 99)  (117 99)  LC_1 Logic Functioning bit
 (0 4)  (72 100)  (72 100)  routing T_2_6.lc_trk_g3_3 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (1 4)  (73 100)  (73 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (98 100)  (98 100)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (31 4)  (103 100)  (103 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 100)  (105 100)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (40 4)  (112 100)  (112 100)  LC_2 Logic Functioning bit
 (42 4)  (114 100)  (114 100)  LC_2 Logic Functioning bit
 (45 4)  (117 100)  (117 100)  LC_2 Logic Functioning bit
 (0 5)  (72 101)  (72 101)  routing T_2_6.lc_trk_g3_3 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (1 5)  (73 101)  (73 101)  routing T_2_6.lc_trk_g3_3 <X> T_2_6.wire_logic_cluster/lc_7/cen
 (27 5)  (99 101)  (99 101)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 101)  (101 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (37 5)  (109 101)  (109 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (43 5)  (115 101)  (115 101)  LC_2 Logic Functioning bit
 (45 5)  (117 101)  (117 101)  LC_2 Logic Functioning bit
 (15 6)  (87 102)  (87 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (16 6)  (88 102)  (88 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (90 102)  (90 102)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (21 6)  (93 102)  (93 102)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g1_7
 (22 6)  (94 102)  (94 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (95 102)  (95 102)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g1_7
 (24 6)  (96 102)  (96 102)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g1_7
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 102)  (102 102)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (38 6)  (110 102)  (110 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (48 6)  (120 102)  (120 102)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (15 7)  (87 103)  (87 103)  routing T_2_6.bot_op_4 <X> T_2_6.lc_trk_g1_4
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (90 103)  (90 103)  routing T_2_6.sp4_h_r_21 <X> T_2_6.lc_trk_g1_5
 (21 7)  (93 103)  (93 103)  routing T_2_6.sp4_h_l_10 <X> T_2_6.lc_trk_g1_7
 (31 7)  (103 103)  (103 103)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (37 7)  (109 103)  (109 103)  LC_3 Logic Functioning bit
 (38 7)  (110 103)  (110 103)  LC_3 Logic Functioning bit
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (15 8)  (87 104)  (87 104)  routing T_2_6.sp12_v_b_1 <X> T_2_6.lc_trk_g2_1
 (17 8)  (89 104)  (89 104)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (90 104)  (90 104)  routing T_2_6.sp12_v_b_1 <X> T_2_6.lc_trk_g2_1
 (21 8)  (93 104)  (93 104)  routing T_2_6.sp12_v_t_0 <X> T_2_6.lc_trk_g2_3
 (22 8)  (94 104)  (94 104)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (96 104)  (96 104)  routing T_2_6.sp12_v_t_0 <X> T_2_6.lc_trk_g2_3
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 104)  (102 104)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 104)  (105 104)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 104)  (106 104)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 104)  (108 104)  LC_4 Logic Functioning bit
 (37 8)  (109 104)  (109 104)  LC_4 Logic Functioning bit
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (39 8)  (111 104)  (111 104)  LC_4 Logic Functioning bit
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (43 8)  (115 104)  (115 104)  LC_4 Logic Functioning bit
 (18 9)  (90 105)  (90 105)  routing T_2_6.sp12_v_b_1 <X> T_2_6.lc_trk_g2_1
 (21 9)  (93 105)  (93 105)  routing T_2_6.sp12_v_t_0 <X> T_2_6.lc_trk_g2_3
 (22 9)  (94 105)  (94 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (102 105)  (102 105)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (103 105)  (103 105)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (37 9)  (109 105)  (109 105)  LC_4 Logic Functioning bit
 (38 9)  (110 105)  (110 105)  LC_4 Logic Functioning bit
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (43 9)  (115 105)  (115 105)  LC_4 Logic Functioning bit
 (46 9)  (118 105)  (118 105)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (87 106)  (87 106)  routing T_2_6.sp12_v_t_2 <X> T_2_6.lc_trk_g2_5
 (17 10)  (89 106)  (89 106)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (90 106)  (90 106)  routing T_2_6.sp12_v_t_2 <X> T_2_6.lc_trk_g2_5
 (26 10)  (98 106)  (98 106)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (31 10)  (103 106)  (103 106)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 106)  (105 106)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 106)  (106 106)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 106)  (108 106)  LC_5 Logic Functioning bit
 (37 10)  (109 106)  (109 106)  LC_5 Logic Functioning bit
 (38 10)  (110 106)  (110 106)  LC_5 Logic Functioning bit
 (39 10)  (111 106)  (111 106)  LC_5 Logic Functioning bit
 (41 10)  (113 106)  (113 106)  LC_5 Logic Functioning bit
 (43 10)  (115 106)  (115 106)  LC_5 Logic Functioning bit
 (18 11)  (90 107)  (90 107)  routing T_2_6.sp12_v_t_2 <X> T_2_6.lc_trk_g2_5
 (26 11)  (98 107)  (98 107)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 107)  (103 107)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 107)  (108 107)  LC_5 Logic Functioning bit
 (37 11)  (109 107)  (109 107)  LC_5 Logic Functioning bit
 (38 11)  (110 107)  (110 107)  LC_5 Logic Functioning bit
 (39 11)  (111 107)  (111 107)  LC_5 Logic Functioning bit
 (40 11)  (112 107)  (112 107)  LC_5 Logic Functioning bit
 (42 11)  (114 107)  (114 107)  LC_5 Logic Functioning bit
 (47 11)  (119 107)  (119 107)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (0 12)  (72 108)  (72 108)  routing T_2_6.glb_netwk_6 <X> T_2_6.glb2local_3
 (1 12)  (73 108)  (73 108)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (3 12)  (75 108)  (75 108)  routing T_2_6.sp12_v_t_22 <X> T_2_6.sp12_h_r_1
 (21 12)  (93 108)  (93 108)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g3_3
 (22 12)  (94 108)  (94 108)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (31 12)  (103 108)  (103 108)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 108)  (106 108)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 108)  (108 108)  LC_6 Logic Functioning bit
 (38 12)  (110 108)  (110 108)  LC_6 Logic Functioning bit
 (1 13)  (73 109)  (73 109)  routing T_2_6.glb_netwk_6 <X> T_2_6.glb2local_3
 (13 13)  (85 109)  (85 109)  routing T_2_6.sp4_v_t_43 <X> T_2_6.sp4_h_r_11
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 109)  (100 109)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (109 109)  (109 109)  LC_6 Logic Functioning bit
 (39 13)  (111 109)  (111 109)  LC_6 Logic Functioning bit
 (48 13)  (120 109)  (120 109)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (72 110)  (72 110)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (93 110)  (93 110)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g3_7
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (95 110)  (95 110)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g3_7
 (27 14)  (99 110)  (99 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 110)  (102 110)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 110)  (105 110)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 110)  (108 110)  LC_7 Logic Functioning bit
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (0 15)  (72 111)  (72 111)  routing T_2_6.glb_netwk_6 <X> T_2_6.wire_logic_cluster/lc_7/s_r
 (21 15)  (93 111)  (93 111)  routing T_2_6.sp4_v_t_26 <X> T_2_6.lc_trk_g3_7
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (95 111)  (95 111)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g3_6
 (24 15)  (96 111)  (96 111)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g3_6
 (25 15)  (97 111)  (97 111)  routing T_2_6.sp4_h_r_30 <X> T_2_6.lc_trk_g3_6
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g1_7 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 111)  (103 111)  routing T_2_6.lc_trk_g2_2 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 111)  (108 111)  LC_7 Logic Functioning bit
 (38 15)  (110 111)  (110 111)  LC_7 Logic Functioning bit


RAM_Tile_3_6

 (4 5)  (130 101)  (130 101)  routing T_3_6.sp4_h_l_42 <X> T_3_6.sp4_h_r_3
 (6 5)  (132 101)  (132 101)  routing T_3_6.sp4_h_l_42 <X> T_3_6.sp4_h_r_3


LogicTile_4_6

 (14 0)  (182 96)  (182 96)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g0_0
 (21 0)  (189 96)  (189 96)  routing T_4_6.wire_logic_cluster/lc_3/out <X> T_4_6.lc_trk_g0_3
 (22 0)  (190 96)  (190 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (195 96)  (195 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 96)  (196 96)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 96)  (199 96)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 96)  (201 96)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (40 0)  (208 96)  (208 96)  LC_0 Logic Functioning bit
 (42 0)  (210 96)  (210 96)  LC_0 Logic Functioning bit
 (17 1)  (185 97)  (185 97)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (198 97)  (198 97)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 97)  (199 97)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (40 1)  (208 97)  (208 97)  LC_0 Logic Functioning bit
 (42 1)  (210 97)  (210 97)  LC_0 Logic Functioning bit
 (1 2)  (169 98)  (169 98)  routing T_4_6.glb_netwk_4 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (194 98)  (194 98)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (195 98)  (195 98)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 98)  (197 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 98)  (198 98)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 98)  (202 98)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 98)  (203 98)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_1
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (37 2)  (205 98)  (205 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (26 3)  (194 99)  (194 99)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 99)  (196 99)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 99)  (199 99)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (200 99)  (200 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (201 99)  (201 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_1
 (34 3)  (202 99)  (202 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_1
 (35 3)  (203 99)  (203 99)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.input_2_1
 (36 3)  (204 99)  (204 99)  LC_1 Logic Functioning bit
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (38 3)  (206 99)  (206 99)  LC_1 Logic Functioning bit
 (39 3)  (207 99)  (207 99)  LC_1 Logic Functioning bit
 (21 4)  (189 100)  (189 100)  routing T_4_6.wire_logic_cluster/lc_3/out <X> T_4_6.lc_trk_g1_3
 (22 4)  (190 100)  (190 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (197 100)  (197 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 100)  (201 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 100)  (204 100)  LC_2 Logic Functioning bit
 (38 4)  (206 100)  (206 100)  LC_2 Logic Functioning bit
 (39 4)  (207 100)  (207 100)  LC_2 Logic Functioning bit
 (41 4)  (209 100)  (209 100)  LC_2 Logic Functioning bit
 (42 4)  (210 100)  (210 100)  LC_2 Logic Functioning bit
 (43 4)  (211 100)  (211 100)  LC_2 Logic Functioning bit
 (45 4)  (213 100)  (213 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (196 101)  (196 101)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 101)  (198 101)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 101)  (199 101)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 101)  (204 101)  LC_2 Logic Functioning bit
 (37 5)  (205 101)  (205 101)  LC_2 Logic Functioning bit
 (39 5)  (207 101)  (207 101)  LC_2 Logic Functioning bit
 (40 5)  (208 101)  (208 101)  LC_2 Logic Functioning bit
 (41 5)  (209 101)  (209 101)  LC_2 Logic Functioning bit
 (42 5)  (210 101)  (210 101)  LC_2 Logic Functioning bit
 (45 5)  (213 101)  (213 101)  LC_2 Logic Functioning bit
 (17 6)  (185 102)  (185 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 102)  (186 102)  routing T_4_6.wire_logic_cluster/lc_5/out <X> T_4_6.lc_trk_g1_5
 (26 6)  (194 102)  (194 102)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 102)  (199 102)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 102)  (201 102)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 102)  (202 102)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 102)  (203 102)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.input_2_3
 (36 6)  (204 102)  (204 102)  LC_3 Logic Functioning bit
 (37 6)  (205 102)  (205 102)  LC_3 Logic Functioning bit
 (38 6)  (206 102)  (206 102)  LC_3 Logic Functioning bit
 (39 6)  (207 102)  (207 102)  LC_3 Logic Functioning bit
 (26 7)  (194 103)  (194 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 103)  (195 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 103)  (196 103)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 103)  (200 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (201 103)  (201 103)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.input_2_3
 (36 7)  (204 103)  (204 103)  LC_3 Logic Functioning bit
 (37 7)  (205 103)  (205 103)  LC_3 Logic Functioning bit
 (39 7)  (207 103)  (207 103)  LC_3 Logic Functioning bit
 (47 7)  (215 103)  (215 103)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (26 8)  (194 104)  (194 104)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 104)  (196 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 104)  (198 104)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (199 104)  (199 104)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 104)  (201 104)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 104)  (204 104)  LC_4 Logic Functioning bit
 (38 8)  (206 104)  (206 104)  LC_4 Logic Functioning bit
 (41 8)  (209 104)  (209 104)  LC_4 Logic Functioning bit
 (42 8)  (210 104)  (210 104)  LC_4 Logic Functioning bit
 (43 8)  (211 104)  (211 104)  LC_4 Logic Functioning bit
 (50 8)  (218 104)  (218 104)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (185 105)  (185 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (27 9)  (195 105)  (195 105)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 105)  (197 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 105)  (199 105)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (39 9)  (207 105)  (207 105)  LC_4 Logic Functioning bit
 (40 9)  (208 105)  (208 105)  LC_4 Logic Functioning bit
 (5 10)  (173 106)  (173 106)  routing T_4_6.sp4_h_r_3 <X> T_4_6.sp4_h_l_43
 (17 10)  (185 106)  (185 106)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 106)  (186 106)  routing T_4_6.wire_logic_cluster/lc_5/out <X> T_4_6.lc_trk_g2_5
 (21 10)  (189 106)  (189 106)  routing T_4_6.wire_logic_cluster/lc_7/out <X> T_4_6.lc_trk_g2_7
 (22 10)  (190 106)  (190 106)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 106)  (201 106)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (42 10)  (210 106)  (210 106)  LC_5 Logic Functioning bit
 (43 10)  (211 106)  (211 106)  LC_5 Logic Functioning bit
 (45 10)  (213 106)  (213 106)  LC_5 Logic Functioning bit
 (50 10)  (218 106)  (218 106)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (172 107)  (172 107)  routing T_4_6.sp4_h_r_3 <X> T_4_6.sp4_h_l_43
 (42 11)  (210 107)  (210 107)  LC_5 Logic Functioning bit
 (43 11)  (211 107)  (211 107)  LC_5 Logic Functioning bit
 (45 11)  (213 107)  (213 107)  LC_5 Logic Functioning bit
 (5 12)  (173 108)  (173 108)  routing T_4_6.sp4_v_b_9 <X> T_4_6.sp4_h_r_9
 (25 12)  (193 108)  (193 108)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g3_2
 (27 12)  (195 108)  (195 108)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 108)  (196 108)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 108)  (198 108)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 108)  (201 108)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 108)  (204 108)  LC_6 Logic Functioning bit
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (42 12)  (210 108)  (210 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (6 13)  (174 109)  (174 109)  routing T_4_6.sp4_v_b_9 <X> T_4_6.sp4_h_r_9
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g3_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 109)  (199 109)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 109)  (200 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (201 109)  (201 109)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.input_2_6
 (36 13)  (204 109)  (204 109)  LC_6 Logic Functioning bit
 (37 13)  (205 109)  (205 109)  LC_6 Logic Functioning bit
 (38 13)  (206 109)  (206 109)  LC_6 Logic Functioning bit
 (40 13)  (208 109)  (208 109)  LC_6 Logic Functioning bit
 (41 13)  (209 109)  (209 109)  LC_6 Logic Functioning bit
 (42 13)  (210 109)  (210 109)  LC_6 Logic Functioning bit
 (43 13)  (211 109)  (211 109)  LC_6 Logic Functioning bit
 (45 13)  (213 109)  (213 109)  LC_6 Logic Functioning bit
 (0 14)  (168 110)  (168 110)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 110)  (169 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 110)  (183 110)  routing T_4_6.sp4_h_l_24 <X> T_4_6.lc_trk_g3_5
 (16 14)  (184 110)  (184 110)  routing T_4_6.sp4_h_l_24 <X> T_4_6.lc_trk_g3_5
 (17 14)  (185 110)  (185 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (186 110)  (186 110)  routing T_4_6.sp4_h_l_24 <X> T_4_6.lc_trk_g3_5
 (25 14)  (193 110)  (193 110)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g3_6
 (26 14)  (194 110)  (194 110)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (196 110)  (196 110)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 110)  (202 110)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (37 14)  (205 110)  (205 110)  LC_7 Logic Functioning bit
 (39 14)  (207 110)  (207 110)  LC_7 Logic Functioning bit
 (45 14)  (213 110)  (213 110)  LC_7 Logic Functioning bit
 (0 15)  (168 111)  (168 111)  routing T_4_6.glb_netwk_6 <X> T_4_6.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 111)  (190 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (194 111)  (194 111)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 111)  (196 111)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 111)  (199 111)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (40 15)  (208 111)  (208 111)  LC_7 Logic Functioning bit
 (42 15)  (210 111)  (210 111)  LC_7 Logic Functioning bit
 (45 15)  (213 111)  (213 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (14 1)  (236 97)  (236 97)  routing T_5_6.top_op_0 <X> T_5_6.lc_trk_g0_0
 (15 1)  (237 97)  (237 97)  routing T_5_6.top_op_0 <X> T_5_6.lc_trk_g0_0
 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 2)  (251 98)  (251 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 98)  (253 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 98)  (255 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 98)  (256 98)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 98)  (259 98)  LC_1 Logic Functioning bit
 (39 2)  (261 98)  (261 98)  LC_1 Logic Functioning bit
 (14 3)  (236 99)  (236 99)  routing T_5_6.top_op_4 <X> T_5_6.lc_trk_g0_4
 (15 3)  (237 99)  (237 99)  routing T_5_6.top_op_4 <X> T_5_6.lc_trk_g0_4
 (17 3)  (239 99)  (239 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (246 99)  (246 99)  routing T_5_6.top_op_6 <X> T_5_6.lc_trk_g0_6
 (25 3)  (247 99)  (247 99)  routing T_5_6.top_op_6 <X> T_5_6.lc_trk_g0_6
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (48 3)  (270 99)  (270 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (275 99)  (275 99)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 102)  (252 102)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 102)  (253 102)  routing T_5_6.lc_trk_g0_4 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (259 102)  (259 102)  LC_3 Logic Functioning bit
 (39 6)  (261 102)  (261 102)  LC_3 Logic Functioning bit
 (53 6)  (275 102)  (275 102)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (248 103)  (248 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 103)  (249 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 103)  (250 103)  routing T_5_6.lc_trk_g3_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 103)  (252 103)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (41 7)  (263 103)  (263 103)  LC_3 Logic Functioning bit
 (43 7)  (265 103)  (265 103)  LC_3 Logic Functioning bit
 (12 10)  (234 106)  (234 106)  routing T_5_6.sp4_v_b_8 <X> T_5_6.sp4_h_l_45
 (25 12)  (247 108)  (247 108)  routing T_5_6.bnl_op_2 <X> T_5_6.lc_trk_g3_2
 (22 13)  (244 109)  (244 109)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (247 109)  (247 109)  routing T_5_6.bnl_op_2 <X> T_5_6.lc_trk_g3_2
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (240 110)  (240 110)  routing T_5_6.bnl_op_5 <X> T_5_6.lc_trk_g3_5
 (18 15)  (240 111)  (240 111)  routing T_5_6.bnl_op_5 <X> T_5_6.lc_trk_g3_5


LogicTile_6_6

 (15 0)  (291 96)  (291 96)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g0_1
 (17 0)  (293 96)  (293 96)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (294 96)  (294 96)  routing T_6_6.lft_op_1 <X> T_6_6.lc_trk_g0_1
 (25 0)  (301 96)  (301 96)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g0_2
 (10 1)  (286 97)  (286 97)  routing T_6_6.sp4_h_r_8 <X> T_6_6.sp4_v_b_1
 (22 1)  (298 97)  (298 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (299 97)  (299 97)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g0_2
 (24 1)  (300 97)  (300 97)  routing T_6_6.sp4_h_r_10 <X> T_6_6.lc_trk_g0_2
 (29 2)  (305 98)  (305 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 98)  (310 98)  routing T_6_6.lc_trk_g1_1 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (311 98)  (311 98)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_1
 (39 2)  (315 98)  (315 98)  LC_1 Logic Functioning bit
 (40 2)  (316 98)  (316 98)  LC_1 Logic Functioning bit
 (41 2)  (317 98)  (317 98)  LC_1 Logic Functioning bit
 (28 3)  (304 99)  (304 99)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 99)  (306 99)  routing T_6_6.lc_trk_g0_2 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (308 99)  (308 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (309 99)  (309 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_1
 (34 3)  (310 99)  (310 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_1
 (35 3)  (311 99)  (311 99)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_1
 (37 3)  (313 99)  (313 99)  LC_1 Logic Functioning bit
 (38 3)  (314 99)  (314 99)  LC_1 Logic Functioning bit
 (40 3)  (316 99)  (316 99)  LC_1 Logic Functioning bit
 (41 3)  (317 99)  (317 99)  LC_1 Logic Functioning bit
 (42 3)  (318 99)  (318 99)  LC_1 Logic Functioning bit
 (15 4)  (291 100)  (291 100)  routing T_6_6.sp12_h_r_1 <X> T_6_6.lc_trk_g1_1
 (17 4)  (293 100)  (293 100)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (294 100)  (294 100)  routing T_6_6.sp12_h_r_1 <X> T_6_6.lc_trk_g1_1
 (21 4)  (297 100)  (297 100)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g1_3
 (22 4)  (298 100)  (298 100)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (300 100)  (300 100)  routing T_6_6.lft_op_3 <X> T_6_6.lc_trk_g1_3
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (41 4)  (317 100)  (317 100)  LC_2 Logic Functioning bit
 (50 4)  (326 100)  (326 100)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (294 101)  (294 101)  routing T_6_6.sp12_h_r_1 <X> T_6_6.lc_trk_g1_1
 (27 5)  (303 101)  (303 101)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 101)  (304 101)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g3_2 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (312 101)  (312 101)  LC_2 Logic Functioning bit
 (39 5)  (315 101)  (315 101)  LC_2 Logic Functioning bit
 (40 5)  (316 101)  (316 101)  LC_2 Logic Functioning bit
 (52 5)  (328 101)  (328 101)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (27 6)  (303 102)  (303 102)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 102)  (307 102)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 102)  (309 102)  routing T_6_6.lc_trk_g2_4 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (35 6)  (311 102)  (311 102)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (40 6)  (316 102)  (316 102)  LC_3 Logic Functioning bit
 (41 6)  (317 102)  (317 102)  LC_3 Logic Functioning bit
 (43 6)  (319 102)  (319 102)  LC_3 Logic Functioning bit
 (28 7)  (304 103)  (304 103)  routing T_6_6.lc_trk_g2_1 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 103)  (306 103)  routing T_6_6.lc_trk_g1_3 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (32 7)  (308 103)  (308 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (309 103)  (309 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_3
 (34 7)  (310 103)  (310 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_3
 (35 7)  (311 103)  (311 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.input_2_3
 (36 7)  (312 103)  (312 103)  LC_3 Logic Functioning bit
 (39 7)  (315 103)  (315 103)  LC_3 Logic Functioning bit
 (40 7)  (316 103)  (316 103)  LC_3 Logic Functioning bit
 (41 7)  (317 103)  (317 103)  LC_3 Logic Functioning bit
 (43 7)  (319 103)  (319 103)  LC_3 Logic Functioning bit
 (14 8)  (290 104)  (290 104)  routing T_6_6.rgt_op_0 <X> T_6_6.lc_trk_g2_0
 (15 8)  (291 104)  (291 104)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g2_1
 (16 8)  (292 104)  (292 104)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g2_1
 (17 8)  (293 104)  (293 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (294 104)  (294 104)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g2_1
 (21 8)  (297 104)  (297 104)  routing T_6_6.sp4_h_r_43 <X> T_6_6.lc_trk_g2_3
 (22 8)  (298 104)  (298 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (299 104)  (299 104)  routing T_6_6.sp4_h_r_43 <X> T_6_6.lc_trk_g2_3
 (24 8)  (300 104)  (300 104)  routing T_6_6.sp4_h_r_43 <X> T_6_6.lc_trk_g2_3
 (8 9)  (284 105)  (284 105)  routing T_6_6.sp4_h_r_7 <X> T_6_6.sp4_v_b_7
 (15 9)  (291 105)  (291 105)  routing T_6_6.rgt_op_0 <X> T_6_6.lc_trk_g2_0
 (17 9)  (293 105)  (293 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (297 105)  (297 105)  routing T_6_6.sp4_h_r_43 <X> T_6_6.lc_trk_g2_3
 (22 9)  (298 105)  (298 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (299 105)  (299 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (24 9)  (300 105)  (300 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (25 9)  (301 105)  (301 105)  routing T_6_6.sp4_h_l_15 <X> T_6_6.lc_trk_g2_2
 (14 11)  (290 107)  (290 107)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g2_4
 (15 11)  (291 107)  (291 107)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g2_4
 (16 11)  (292 107)  (292 107)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g2_4
 (17 11)  (293 107)  (293 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (12 12)  (288 108)  (288 108)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_h_r_11
 (13 12)  (289 108)  (289 108)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_v_b_11
 (15 12)  (291 108)  (291 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (16 12)  (292 108)  (292 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.sp4_h_r_33 <X> T_6_6.lc_trk_g3_1
 (25 12)  (301 108)  (301 108)  routing T_6_6.rgt_op_2 <X> T_6_6.lc_trk_g3_2
 (28 12)  (304 108)  (304 108)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 108)  (307 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 108)  (309 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 108)  (310 108)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (316 108)  (316 108)  LC_6 Logic Functioning bit
 (41 12)  (317 108)  (317 108)  LC_6 Logic Functioning bit
 (42 12)  (318 108)  (318 108)  LC_6 Logic Functioning bit
 (12 13)  (288 109)  (288 109)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_v_b_11
 (13 13)  (289 109)  (289 109)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_h_r_11
 (22 13)  (298 109)  (298 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (300 109)  (300 109)  routing T_6_6.rgt_op_2 <X> T_6_6.lc_trk_g3_2
 (27 13)  (303 109)  (303 109)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 109)  (304 109)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 109)  (306 109)  routing T_6_6.lc_trk_g2_3 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (307 109)  (307 109)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 109)  (308 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (309 109)  (309 109)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_6
 (35 13)  (311 109)  (311 109)  routing T_6_6.lc_trk_g2_2 <X> T_6_6.input_2_6
 (37 13)  (313 109)  (313 109)  LC_6 Logic Functioning bit
 (39 13)  (315 109)  (315 109)  LC_6 Logic Functioning bit
 (40 13)  (316 109)  (316 109)  LC_6 Logic Functioning bit
 (41 13)  (317 109)  (317 109)  LC_6 Logic Functioning bit
 (43 13)  (319 109)  (319 109)  LC_6 Logic Functioning bit
 (27 14)  (303 110)  (303 110)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 110)  (309 110)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (37 14)  (313 110)  (313 110)  LC_7 Logic Functioning bit
 (39 14)  (315 110)  (315 110)  LC_7 Logic Functioning bit
 (40 14)  (316 110)  (316 110)  LC_7 Logic Functioning bit
 (42 14)  (318 110)  (318 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (50 14)  (326 110)  (326 110)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (301 111)  (301 111)  routing T_6_6.sp4_r_v_b_46 <X> T_6_6.lc_trk_g3_6
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (312 111)  (312 111)  LC_7 Logic Functioning bit
 (39 15)  (315 111)  (315 111)  LC_7 Logic Functioning bit
 (40 15)  (316 111)  (316 111)  LC_7 Logic Functioning bit
 (42 15)  (318 111)  (318 111)  LC_7 Logic Functioning bit
 (43 15)  (319 111)  (319 111)  LC_7 Logic Functioning bit
 (48 15)  (324 111)  (324 111)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_6

 (11 0)  (345 96)  (345 96)  routing T_7_6.sp4_v_t_46 <X> T_7_6.sp4_v_b_2
 (36 0)  (370 96)  (370 96)  LC_0 Logic Functioning bit
 (38 0)  (372 96)  (372 96)  LC_0 Logic Functioning bit
 (41 0)  (375 96)  (375 96)  LC_0 Logic Functioning bit
 (43 0)  (377 96)  (377 96)  LC_0 Logic Functioning bit
 (45 0)  (379 96)  (379 96)  LC_0 Logic Functioning bit
 (12 1)  (346 97)  (346 97)  routing T_7_6.sp4_v_t_46 <X> T_7_6.sp4_v_b_2
 (22 1)  (356 97)  (356 97)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (357 97)  (357 97)  routing T_7_6.sp12_h_r_10 <X> T_7_6.lc_trk_g0_2
 (26 1)  (360 97)  (360 97)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 97)  (363 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (371 97)  (371 97)  LC_0 Logic Functioning bit
 (39 1)  (373 97)  (373 97)  LC_0 Logic Functioning bit
 (40 1)  (374 97)  (374 97)  LC_0 Logic Functioning bit
 (42 1)  (376 97)  (376 97)  LC_0 Logic Functioning bit
 (53 1)  (387 97)  (387 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (335 98)  (335 98)  routing T_7_6.glb_netwk_4 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (31 2)  (365 98)  (365 98)  routing T_7_6.lc_trk_g0_4 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (370 98)  (370 98)  LC_1 Logic Functioning bit
 (37 2)  (371 98)  (371 98)  LC_1 Logic Functioning bit
 (38 2)  (372 98)  (372 98)  LC_1 Logic Functioning bit
 (39 2)  (373 98)  (373 98)  LC_1 Logic Functioning bit
 (45 2)  (379 98)  (379 98)  LC_1 Logic Functioning bit
 (46 2)  (380 98)  (380 98)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (387 98)  (387 98)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (349 99)  (349 99)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g0_4
 (16 3)  (350 99)  (350 99)  routing T_7_6.sp4_v_t_9 <X> T_7_6.lc_trk_g0_4
 (17 3)  (351 99)  (351 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (370 99)  (370 99)  LC_1 Logic Functioning bit
 (37 3)  (371 99)  (371 99)  LC_1 Logic Functioning bit
 (38 3)  (372 99)  (372 99)  LC_1 Logic Functioning bit
 (39 3)  (373 99)  (373 99)  LC_1 Logic Functioning bit
 (51 3)  (385 99)  (385 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (335 100)  (335 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (355 100)  (355 100)  routing T_7_6.sp4_h_r_11 <X> T_7_6.lc_trk_g1_3
 (22 4)  (356 100)  (356 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (357 100)  (357 100)  routing T_7_6.sp4_h_r_11 <X> T_7_6.lc_trk_g1_3
 (24 4)  (358 100)  (358 100)  routing T_7_6.sp4_h_r_11 <X> T_7_6.lc_trk_g1_3
 (32 4)  (366 100)  (366 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 100)  (368 100)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 100)  (370 100)  LC_2 Logic Functioning bit
 (37 4)  (371 100)  (371 100)  LC_2 Logic Functioning bit
 (38 4)  (372 100)  (372 100)  LC_2 Logic Functioning bit
 (39 4)  (373 100)  (373 100)  LC_2 Logic Functioning bit
 (45 4)  (379 100)  (379 100)  LC_2 Logic Functioning bit
 (0 5)  (334 101)  (334 101)  routing T_7_6.lc_trk_g1_3 <X> T_7_6.wire_logic_cluster/lc_7/cen
 (1 5)  (335 101)  (335 101)  routing T_7_6.lc_trk_g1_3 <X> T_7_6.wire_logic_cluster/lc_7/cen
 (22 5)  (356 101)  (356 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (359 101)  (359 101)  routing T_7_6.sp4_r_v_b_26 <X> T_7_6.lc_trk_g1_2
 (31 5)  (365 101)  (365 101)  routing T_7_6.lc_trk_g1_2 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 101)  (370 101)  LC_2 Logic Functioning bit
 (37 5)  (371 101)  (371 101)  LC_2 Logic Functioning bit
 (38 5)  (372 101)  (372 101)  LC_2 Logic Functioning bit
 (39 5)  (373 101)  (373 101)  LC_2 Logic Functioning bit
 (51 5)  (385 101)  (385 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (36 6)  (370 102)  (370 102)  LC_3 Logic Functioning bit
 (38 6)  (372 102)  (372 102)  LC_3 Logic Functioning bit
 (41 6)  (375 102)  (375 102)  LC_3 Logic Functioning bit
 (43 6)  (377 102)  (377 102)  LC_3 Logic Functioning bit
 (45 6)  (379 102)  (379 102)  LC_3 Logic Functioning bit
 (27 7)  (361 103)  (361 103)  routing T_7_6.lc_trk_g3_0 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 103)  (362 103)  routing T_7_6.lc_trk_g3_0 <X> T_7_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 103)  (363 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (371 103)  (371 103)  LC_3 Logic Functioning bit
 (39 7)  (373 103)  (373 103)  LC_3 Logic Functioning bit
 (40 7)  (374 103)  (374 103)  LC_3 Logic Functioning bit
 (42 7)  (376 103)  (376 103)  LC_3 Logic Functioning bit
 (5 10)  (339 106)  (339 106)  routing T_7_6.sp4_h_r_3 <X> T_7_6.sp4_h_l_43
 (4 11)  (338 107)  (338 107)  routing T_7_6.sp4_h_r_3 <X> T_7_6.sp4_h_l_43
 (11 13)  (345 109)  (345 109)  routing T_7_6.sp4_h_l_38 <X> T_7_6.sp4_h_r_11
 (13 13)  (347 109)  (347 109)  routing T_7_6.sp4_h_l_38 <X> T_7_6.sp4_h_r_11
 (14 13)  (348 109)  (348 109)  routing T_7_6.sp4_r_v_b_40 <X> T_7_6.lc_trk_g3_0
 (17 13)  (351 109)  (351 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (0 14)  (334 110)  (334 110)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 110)  (335 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (334 111)  (334 111)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r


LogicTile_8_6

 (32 0)  (420 96)  (420 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 96)  (421 96)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (422 96)  (422 96)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (424 96)  (424 96)  LC_0 Logic Functioning bit
 (37 0)  (425 96)  (425 96)  LC_0 Logic Functioning bit
 (38 0)  (426 96)  (426 96)  LC_0 Logic Functioning bit
 (39 0)  (427 96)  (427 96)  LC_0 Logic Functioning bit
 (45 0)  (433 96)  (433 96)  LC_0 Logic Functioning bit
 (46 0)  (434 96)  (434 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (424 97)  (424 97)  LC_0 Logic Functioning bit
 (37 1)  (425 97)  (425 97)  LC_0 Logic Functioning bit
 (38 1)  (426 97)  (426 97)  LC_0 Logic Functioning bit
 (39 1)  (427 97)  (427 97)  LC_0 Logic Functioning bit
 (53 1)  (441 97)  (441 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (389 98)  (389 98)  routing T_8_6.glb_netwk_4 <X> T_8_6.wire_logic_cluster/lc_7/clk
 (2 2)  (390 98)  (390 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (400 98)  (400 98)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_l_39
 (32 2)  (420 98)  (420 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 98)  (421 98)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 98)  (424 98)  LC_1 Logic Functioning bit
 (37 2)  (425 98)  (425 98)  LC_1 Logic Functioning bit
 (38 2)  (426 98)  (426 98)  LC_1 Logic Functioning bit
 (39 2)  (427 98)  (427 98)  LC_1 Logic Functioning bit
 (45 2)  (433 98)  (433 98)  LC_1 Logic Functioning bit
 (11 3)  (399 99)  (399 99)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_l_39
 (13 3)  (401 99)  (401 99)  routing T_8_6.sp4_v_t_45 <X> T_8_6.sp4_h_l_39
 (31 3)  (419 99)  (419 99)  routing T_8_6.lc_trk_g2_2 <X> T_8_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 99)  (424 99)  LC_1 Logic Functioning bit
 (37 3)  (425 99)  (425 99)  LC_1 Logic Functioning bit
 (38 3)  (426 99)  (426 99)  LC_1 Logic Functioning bit
 (39 3)  (427 99)  (427 99)  LC_1 Logic Functioning bit
 (47 3)  (435 99)  (435 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (388 100)  (388 100)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_7/cen
 (1 4)  (389 100)  (389 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (36 4)  (424 100)  (424 100)  LC_2 Logic Functioning bit
 (38 4)  (426 100)  (426 100)  LC_2 Logic Functioning bit
 (41 4)  (429 100)  (429 100)  LC_2 Logic Functioning bit
 (43 4)  (431 100)  (431 100)  LC_2 Logic Functioning bit
 (45 4)  (433 100)  (433 100)  LC_2 Logic Functioning bit
 (0 5)  (388 101)  (388 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_7/cen
 (1 5)  (389 101)  (389 101)  routing T_8_6.lc_trk_g3_3 <X> T_8_6.wire_logic_cluster/lc_7/cen
 (8 5)  (396 101)  (396 101)  routing T_8_6.sp4_v_t_36 <X> T_8_6.sp4_v_b_4
 (10 5)  (398 101)  (398 101)  routing T_8_6.sp4_v_t_36 <X> T_8_6.sp4_v_b_4
 (28 5)  (416 101)  (416 101)  routing T_8_6.lc_trk_g2_0 <X> T_8_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 101)  (417 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (425 101)  (425 101)  LC_2 Logic Functioning bit
 (39 5)  (427 101)  (427 101)  LC_2 Logic Functioning bit
 (40 5)  (428 101)  (428 101)  LC_2 Logic Functioning bit
 (42 5)  (430 101)  (430 101)  LC_2 Logic Functioning bit
 (51 5)  (439 101)  (439 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (393 102)  (393 102)  routing T_8_6.sp4_v_t_38 <X> T_8_6.sp4_h_l_38
 (10 6)  (398 102)  (398 102)  routing T_8_6.sp4_v_b_11 <X> T_8_6.sp4_h_l_41
 (16 6)  (404 102)  (404 102)  routing T_8_6.sp12_h_r_13 <X> T_8_6.lc_trk_g1_5
 (17 6)  (405 102)  (405 102)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (6 7)  (394 103)  (394 103)  routing T_8_6.sp4_v_t_38 <X> T_8_6.sp4_h_l_38
 (25 8)  (413 104)  (413 104)  routing T_8_6.sp4_v_b_26 <X> T_8_6.lc_trk_g2_2
 (15 9)  (403 105)  (403 105)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g2_0
 (16 9)  (404 105)  (404 105)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g2_0
 (17 9)  (405 105)  (405 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (410 105)  (410 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (411 105)  (411 105)  routing T_8_6.sp4_v_b_26 <X> T_8_6.lc_trk_g2_2
 (21 12)  (409 108)  (409 108)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g3_3
 (22 12)  (410 108)  (410 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (411 108)  (411 108)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g3_3
 (24 12)  (412 108)  (412 108)  routing T_8_6.sp4_h_r_35 <X> T_8_6.lc_trk_g3_3
 (17 13)  (405 109)  (405 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (388 110)  (388 110)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 110)  (389 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (419 110)  (419 110)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 110)  (420 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (422 110)  (422 110)  routing T_8_6.lc_trk_g1_5 <X> T_8_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 110)  (424 110)  LC_7 Logic Functioning bit
 (37 14)  (425 110)  (425 110)  LC_7 Logic Functioning bit
 (38 14)  (426 110)  (426 110)  LC_7 Logic Functioning bit
 (39 14)  (427 110)  (427 110)  LC_7 Logic Functioning bit
 (45 14)  (433 110)  (433 110)  LC_7 Logic Functioning bit
 (0 15)  (388 111)  (388 111)  routing T_8_6.glb_netwk_6 <X> T_8_6.wire_logic_cluster/lc_7/s_r
 (36 15)  (424 111)  (424 111)  LC_7 Logic Functioning bit
 (37 15)  (425 111)  (425 111)  LC_7 Logic Functioning bit
 (38 15)  (426 111)  (426 111)  LC_7 Logic Functioning bit
 (39 15)  (427 111)  (427 111)  LC_7 Logic Functioning bit
 (46 15)  (434 111)  (434 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_6

 (21 0)  (463 96)  (463 96)  routing T_9_6.wire_logic_cluster/lc_3/out <X> T_9_6.lc_trk_g0_3
 (22 0)  (464 96)  (464 96)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (467 96)  (467 96)  routing T_9_6.sp4_h_l_7 <X> T_9_6.lc_trk_g0_2
 (26 0)  (468 96)  (468 96)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 96)  (469 96)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 96)  (471 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 96)  (472 96)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 96)  (474 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (477 96)  (477 96)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.input_2_0
 (37 0)  (479 96)  (479 96)  LC_0 Logic Functioning bit
 (52 0)  (494 96)  (494 96)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (464 97)  (464 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (465 97)  (465 97)  routing T_9_6.sp4_h_l_7 <X> T_9_6.lc_trk_g0_2
 (24 1)  (466 97)  (466 97)  routing T_9_6.sp4_h_l_7 <X> T_9_6.lc_trk_g0_2
 (25 1)  (467 97)  (467 97)  routing T_9_6.sp4_h_l_7 <X> T_9_6.lc_trk_g0_2
 (26 1)  (468 97)  (468 97)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 97)  (469 97)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 97)  (471 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 97)  (472 97)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 97)  (473 97)  routing T_9_6.lc_trk_g0_3 <X> T_9_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 97)  (474 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (475 97)  (475 97)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.input_2_0
 (53 1)  (495 97)  (495 97)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (443 98)  (443 98)  routing T_9_6.glb_netwk_4 <X> T_9_6.wire_logic_cluster/lc_7/clk
 (2 2)  (444 98)  (444 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (468 98)  (468 98)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (470 98)  (470 98)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 98)  (471 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 98)  (472 98)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 98)  (473 98)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 98)  (474 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 98)  (476 98)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 98)  (478 98)  LC_1 Logic Functioning bit
 (38 2)  (480 98)  (480 98)  LC_1 Logic Functioning bit
 (26 3)  (468 99)  (468 99)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_1/in_0
 (27 3)  (469 99)  (469 99)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 99)  (471 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 99)  (473 99)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_1/in_3
 (21 4)  (463 100)  (463 100)  routing T_9_6.wire_logic_cluster/lc_3/out <X> T_9_6.lc_trk_g1_3
 (22 4)  (464 100)  (464 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (470 100)  (470 100)  routing T_9_6.lc_trk_g2_1 <X> T_9_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 100)  (471 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (474 100)  (474 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 100)  (478 100)  LC_2 Logic Functioning bit
 (38 4)  (480 100)  (480 100)  LC_2 Logic Functioning bit
 (39 4)  (481 100)  (481 100)  LC_2 Logic Functioning bit
 (41 4)  (483 100)  (483 100)  LC_2 Logic Functioning bit
 (42 4)  (484 100)  (484 100)  LC_2 Logic Functioning bit
 (43 4)  (485 100)  (485 100)  LC_2 Logic Functioning bit
 (50 4)  (492 100)  (492 100)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (468 101)  (468 101)  routing T_9_6.lc_trk_g2_2 <X> T_9_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 101)  (470 101)  routing T_9_6.lc_trk_g2_2 <X> T_9_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 101)  (471 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 101)  (473 101)  routing T_9_6.lc_trk_g0_3 <X> T_9_6.wire_logic_cluster/lc_2/in_3
 (38 5)  (480 101)  (480 101)  LC_2 Logic Functioning bit
 (43 5)  (485 101)  (485 101)  LC_2 Logic Functioning bit
 (21 6)  (463 102)  (463 102)  routing T_9_6.wire_logic_cluster/lc_7/out <X> T_9_6.lc_trk_g1_7
 (22 6)  (464 102)  (464 102)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (467 102)  (467 102)  routing T_9_6.wire_logic_cluster/lc_6/out <X> T_9_6.lc_trk_g1_6
 (26 6)  (468 102)  (468 102)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_3/in_0
 (29 6)  (471 102)  (471 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 102)  (474 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 102)  (476 102)  routing T_9_6.lc_trk_g1_3 <X> T_9_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (479 102)  (479 102)  LC_3 Logic Functioning bit
 (42 6)  (484 102)  (484 102)  LC_3 Logic Functioning bit
 (45 6)  (487 102)  (487 102)  LC_3 Logic Functioning bit
 (50 6)  (492 102)  (492 102)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (464 103)  (464 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (469 103)  (469 103)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 103)  (470 103)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 103)  (471 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 103)  (472 103)  routing T_9_6.lc_trk_g0_2 <X> T_9_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 103)  (473 103)  routing T_9_6.lc_trk_g1_3 <X> T_9_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (478 103)  (478 103)  LC_3 Logic Functioning bit
 (38 7)  (480 103)  (480 103)  LC_3 Logic Functioning bit
 (16 8)  (458 104)  (458 104)  routing T_9_6.sp4_v_t_12 <X> T_9_6.lc_trk_g2_1
 (17 8)  (459 104)  (459 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (460 104)  (460 104)  routing T_9_6.sp4_v_t_12 <X> T_9_6.lc_trk_g2_1
 (26 8)  (468 104)  (468 104)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (35 8)  (477 104)  (477 104)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.input_2_4
 (36 8)  (478 104)  (478 104)  LC_4 Logic Functioning bit
 (43 8)  (485 104)  (485 104)  LC_4 Logic Functioning bit
 (12 9)  (454 105)  (454 105)  routing T_9_6.sp4_h_r_8 <X> T_9_6.sp4_v_b_8
 (15 9)  (457 105)  (457 105)  routing T_9_6.sp4_v_t_29 <X> T_9_6.lc_trk_g2_0
 (16 9)  (458 105)  (458 105)  routing T_9_6.sp4_v_t_29 <X> T_9_6.lc_trk_g2_0
 (17 9)  (459 105)  (459 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (464 105)  (464 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (465 105)  (465 105)  routing T_9_6.sp4_h_l_15 <X> T_9_6.lc_trk_g2_2
 (24 9)  (466 105)  (466 105)  routing T_9_6.sp4_h_l_15 <X> T_9_6.lc_trk_g2_2
 (25 9)  (467 105)  (467 105)  routing T_9_6.sp4_h_l_15 <X> T_9_6.lc_trk_g2_2
 (26 9)  (468 105)  (468 105)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 105)  (469 105)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 105)  (471 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 105)  (474 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (475 105)  (475 105)  routing T_9_6.lc_trk_g2_4 <X> T_9_6.input_2_4
 (37 9)  (479 105)  (479 105)  LC_4 Logic Functioning bit
 (42 9)  (484 105)  (484 105)  LC_4 Logic Functioning bit
 (14 10)  (456 106)  (456 106)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g2_4
 (25 10)  (467 106)  (467 106)  routing T_9_6.wire_logic_cluster/lc_6/out <X> T_9_6.lc_trk_g2_6
 (26 10)  (468 106)  (468 106)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (28 10)  (470 106)  (470 106)  routing T_9_6.lc_trk_g2_2 <X> T_9_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 106)  (471 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (474 106)  (474 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 106)  (475 106)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 106)  (476 106)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 106)  (478 106)  LC_5 Logic Functioning bit
 (37 10)  (479 106)  (479 106)  LC_5 Logic Functioning bit
 (38 10)  (480 106)  (480 106)  LC_5 Logic Functioning bit
 (42 10)  (484 106)  (484 106)  LC_5 Logic Functioning bit
 (50 10)  (492 106)  (492 106)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (456 107)  (456 107)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g2_4
 (16 11)  (458 107)  (458 107)  routing T_9_6.sp4_v_b_36 <X> T_9_6.lc_trk_g2_4
 (17 11)  (459 107)  (459 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (464 107)  (464 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (468 107)  (468 107)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 107)  (469 107)  routing T_9_6.lc_trk_g1_6 <X> T_9_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 107)  (471 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (472 107)  (472 107)  routing T_9_6.lc_trk_g2_2 <X> T_9_6.wire_logic_cluster/lc_5/in_1
 (31 11)  (473 107)  (473 107)  routing T_9_6.lc_trk_g3_3 <X> T_9_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (478 107)  (478 107)  LC_5 Logic Functioning bit
 (38 11)  (480 107)  (480 107)  LC_5 Logic Functioning bit
 (39 11)  (481 107)  (481 107)  LC_5 Logic Functioning bit
 (40 11)  (482 107)  (482 107)  LC_5 Logic Functioning bit
 (22 12)  (464 108)  (464 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (468 108)  (468 108)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (469 108)  (469 108)  routing T_9_6.lc_trk_g3_0 <X> T_9_6.wire_logic_cluster/lc_6/in_1
 (28 12)  (470 108)  (470 108)  routing T_9_6.lc_trk_g3_0 <X> T_9_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 108)  (471 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (473 108)  (473 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 108)  (474 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 108)  (475 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 108)  (476 108)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.wire_logic_cluster/lc_6/in_3
 (41 12)  (483 108)  (483 108)  LC_6 Logic Functioning bit
 (42 12)  (484 108)  (484 108)  LC_6 Logic Functioning bit
 (43 12)  (485 108)  (485 108)  LC_6 Logic Functioning bit
 (45 12)  (487 108)  (487 108)  LC_6 Logic Functioning bit
 (50 12)  (492 108)  (492 108)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (450 109)  (450 109)  routing T_9_6.sp4_h_r_10 <X> T_9_6.sp4_v_b_10
 (14 13)  (456 109)  (456 109)  routing T_9_6.sp4_h_r_24 <X> T_9_6.lc_trk_g3_0
 (15 13)  (457 109)  (457 109)  routing T_9_6.sp4_h_r_24 <X> T_9_6.lc_trk_g3_0
 (16 13)  (458 109)  (458 109)  routing T_9_6.sp4_h_r_24 <X> T_9_6.lc_trk_g3_0
 (17 13)  (459 109)  (459 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (468 109)  (468 109)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (470 109)  (470 109)  routing T_9_6.lc_trk_g2_6 <X> T_9_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 109)  (471 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (42 13)  (484 109)  (484 109)  LC_6 Logic Functioning bit
 (14 14)  (456 110)  (456 110)  routing T_9_6.sp12_v_t_3 <X> T_9_6.lc_trk_g3_4
 (28 14)  (470 110)  (470 110)  routing T_9_6.lc_trk_g2_0 <X> T_9_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (471 110)  (471 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (473 110)  (473 110)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 110)  (474 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (476 110)  (476 110)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_7/in_3
 (35 14)  (477 110)  (477 110)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.input_2_7
 (38 14)  (480 110)  (480 110)  LC_7 Logic Functioning bit
 (45 14)  (487 110)  (487 110)  LC_7 Logic Functioning bit
 (14 15)  (456 111)  (456 111)  routing T_9_6.sp12_v_t_3 <X> T_9_6.lc_trk_g3_4
 (15 15)  (457 111)  (457 111)  routing T_9_6.sp12_v_t_3 <X> T_9_6.lc_trk_g3_4
 (17 15)  (459 111)  (459 111)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (469 111)  (469 111)  routing T_9_6.lc_trk_g3_0 <X> T_9_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (470 111)  (470 111)  routing T_9_6.lc_trk_g3_0 <X> T_9_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 111)  (471 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (473 111)  (473 111)  routing T_9_6.lc_trk_g1_7 <X> T_9_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (474 111)  (474 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (475 111)  (475 111)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.input_2_7
 (34 15)  (476 111)  (476 111)  routing T_9_6.lc_trk_g3_4 <X> T_9_6.input_2_7
 (38 15)  (480 111)  (480 111)  LC_7 Logic Functioning bit
 (39 15)  (481 111)  (481 111)  LC_7 Logic Functioning bit
 (41 15)  (483 111)  (483 111)  LC_7 Logic Functioning bit
 (53 15)  (495 111)  (495 111)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_10_6

 (12 10)  (508 106)  (508 106)  routing T_10_6.sp4_h_r_5 <X> T_10_6.sp4_h_l_45
 (13 11)  (509 107)  (509 107)  routing T_10_6.sp4_h_r_5 <X> T_10_6.sp4_h_l_45


LogicTile_11_6

 (31 0)  (569 96)  (569 96)  routing T_11_6.lc_trk_g1_6 <X> T_11_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 96)  (570 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 96)  (572 96)  routing T_11_6.lc_trk_g1_6 <X> T_11_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (574 96)  (574 96)  LC_0 Logic Functioning bit
 (37 0)  (575 96)  (575 96)  LC_0 Logic Functioning bit
 (38 0)  (576 96)  (576 96)  LC_0 Logic Functioning bit
 (39 0)  (577 96)  (577 96)  LC_0 Logic Functioning bit
 (45 0)  (583 96)  (583 96)  LC_0 Logic Functioning bit
 (46 0)  (584 96)  (584 96)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (555 97)  (555 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (31 1)  (569 97)  (569 97)  routing T_11_6.lc_trk_g1_6 <X> T_11_6.wire_logic_cluster/lc_0/in_3
 (36 1)  (574 97)  (574 97)  LC_0 Logic Functioning bit
 (37 1)  (575 97)  (575 97)  LC_0 Logic Functioning bit
 (38 1)  (576 97)  (576 97)  LC_0 Logic Functioning bit
 (39 1)  (577 97)  (577 97)  LC_0 Logic Functioning bit
 (47 1)  (585 97)  (585 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (539 98)  (539 98)  routing T_11_6.glb_netwk_4 <X> T_11_6.wire_logic_cluster/lc_7/clk
 (2 2)  (540 98)  (540 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 2)  (543 98)  (543 98)  routing T_11_6.sp4_v_t_43 <X> T_11_6.sp4_h_l_37
 (12 2)  (550 98)  (550 98)  routing T_11_6.sp4_v_t_45 <X> T_11_6.sp4_h_l_39
 (29 2)  (567 98)  (567 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (574 98)  (574 98)  LC_1 Logic Functioning bit
 (38 2)  (576 98)  (576 98)  LC_1 Logic Functioning bit
 (41 2)  (579 98)  (579 98)  LC_1 Logic Functioning bit
 (43 2)  (581 98)  (581 98)  LC_1 Logic Functioning bit
 (45 2)  (583 98)  (583 98)  LC_1 Logic Functioning bit
 (47 2)  (585 98)  (585 98)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (542 99)  (542 99)  routing T_11_6.sp4_v_t_43 <X> T_11_6.sp4_h_l_37
 (6 3)  (544 99)  (544 99)  routing T_11_6.sp4_v_t_43 <X> T_11_6.sp4_h_l_37
 (11 3)  (549 99)  (549 99)  routing T_11_6.sp4_v_t_45 <X> T_11_6.sp4_h_l_39
 (13 3)  (551 99)  (551 99)  routing T_11_6.sp4_v_t_45 <X> T_11_6.sp4_h_l_39
 (36 3)  (574 99)  (574 99)  LC_1 Logic Functioning bit
 (38 3)  (576 99)  (576 99)  LC_1 Logic Functioning bit
 (41 3)  (579 99)  (579 99)  LC_1 Logic Functioning bit
 (43 3)  (581 99)  (581 99)  LC_1 Logic Functioning bit
 (47 3)  (585 99)  (585 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (538 100)  (538 100)  routing T_11_6.lc_trk_g3_3 <X> T_11_6.wire_logic_cluster/lc_7/cen
 (1 4)  (539 100)  (539 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (569 100)  (569 100)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 100)  (570 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 100)  (571 100)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (574 100)  (574 100)  LC_2 Logic Functioning bit
 (37 4)  (575 100)  (575 100)  LC_2 Logic Functioning bit
 (38 4)  (576 100)  (576 100)  LC_2 Logic Functioning bit
 (39 4)  (577 100)  (577 100)  LC_2 Logic Functioning bit
 (45 4)  (583 100)  (583 100)  LC_2 Logic Functioning bit
 (0 5)  (538 101)  (538 101)  routing T_11_6.lc_trk_g3_3 <X> T_11_6.wire_logic_cluster/lc_7/cen
 (1 5)  (539 101)  (539 101)  routing T_11_6.lc_trk_g3_3 <X> T_11_6.wire_logic_cluster/lc_7/cen
 (31 5)  (569 101)  (569 101)  routing T_11_6.lc_trk_g2_7 <X> T_11_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (574 101)  (574 101)  LC_2 Logic Functioning bit
 (37 5)  (575 101)  (575 101)  LC_2 Logic Functioning bit
 (38 5)  (576 101)  (576 101)  LC_2 Logic Functioning bit
 (39 5)  (577 101)  (577 101)  LC_2 Logic Functioning bit
 (48 5)  (586 101)  (586 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 7)  (560 103)  (560 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (561 103)  (561 103)  routing T_11_6.sp4_v_b_22 <X> T_11_6.lc_trk_g1_6
 (24 7)  (562 103)  (562 103)  routing T_11_6.sp4_v_b_22 <X> T_11_6.lc_trk_g1_6
 (22 10)  (560 106)  (560 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (559 107)  (559 107)  routing T_11_6.sp4_r_v_b_39 <X> T_11_6.lc_trk_g2_7
 (4 12)  (542 108)  (542 108)  routing T_11_6.sp4_h_l_38 <X> T_11_6.sp4_v_b_9
 (6 12)  (544 108)  (544 108)  routing T_11_6.sp4_h_l_38 <X> T_11_6.sp4_v_b_9
 (11 12)  (549 108)  (549 108)  routing T_11_6.sp4_h_l_40 <X> T_11_6.sp4_v_b_11
 (13 12)  (551 108)  (551 108)  routing T_11_6.sp4_h_l_40 <X> T_11_6.sp4_v_b_11
 (21 12)  (559 108)  (559 108)  routing T_11_6.sp4_v_t_14 <X> T_11_6.lc_trk_g3_3
 (22 12)  (560 108)  (560 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (561 108)  (561 108)  routing T_11_6.sp4_v_t_14 <X> T_11_6.lc_trk_g3_3
 (5 13)  (543 109)  (543 109)  routing T_11_6.sp4_h_l_38 <X> T_11_6.sp4_v_b_9
 (12 13)  (550 109)  (550 109)  routing T_11_6.sp4_h_l_40 <X> T_11_6.sp4_v_b_11
 (0 14)  (538 110)  (538 110)  routing T_11_6.glb_netwk_6 <X> T_11_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 110)  (539 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (538 111)  (538 111)  routing T_11_6.glb_netwk_6 <X> T_11_6.wire_logic_cluster/lc_7/s_r


LogicTile_12_6

 (15 0)  (607 96)  (607 96)  routing T_12_6.bot_op_1 <X> T_12_6.lc_trk_g0_1
 (17 0)  (609 96)  (609 96)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 4)  (617 100)  (617 100)  routing T_12_6.sp4_h_r_10 <X> T_12_6.lc_trk_g1_2
 (22 5)  (614 101)  (614 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (615 101)  (615 101)  routing T_12_6.sp4_h_r_10 <X> T_12_6.lc_trk_g1_2
 (24 5)  (616 101)  (616 101)  routing T_12_6.sp4_h_r_10 <X> T_12_6.lc_trk_g1_2
 (15 6)  (607 102)  (607 102)  routing T_12_6.bot_op_5 <X> T_12_6.lc_trk_g1_5
 (17 6)  (609 102)  (609 102)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (8 10)  (600 106)  (600 106)  routing T_12_6.sp4_v_t_42 <X> T_12_6.sp4_h_l_42
 (9 10)  (601 106)  (601 106)  routing T_12_6.sp4_v_t_42 <X> T_12_6.sp4_h_l_42
 (10 12)  (602 108)  (602 108)  routing T_12_6.sp4_v_t_40 <X> T_12_6.sp4_h_r_10
 (21 14)  (613 110)  (613 110)  routing T_12_6.sp4_v_t_26 <X> T_12_6.lc_trk_g3_7
 (22 14)  (614 110)  (614 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (615 110)  (615 110)  routing T_12_6.sp4_v_t_26 <X> T_12_6.lc_trk_g3_7
 (27 14)  (619 110)  (619 110)  routing T_12_6.lc_trk_g3_7 <X> T_12_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (620 110)  (620 110)  routing T_12_6.lc_trk_g3_7 <X> T_12_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (621 110)  (621 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (622 110)  (622 110)  routing T_12_6.lc_trk_g3_7 <X> T_12_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (623 110)  (623 110)  routing T_12_6.lc_trk_g1_5 <X> T_12_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (624 110)  (624 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (626 110)  (626 110)  routing T_12_6.lc_trk_g1_5 <X> T_12_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (628 110)  (628 110)  LC_7 Logic Functioning bit
 (39 14)  (631 110)  (631 110)  LC_7 Logic Functioning bit
 (41 14)  (633 110)  (633 110)  LC_7 Logic Functioning bit
 (43 14)  (635 110)  (635 110)  LC_7 Logic Functioning bit
 (21 15)  (613 111)  (613 111)  routing T_12_6.sp4_v_t_26 <X> T_12_6.lc_trk_g3_7
 (29 15)  (621 111)  (621 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (622 111)  (622 111)  routing T_12_6.lc_trk_g3_7 <X> T_12_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (624 111)  (624 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (626 111)  (626 111)  routing T_12_6.lc_trk_g1_2 <X> T_12_6.input_2_7
 (35 15)  (627 111)  (627 111)  routing T_12_6.lc_trk_g1_2 <X> T_12_6.input_2_7
 (36 15)  (628 111)  (628 111)  LC_7 Logic Functioning bit
 (38 15)  (630 111)  (630 111)  LC_7 Logic Functioning bit
 (40 15)  (632 111)  (632 111)  LC_7 Logic Functioning bit
 (43 15)  (635 111)  (635 111)  LC_7 Logic Functioning bit


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (2 0)  (15 80)  (15 80)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_1

 (3 2)  (14 82)  (14 82)  PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (12 6)  (5 86)  (5 86)  routing T_0_5.span4_horz_37 <X> T_0_5.span4_vert_t_14
 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (12 0)  (30 80)  (30 80)  routing T_1_5.sp4_v_b_8 <X> T_1_5.sp4_h_r_2
 (27 0)  (45 80)  (45 80)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 80)  (53 80)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.input_2_0
 (44 0)  (62 80)  (62 80)  LC_0 Logic Functioning bit
 (11 1)  (29 81)  (29 81)  routing T_1_5.sp4_v_b_8 <X> T_1_5.sp4_h_r_2
 (13 1)  (31 81)  (31 81)  routing T_1_5.sp4_v_b_8 <X> T_1_5.sp4_h_r_2
 (14 1)  (32 81)  (32 81)  routing T_1_5.top_op_0 <X> T_1_5.lc_trk_g0_0
 (15 1)  (33 81)  (33 81)  routing T_1_5.top_op_0 <X> T_1_5.lc_trk_g0_0
 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (30 1)  (48 81)  (48 81)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (1 2)  (19 82)  (19 82)  routing T_1_5.glb_netwk_4 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 2)  (23 82)  (23 82)  routing T_1_5.sp4_h_r_9 <X> T_1_5.sp4_h_l_37
 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 82)  (46 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (37 2)  (55 82)  (55 82)  LC_1 Logic Functioning bit
 (38 2)  (56 82)  (56 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (44 2)  (62 82)  (62 82)  LC_1 Logic Functioning bit
 (45 2)  (63 82)  (63 82)  LC_1 Logic Functioning bit
 (4 3)  (22 83)  (22 83)  routing T_1_5.sp4_h_r_9 <X> T_1_5.sp4_h_l_37
 (14 3)  (32 83)  (32 83)  routing T_1_5.top_op_4 <X> T_1_5.lc_trk_g0_4
 (15 3)  (33 83)  (33 83)  routing T_1_5.top_op_4 <X> T_1_5.lc_trk_g0_4
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (58 83)  (58 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (43 3)  (61 83)  (61 83)  LC_1 Logic Functioning bit
 (21 4)  (39 84)  (39 84)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g1_3
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 84)  (43 84)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g1_2
 (27 4)  (45 84)  (45 84)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (55 84)  (55 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (44 4)  (62 84)  (62 84)  LC_2 Logic Functioning bit
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (22 5)  (40 85)  (40 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (47 85)  (47 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 85)  (48 85)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (43 5)  (61 85)  (61 85)  LC_2 Logic Functioning bit
 (14 6)  (32 86)  (32 86)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g1_4
 (27 6)  (45 86)  (45 86)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (37 6)  (55 86)  (55 86)  LC_3 Logic Functioning bit
 (38 6)  (56 86)  (56 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (44 6)  (62 86)  (62 86)  LC_3 Logic Functioning bit
 (45 6)  (63 86)  (63 86)  LC_3 Logic Functioning bit
 (17 7)  (35 87)  (35 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 87)  (40 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (42 87)  (42 87)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g1_6
 (25 7)  (43 87)  (43 87)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g1_6
 (30 7)  (48 87)  (48 87)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 87)  (58 87)  LC_3 Logic Functioning bit
 (41 7)  (59 87)  (59 87)  LC_3 Logic Functioning bit
 (42 7)  (60 87)  (60 87)  LC_3 Logic Functioning bit
 (43 7)  (61 87)  (61 87)  LC_3 Logic Functioning bit
 (27 8)  (45 88)  (45 88)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 88)  (48 88)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (55 88)  (55 88)  LC_4 Logic Functioning bit
 (39 8)  (57 88)  (57 88)  LC_4 Logic Functioning bit
 (44 8)  (62 88)  (62 88)  LC_4 Logic Functioning bit
 (45 8)  (63 88)  (63 88)  LC_4 Logic Functioning bit
 (2 9)  (20 89)  (20 89)  Column buffer control bit: LH_colbuf_cntl_4

 (29 9)  (47 89)  (47 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (59 89)  (59 89)  LC_4 Logic Functioning bit
 (43 9)  (61 89)  (61 89)  LC_4 Logic Functioning bit
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g2_5
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (53 90)  (53 90)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.input_2_5
 (39 10)  (57 90)  (57 90)  LC_5 Logic Functioning bit
 (42 10)  (60 90)  (60 90)  LC_5 Logic Functioning bit
 (45 10)  (63 90)  (63 90)  LC_5 Logic Functioning bit
 (32 11)  (50 91)  (50 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (51 91)  (51 91)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.input_2_5
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (42 11)  (60 91)  (60 91)  LC_5 Logic Functioning bit
 (17 12)  (35 92)  (35 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 92)  (36 92)  routing T_1_5.wire_logic_cluster/lc_1/out <X> T_1_5.lc_trk_g3_1
 (2 13)  (20 93)  (20 93)  Column buffer control bit: LH_colbuf_cntl_6

 (26 14)  (44 94)  (44 94)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (27 14)  (45 94)  (45 94)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 94)  (51 94)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (52 94)  (52 94)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 94)  (53 94)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.input_2_7
 (27 15)  (45 95)  (45 95)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 95)  (47 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 95)  (48 95)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 95)  (50 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (51 95)  (51 95)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.input_2_7
 (37 15)  (55 95)  (55 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (14 0)  (86 80)  (86 80)  routing T_2_5.wire_logic_cluster/lc_0/out <X> T_2_5.lc_trk_g0_0
 (15 0)  (87 80)  (87 80)  routing T_2_5.bot_op_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (31 0)  (103 80)  (103 80)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 80)  (106 80)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (39 0)  (111 80)  (111 80)  LC_0 Logic Functioning bit
 (42 0)  (114 80)  (114 80)  LC_0 Logic Functioning bit
 (45 0)  (117 80)  (117 80)  LC_0 Logic Functioning bit
 (17 1)  (89 81)  (89 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (98 81)  (98 81)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 81)  (99 81)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (110 81)  (110 81)  LC_0 Logic Functioning bit
 (43 1)  (115 81)  (115 81)  LC_0 Logic Functioning bit
 (45 1)  (117 81)  (117 81)  LC_0 Logic Functioning bit
 (1 2)  (73 82)  (73 82)  routing T_2_5.glb_netwk_4 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (16 2)  (88 82)  (88 82)  routing T_2_5.sp4_v_b_13 <X> T_2_5.lc_trk_g0_5
 (17 2)  (89 82)  (89 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (90 82)  (90 82)  routing T_2_5.sp4_v_b_13 <X> T_2_5.lc_trk_g0_5
 (27 2)  (99 82)  (99 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 82)  (100 82)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 82)  (106 82)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (45 2)  (117 82)  (117 82)  LC_1 Logic Functioning bit
 (18 3)  (90 83)  (90 83)  routing T_2_5.sp4_v_b_13 <X> T_2_5.lc_trk_g0_5
 (27 3)  (99 83)  (99 83)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 83)  (100 83)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 83)  (104 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (41 3)  (113 83)  (113 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (45 3)  (117 83)  (117 83)  LC_1 Logic Functioning bit
 (1 4)  (73 84)  (73 84)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (93 84)  (93 84)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (100 84)  (100 84)  routing T_2_5.lc_trk_g2_1 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g1_0 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (0 5)  (72 85)  (72 85)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/cen
 (15 5)  (87 85)  (87 85)  routing T_2_5.bot_op_0 <X> T_2_5.lc_trk_g1_0
 (17 5)  (89 85)  (89 85)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (99 85)  (99 85)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 85)  (100 85)  routing T_2_5.lc_trk_g3_1 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (15 6)  (87 86)  (87 86)  routing T_2_5.sp4_v_b_21 <X> T_2_5.lc_trk_g1_5
 (16 6)  (88 86)  (88 86)  routing T_2_5.sp4_v_b_21 <X> T_2_5.lc_trk_g1_5
 (17 6)  (89 86)  (89 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (94 86)  (94 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 86)  (96 86)  routing T_2_5.top_op_7 <X> T_2_5.lc_trk_g1_7
 (26 6)  (98 86)  (98 86)  routing T_2_5.lc_trk_g0_5 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 86)  (99 86)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 86)  (100 86)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 86)  (102 86)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 86)  (103 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 86)  (106 86)  routing T_2_5.lc_trk_g1_5 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (46 6)  (118 86)  (118 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (122 86)  (122 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (74 87)  (74 87)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (87 87)  (87 87)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (93 87)  (93 87)  routing T_2_5.top_op_7 <X> T_2_5.lc_trk_g1_7
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (48 7)  (120 87)  (120 87)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (89 88)  (89 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 88)  (100 88)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (103 88)  (103 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 88)  (105 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (39 8)  (111 88)  (111 88)  LC_4 Logic Functioning bit
 (41 8)  (113 88)  (113 88)  LC_4 Logic Functioning bit
 (45 8)  (117 88)  (117 88)  LC_4 Logic Functioning bit
 (50 8)  (122 88)  (122 88)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (74 89)  (74 89)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (98 89)  (98 89)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 89)  (99 89)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (38 9)  (110 89)  (110 89)  LC_4 Logic Functioning bit
 (39 9)  (111 89)  (111 89)  LC_4 Logic Functioning bit
 (45 9)  (117 89)  (117 89)  LC_4 Logic Functioning bit
 (17 12)  (89 92)  (89 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 92)  (90 92)  routing T_2_5.wire_logic_cluster/lc_1/out <X> T_2_5.lc_trk_g3_1
 (2 13)  (74 93)  (74 93)  Column buffer control bit: LH_colbuf_cntl_6

 (16 13)  (88 93)  (88 93)  routing T_2_5.sp12_v_b_8 <X> T_2_5.lc_trk_g3_0
 (17 13)  (89 93)  (89 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (72 94)  (72 94)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 94)  (73 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 94)  (86 94)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g3_4
 (21 14)  (93 94)  (93 94)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g3_7
 (22 14)  (94 94)  (94 94)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (72 95)  (72 95)  routing T_2_5.glb_netwk_6 <X> T_2_5.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (93 95)  (93 95)  routing T_2_5.bnl_op_7 <X> T_2_5.lc_trk_g3_7


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (21 0)  (189 80)  (189 80)  routing T_4_5.wire_logic_cluster/lc_3/out <X> T_4_5.lc_trk_g0_3
 (22 0)  (190 80)  (190 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (1 2)  (169 82)  (169 82)  routing T_4_5.glb_netwk_4 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (170 82)  (170 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (182 82)  (182 82)  routing T_4_5.wire_logic_cluster/lc_4/out <X> T_4_5.lc_trk_g0_4
 (17 3)  (185 83)  (185 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (12 4)  (180 84)  (180 84)  routing T_4_5.sp4_v_b_5 <X> T_4_5.sp4_h_r_5
 (26 4)  (194 84)  (194 84)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 84)  (201 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (41 4)  (209 84)  (209 84)  LC_2 Logic Functioning bit
 (42 4)  (210 84)  (210 84)  LC_2 Logic Functioning bit
 (43 4)  (211 84)  (211 84)  LC_2 Logic Functioning bit
 (45 4)  (213 84)  (213 84)  LC_2 Logic Functioning bit
 (46 4)  (214 84)  (214 84)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (11 5)  (179 85)  (179 85)  routing T_4_5.sp4_v_b_5 <X> T_4_5.sp4_h_r_5
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g0_3 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 85)  (199 85)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (200 85)  (200 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (201 85)  (201 85)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.input_2_2
 (34 5)  (202 85)  (202 85)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.input_2_2
 (40 5)  (208 85)  (208 85)  LC_2 Logic Functioning bit
 (41 5)  (209 85)  (209 85)  LC_2 Logic Functioning bit
 (42 5)  (210 85)  (210 85)  LC_2 Logic Functioning bit
 (43 5)  (211 85)  (211 85)  LC_2 Logic Functioning bit
 (48 5)  (216 85)  (216 85)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (219 85)  (219 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (221 85)  (221 85)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (185 86)  (185 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 86)  (186 86)  routing T_4_5.wire_logic_cluster/lc_5/out <X> T_4_5.lc_trk_g1_5
 (21 6)  (189 86)  (189 86)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g1_7
 (22 6)  (190 86)  (190 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 86)  (201 86)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 86)  (205 86)  LC_3 Logic Functioning bit
 (39 6)  (207 86)  (207 86)  LC_3 Logic Functioning bit
 (41 6)  (209 86)  (209 86)  LC_3 Logic Functioning bit
 (43 6)  (211 86)  (211 86)  LC_3 Logic Functioning bit
 (45 6)  (213 86)  (213 86)  LC_3 Logic Functioning bit
 (46 6)  (214 86)  (214 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (194 87)  (194 87)  routing T_4_5.lc_trk_g0_3 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 87)  (199 87)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 87)  (204 87)  LC_3 Logic Functioning bit
 (38 7)  (206 87)  (206 87)  LC_3 Logic Functioning bit
 (40 7)  (208 87)  (208 87)  LC_3 Logic Functioning bit
 (42 7)  (210 87)  (210 87)  LC_3 Logic Functioning bit
 (51 7)  (219 87)  (219 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (193 88)  (193 88)  routing T_4_5.wire_logic_cluster/lc_2/out <X> T_4_5.lc_trk_g2_2
 (35 8)  (203 88)  (203 88)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.input_2_4
 (37 8)  (205 88)  (205 88)  LC_4 Logic Functioning bit
 (38 8)  (206 88)  (206 88)  LC_4 Logic Functioning bit
 (41 8)  (209 88)  (209 88)  LC_4 Logic Functioning bit
 (42 8)  (210 88)  (210 88)  LC_4 Logic Functioning bit
 (45 8)  (213 88)  (213 88)  LC_4 Logic Functioning bit
 (51 8)  (219 88)  (219 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (170 89)  (170 89)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (190 89)  (190 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (194 89)  (194 89)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (195 89)  (195 89)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (196 89)  (196 89)  routing T_4_5.lc_trk_g3_3 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 89)  (200 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (204 89)  (204 89)  LC_4 Logic Functioning bit
 (39 9)  (207 89)  (207 89)  LC_4 Logic Functioning bit
 (40 9)  (208 89)  (208 89)  LC_4 Logic Functioning bit
 (43 9)  (211 89)  (211 89)  LC_4 Logic Functioning bit
 (46 9)  (214 89)  (214 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (189 90)  (189 90)  routing T_4_5.sp4_h_r_39 <X> T_4_5.lc_trk_g2_7
 (22 10)  (190 90)  (190 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (191 90)  (191 90)  routing T_4_5.sp4_h_r_39 <X> T_4_5.lc_trk_g2_7
 (24 10)  (192 90)  (192 90)  routing T_4_5.sp4_h_r_39 <X> T_4_5.lc_trk_g2_7
 (26 10)  (194 90)  (194 90)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (31 10)  (199 90)  (199 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 90)  (202 90)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (205 90)  (205 90)  LC_5 Logic Functioning bit
 (39 10)  (207 90)  (207 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (45 10)  (213 90)  (213 90)  LC_5 Logic Functioning bit
 (53 10)  (221 90)  (221 90)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (194 91)  (194 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 91)  (195 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 91)  (196 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (204 91)  (204 91)  LC_5 Logic Functioning bit
 (38 11)  (206 91)  (206 91)  LC_5 Logic Functioning bit
 (40 11)  (208 91)  (208 91)  LC_5 Logic Functioning bit
 (42 11)  (210 91)  (210 91)  LC_5 Logic Functioning bit
 (45 11)  (213 91)  (213 91)  LC_5 Logic Functioning bit
 (46 11)  (214 91)  (214 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (183 92)  (183 92)  routing T_4_5.tnr_op_1 <X> T_4_5.lc_trk_g3_1
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (190 92)  (190 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (193 92)  (193 92)  routing T_4_5.wire_logic_cluster/lc_2/out <X> T_4_5.lc_trk_g3_2
 (26 12)  (194 92)  (194 92)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (196 92)  (196 92)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 92)  (198 92)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 92)  (199 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 92)  (204 92)  LC_6 Logic Functioning bit
 (37 12)  (205 92)  (205 92)  LC_6 Logic Functioning bit
 (38 12)  (206 92)  (206 92)  LC_6 Logic Functioning bit
 (39 12)  (207 92)  (207 92)  LC_6 Logic Functioning bit
 (2 13)  (170 93)  (170 93)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (189 93)  (189 93)  routing T_4_5.sp4_r_v_b_43 <X> T_4_5.lc_trk_g3_3
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 93)  (195 93)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 93)  (198 93)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 93)  (199 93)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 93)  (204 93)  LC_6 Logic Functioning bit
 (37 13)  (205 93)  (205 93)  LC_6 Logic Functioning bit
 (38 13)  (206 93)  (206 93)  LC_6 Logic Functioning bit
 (39 13)  (207 93)  (207 93)  LC_6 Logic Functioning bit
 (41 13)  (209 93)  (209 93)  LC_6 Logic Functioning bit
 (43 13)  (211 93)  (211 93)  LC_6 Logic Functioning bit
 (47 13)  (215 93)  (215 93)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (168 94)  (168 94)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 94)  (169 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (193 94)  (193 94)  routing T_4_5.sp4_h_r_46 <X> T_4_5.lc_trk_g3_6
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (36 14)  (204 94)  (204 94)  LC_7 Logic Functioning bit
 (38 14)  (206 94)  (206 94)  LC_7 Logic Functioning bit
 (41 14)  (209 94)  (209 94)  LC_7 Logic Functioning bit
 (43 14)  (211 94)  (211 94)  LC_7 Logic Functioning bit
 (45 14)  (213 94)  (213 94)  LC_7 Logic Functioning bit
 (0 15)  (168 95)  (168 95)  routing T_4_5.glb_netwk_6 <X> T_4_5.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 95)  (190 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (191 95)  (191 95)  routing T_4_5.sp4_h_r_46 <X> T_4_5.lc_trk_g3_6
 (24 15)  (192 95)  (192 95)  routing T_4_5.sp4_h_r_46 <X> T_4_5.lc_trk_g3_6
 (25 15)  (193 95)  (193 95)  routing T_4_5.sp4_h_r_46 <X> T_4_5.lc_trk_g3_6
 (26 15)  (194 95)  (194 95)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 95)  (196 95)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (205 95)  (205 95)  LC_7 Logic Functioning bit
 (39 15)  (207 95)  (207 95)  LC_7 Logic Functioning bit
 (40 15)  (208 95)  (208 95)  LC_7 Logic Functioning bit
 (42 15)  (210 95)  (210 95)  LC_7 Logic Functioning bit
 (45 15)  (213 95)  (213 95)  LC_7 Logic Functioning bit


LogicTile_5_5

 (21 0)  (243 80)  (243 80)  routing T_5_5.lft_op_3 <X> T_5_5.lc_trk_g0_3
 (22 0)  (244 80)  (244 80)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (246 80)  (246 80)  routing T_5_5.lft_op_3 <X> T_5_5.lc_trk_g0_3
 (26 0)  (248 80)  (248 80)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 80)  (252 80)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 80)  (255 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (256 80)  (256 80)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (39 0)  (261 80)  (261 80)  LC_0 Logic Functioning bit
 (40 0)  (262 80)  (262 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 81)  (252 81)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 81)  (253 81)  routing T_5_5.lc_trk_g3_2 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 81)  (254 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (256 81)  (256 81)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.input_2_0
 (37 1)  (259 81)  (259 81)  LC_0 Logic Functioning bit
 (38 1)  (260 81)  (260 81)  LC_0 Logic Functioning bit
 (39 1)  (261 81)  (261 81)  LC_0 Logic Functioning bit
 (40 1)  (262 81)  (262 81)  LC_0 Logic Functioning bit
 (41 1)  (263 81)  (263 81)  LC_0 Logic Functioning bit
 (42 1)  (264 81)  (264 81)  LC_0 Logic Functioning bit
 (43 1)  (265 81)  (265 81)  LC_0 Logic Functioning bit
 (14 2)  (236 82)  (236 82)  routing T_5_5.lft_op_4 <X> T_5_5.lc_trk_g0_4
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (245 82)  (245 82)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g0_7
 (24 2)  (246 82)  (246 82)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g0_7
 (26 2)  (248 82)  (248 82)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (28 2)  (250 82)  (250 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 82)  (252 82)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 82)  (255 82)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (41 2)  (263 82)  (263 82)  LC_1 Logic Functioning bit
 (43 2)  (265 82)  (265 82)  LC_1 Logic Functioning bit
 (15 3)  (237 83)  (237 83)  routing T_5_5.lft_op_4 <X> T_5_5.lc_trk_g0_4
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (243 83)  (243 83)  routing T_5_5.sp4_h_r_7 <X> T_5_5.lc_trk_g0_7
 (27 3)  (249 83)  (249 83)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 83)  (251 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (259 83)  (259 83)  LC_1 Logic Functioning bit
 (39 3)  (261 83)  (261 83)  LC_1 Logic Functioning bit
 (15 4)  (237 84)  (237 84)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (17 4)  (239 84)  (239 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (243 84)  (243 84)  routing T_5_5.lft_op_3 <X> T_5_5.lc_trk_g1_3
 (22 4)  (244 84)  (244 84)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (246 84)  (246 84)  routing T_5_5.lft_op_3 <X> T_5_5.lc_trk_g1_3
 (25 4)  (247 84)  (247 84)  routing T_5_5.lft_op_2 <X> T_5_5.lc_trk_g1_2
 (27 4)  (249 84)  (249 84)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 84)  (251 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 84)  (253 84)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 84)  (254 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 84)  (255 84)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 84)  (258 84)  LC_2 Logic Functioning bit
 (37 4)  (259 84)  (259 84)  LC_2 Logic Functioning bit
 (38 4)  (260 84)  (260 84)  LC_2 Logic Functioning bit
 (39 4)  (261 84)  (261 84)  LC_2 Logic Functioning bit
 (50 4)  (272 84)  (272 84)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (240 85)  (240 85)  routing T_5_5.top_op_1 <X> T_5_5.lc_trk_g1_1
 (22 5)  (244 85)  (244 85)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (246 85)  (246 85)  routing T_5_5.lft_op_2 <X> T_5_5.lc_trk_g1_2
 (26 5)  (248 85)  (248 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (249 85)  (249 85)  routing T_5_5.lc_trk_g1_3 <X> T_5_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 85)  (251 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 85)  (252 85)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 85)  (253 85)  routing T_5_5.lc_trk_g2_7 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 85)  (258 85)  LC_2 Logic Functioning bit
 (37 5)  (259 85)  (259 85)  LC_2 Logic Functioning bit
 (38 5)  (260 85)  (260 85)  LC_2 Logic Functioning bit
 (14 6)  (236 86)  (236 86)  routing T_5_5.lft_op_4 <X> T_5_5.lc_trk_g1_4
 (28 6)  (250 86)  (250 86)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 86)  (252 86)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 86)  (255 86)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (15 7)  (237 87)  (237 87)  routing T_5_5.lft_op_4 <X> T_5_5.lc_trk_g1_4
 (17 7)  (239 87)  (239 87)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (248 87)  (248 87)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 87)  (249 87)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (41 7)  (263 87)  (263 87)  LC_3 Logic Functioning bit
 (43 7)  (265 87)  (265 87)  LC_3 Logic Functioning bit
 (14 8)  (236 88)  (236 88)  routing T_5_5.sp4_v_t_21 <X> T_5_5.lc_trk_g2_0
 (22 8)  (244 88)  (244 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (245 88)  (245 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (24 8)  (246 88)  (246 88)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g2_3
 (2 9)  (224 89)  (224 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (236 89)  (236 89)  routing T_5_5.sp4_v_t_21 <X> T_5_5.lc_trk_g2_0
 (16 9)  (238 89)  (238 89)  routing T_5_5.sp4_v_t_21 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (236 90)  (236 90)  routing T_5_5.sp4_v_b_36 <X> T_5_5.lc_trk_g2_4
 (21 10)  (243 90)  (243 90)  routing T_5_5.wire_logic_cluster/lc_7/out <X> T_5_5.lc_trk_g2_7
 (22 10)  (244 90)  (244 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (247 90)  (247 90)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 90)  (252 90)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 90)  (255 90)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (40 10)  (262 90)  (262 90)  LC_5 Logic Functioning bit
 (14 11)  (236 91)  (236 91)  routing T_5_5.sp4_v_b_36 <X> T_5_5.lc_trk_g2_4
 (16 11)  (238 91)  (238 91)  routing T_5_5.sp4_v_b_36 <X> T_5_5.lc_trk_g2_4
 (17 11)  (239 91)  (239 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (244 91)  (244 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (245 91)  (245 91)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (25 11)  (247 91)  (247 91)  routing T_5_5.sp4_v_b_38 <X> T_5_5.lc_trk_g2_6
 (26 11)  (248 91)  (248 91)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 91)  (249 91)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 91)  (254 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (257 91)  (257 91)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.input_2_5
 (38 11)  (260 91)  (260 91)  LC_5 Logic Functioning bit
 (41 11)  (263 91)  (263 91)  LC_5 Logic Functioning bit
 (29 12)  (251 92)  (251 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 92)  (257 92)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.input_2_6
 (40 12)  (262 92)  (262 92)  LC_6 Logic Functioning bit
 (42 12)  (264 92)  (264 92)  LC_6 Logic Functioning bit
 (43 12)  (265 92)  (265 92)  LC_6 Logic Functioning bit
 (22 13)  (244 93)  (244 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (250 93)  (250 93)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 93)  (252 93)  routing T_5_5.lc_trk_g0_3 <X> T_5_5.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 93)  (253 93)  routing T_5_5.lc_trk_g1_2 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 93)  (254 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (255 93)  (255 93)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.input_2_6
 (40 13)  (262 93)  (262 93)  LC_6 Logic Functioning bit
 (41 13)  (263 93)  (263 93)  LC_6 Logic Functioning bit
 (42 13)  (264 93)  (264 93)  LC_6 Logic Functioning bit
 (43 13)  (265 93)  (265 93)  LC_6 Logic Functioning bit
 (15 14)  (237 94)  (237 94)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (240 94)  (240 94)  routing T_5_5.rgt_op_5 <X> T_5_5.lc_trk_g3_5
 (27 14)  (249 94)  (249 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 94)  (250 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 94)  (251 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 94)  (252 94)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 94)  (253 94)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 94)  (254 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 94)  (255 94)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 94)  (257 94)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.input_2_7
 (37 14)  (259 94)  (259 94)  LC_7 Logic Functioning bit
 (39 14)  (261 94)  (261 94)  LC_7 Logic Functioning bit
 (40 14)  (262 94)  (262 94)  LC_7 Logic Functioning bit
 (42 14)  (264 94)  (264 94)  LC_7 Logic Functioning bit
 (26 15)  (248 95)  (248 95)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 95)  (250 95)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 95)  (251 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 95)  (253 95)  routing T_5_5.lc_trk_g2_6 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 95)  (254 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (256 95)  (256 95)  routing T_5_5.lc_trk_g1_4 <X> T_5_5.input_2_7
 (37 15)  (259 95)  (259 95)  LC_7 Logic Functioning bit
 (40 15)  (262 95)  (262 95)  LC_7 Logic Functioning bit
 (42 15)  (264 95)  (264 95)  LC_7 Logic Functioning bit


LogicTile_6_5

 (22 0)  (298 80)  (298 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (300 80)  (300 80)  routing T_6_5.top_op_3 <X> T_6_5.lc_trk_g0_3
 (2 1)  (278 81)  (278 81)  Column buffer control bit: LH_colbuf_cntl_1

 (21 1)  (297 81)  (297 81)  routing T_6_5.top_op_3 <X> T_6_5.lc_trk_g0_3
 (1 2)  (277 82)  (277 82)  routing T_6_5.glb_netwk_4 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (278 82)  (278 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (290 82)  (290 82)  routing T_6_5.sp4_v_t_1 <X> T_6_5.lc_trk_g0_4
 (22 2)  (298 82)  (298 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (14 3)  (290 83)  (290 83)  routing T_6_5.sp4_v_t_1 <X> T_6_5.lc_trk_g0_4
 (16 3)  (292 83)  (292 83)  routing T_6_5.sp4_v_t_1 <X> T_6_5.lc_trk_g0_4
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (297 83)  (297 83)  routing T_6_5.sp4_r_v_b_31 <X> T_6_5.lc_trk_g0_7
 (5 4)  (281 84)  (281 84)  routing T_6_5.sp4_v_t_38 <X> T_6_5.sp4_h_r_3
 (26 4)  (302 84)  (302 84)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 84)  (306 84)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 84)  (307 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 84)  (309 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 84)  (311 84)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_2
 (38 4)  (314 84)  (314 84)  LC_2 Logic Functioning bit
 (40 4)  (316 84)  (316 84)  LC_2 Logic Functioning bit
 (42 4)  (318 84)  (318 84)  LC_2 Logic Functioning bit
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 85)  (306 85)  routing T_6_5.lc_trk_g0_7 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 85)  (308 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (309 85)  (309 85)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_2
 (34 5)  (310 85)  (310 85)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_2
 (35 5)  (311 85)  (311 85)  routing T_6_5.lc_trk_g3_7 <X> T_6_5.input_2_2
 (39 5)  (315 85)  (315 85)  LC_2 Logic Functioning bit
 (40 5)  (316 85)  (316 85)  LC_2 Logic Functioning bit
 (41 5)  (317 85)  (317 85)  LC_2 Logic Functioning bit
 (42 5)  (318 85)  (318 85)  LC_2 Logic Functioning bit
 (43 5)  (319 85)  (319 85)  LC_2 Logic Functioning bit
 (28 6)  (304 86)  (304 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 86)  (305 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 86)  (306 86)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 86)  (308 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 86)  (309 86)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 86)  (310 86)  routing T_6_5.lc_trk_g3_1 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (38 6)  (314 86)  (314 86)  LC_3 Logic Functioning bit
 (39 6)  (315 86)  (315 86)  LC_3 Logic Functioning bit
 (40 6)  (316 86)  (316 86)  LC_3 Logic Functioning bit
 (41 6)  (317 86)  (317 86)  LC_3 Logic Functioning bit
 (50 6)  (326 86)  (326 86)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (302 87)  (302 87)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 87)  (304 87)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 87)  (305 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (313 87)  (313 87)  LC_3 Logic Functioning bit
 (38 7)  (314 87)  (314 87)  LC_3 Logic Functioning bit
 (39 7)  (315 87)  (315 87)  LC_3 Logic Functioning bit
 (40 7)  (316 87)  (316 87)  LC_3 Logic Functioning bit
 (41 7)  (317 87)  (317 87)  LC_3 Logic Functioning bit
 (22 8)  (298 88)  (298 88)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (300 88)  (300 88)  routing T_6_5.tnr_op_3 <X> T_6_5.lc_trk_g2_3
 (27 8)  (303 88)  (303 88)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (304 88)  (304 88)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 88)  (305 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (313 88)  (313 88)  LC_4 Logic Functioning bit
 (41 8)  (317 88)  (317 88)  LC_4 Logic Functioning bit
 (42 8)  (318 88)  (318 88)  LC_4 Logic Functioning bit
 (43 8)  (319 88)  (319 88)  LC_4 Logic Functioning bit
 (45 8)  (321 88)  (321 88)  LC_4 Logic Functioning bit
 (50 8)  (326 88)  (326 88)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (328 88)  (328 88)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (2 9)  (278 89)  (278 89)  Column buffer control bit: LH_colbuf_cntl_4

 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g0_3 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (37 9)  (313 89)  (313 89)  LC_4 Logic Functioning bit
 (41 9)  (317 89)  (317 89)  LC_4 Logic Functioning bit
 (42 9)  (318 89)  (318 89)  LC_4 Logic Functioning bit
 (43 9)  (319 89)  (319 89)  LC_4 Logic Functioning bit
 (48 9)  (324 89)  (324 89)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (290 90)  (290 90)  routing T_6_5.sp4_h_r_44 <X> T_6_5.lc_trk_g2_4
 (26 10)  (302 90)  (302 90)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (304 90)  (304 90)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 90)  (306 90)  routing T_6_5.lc_trk_g2_4 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 90)  (307 90)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (14 11)  (290 91)  (290 91)  routing T_6_5.sp4_h_r_44 <X> T_6_5.lc_trk_g2_4
 (15 11)  (291 91)  (291 91)  routing T_6_5.sp4_h_r_44 <X> T_6_5.lc_trk_g2_4
 (16 11)  (292 91)  (292 91)  routing T_6_5.sp4_h_r_44 <X> T_6_5.lc_trk_g2_4
 (17 11)  (293 91)  (293 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (302 91)  (302 91)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 91)  (303 91)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 91)  (304 91)  routing T_6_5.lc_trk_g3_6 <X> T_6_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 91)  (305 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (308 91)  (308 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (309 91)  (309 91)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.input_2_5
 (34 11)  (310 91)  (310 91)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.input_2_5
 (38 11)  (314 91)  (314 91)  LC_5 Logic Functioning bit
 (14 12)  (290 92)  (290 92)  routing T_6_5.sp4_h_l_21 <X> T_6_5.lc_trk_g3_0
 (15 12)  (291 92)  (291 92)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g3_1
 (17 12)  (293 92)  (293 92)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (291 93)  (291 93)  routing T_6_5.sp4_h_l_21 <X> T_6_5.lc_trk_g3_0
 (16 13)  (292 93)  (292 93)  routing T_6_5.sp4_h_l_21 <X> T_6_5.lc_trk_g3_0
 (17 13)  (293 93)  (293 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (294 93)  (294 93)  routing T_6_5.tnl_op_1 <X> T_6_5.lc_trk_g3_1
 (22 14)  (298 94)  (298 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (299 94)  (299 94)  routing T_6_5.sp4_h_r_31 <X> T_6_5.lc_trk_g3_7
 (24 14)  (300 94)  (300 94)  routing T_6_5.sp4_h_r_31 <X> T_6_5.lc_trk_g3_7
 (25 14)  (301 94)  (301 94)  routing T_6_5.sp4_h_r_46 <X> T_6_5.lc_trk_g3_6
 (21 15)  (297 95)  (297 95)  routing T_6_5.sp4_h_r_31 <X> T_6_5.lc_trk_g3_7
 (22 15)  (298 95)  (298 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (299 95)  (299 95)  routing T_6_5.sp4_h_r_46 <X> T_6_5.lc_trk_g3_6
 (24 15)  (300 95)  (300 95)  routing T_6_5.sp4_h_r_46 <X> T_6_5.lc_trk_g3_6
 (25 15)  (301 95)  (301 95)  routing T_6_5.sp4_h_r_46 <X> T_6_5.lc_trk_g3_6


LogicTile_7_5

 (0 0)  (334 80)  (334 80)  Negative Clock bit

 (31 0)  (365 80)  (365 80)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 80)  (366 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 80)  (367 80)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 80)  (370 80)  LC_0 Logic Functioning bit
 (37 0)  (371 80)  (371 80)  LC_0 Logic Functioning bit
 (38 0)  (372 80)  (372 80)  LC_0 Logic Functioning bit
 (39 0)  (373 80)  (373 80)  LC_0 Logic Functioning bit
 (45 0)  (379 80)  (379 80)  LC_0 Logic Functioning bit
 (48 0)  (382 80)  (382 80)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (31 1)  (365 81)  (365 81)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (370 81)  (370 81)  LC_0 Logic Functioning bit
 (37 1)  (371 81)  (371 81)  LC_0 Logic Functioning bit
 (38 1)  (372 81)  (372 81)  LC_0 Logic Functioning bit
 (39 1)  (373 81)  (373 81)  LC_0 Logic Functioning bit
 (1 2)  (335 82)  (335 82)  routing T_7_5.glb_netwk_4 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (345 82)  (345 82)  routing T_7_5.sp4_h_l_44 <X> T_7_5.sp4_v_t_39
 (32 2)  (366 82)  (366 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 82)  (367 82)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 82)  (370 82)  LC_1 Logic Functioning bit
 (37 2)  (371 82)  (371 82)  LC_1 Logic Functioning bit
 (38 2)  (372 82)  (372 82)  LC_1 Logic Functioning bit
 (39 2)  (373 82)  (373 82)  LC_1 Logic Functioning bit
 (45 2)  (379 82)  (379 82)  LC_1 Logic Functioning bit
 (36 3)  (370 83)  (370 83)  LC_1 Logic Functioning bit
 (37 3)  (371 83)  (371 83)  LC_1 Logic Functioning bit
 (38 3)  (372 83)  (372 83)  LC_1 Logic Functioning bit
 (39 3)  (373 83)  (373 83)  LC_1 Logic Functioning bit
 (44 3)  (378 83)  (378 83)  LC_1 Logic Functioning bit
 (45 3)  (379 83)  (379 83)  LC_1 Logic Functioning bit
 (11 4)  (345 84)  (345 84)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_b_5
 (13 4)  (347 84)  (347 84)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_b_5
 (32 4)  (366 84)  (366 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 84)  (367 84)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 84)  (370 84)  LC_2 Logic Functioning bit
 (37 4)  (371 84)  (371 84)  LC_2 Logic Functioning bit
 (38 4)  (372 84)  (372 84)  LC_2 Logic Functioning bit
 (39 4)  (373 84)  (373 84)  LC_2 Logic Functioning bit
 (45 4)  (379 84)  (379 84)  LC_2 Logic Functioning bit
 (53 4)  (387 84)  (387 84)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (346 85)  (346 85)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_b_5
 (36 5)  (370 85)  (370 85)  LC_2 Logic Functioning bit
 (37 5)  (371 85)  (371 85)  LC_2 Logic Functioning bit
 (38 5)  (372 85)  (372 85)  LC_2 Logic Functioning bit
 (39 5)  (373 85)  (373 85)  LC_2 Logic Functioning bit
 (44 5)  (378 85)  (378 85)  LC_2 Logic Functioning bit
 (45 5)  (379 85)  (379 85)  LC_2 Logic Functioning bit
 (11 8)  (345 88)  (345 88)  routing T_7_5.sp4_h_r_3 <X> T_7_5.sp4_v_b_8
 (14 8)  (348 88)  (348 88)  routing T_7_5.sp4_h_r_40 <X> T_7_5.lc_trk_g2_0
 (17 8)  (351 88)  (351 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 88)  (352 88)  routing T_7_5.wire_logic_cluster/lc_1/out <X> T_7_5.lc_trk_g2_1
 (22 8)  (356 88)  (356 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (357 88)  (357 88)  routing T_7_5.sp4_v_t_30 <X> T_7_5.lc_trk_g2_3
 (24 8)  (358 88)  (358 88)  routing T_7_5.sp4_v_t_30 <X> T_7_5.lc_trk_g2_3
 (28 8)  (362 88)  (362 88)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 88)  (363 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 88)  (364 88)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 88)  (366 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 88)  (367 88)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 88)  (369 88)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_4
 (40 8)  (374 88)  (374 88)  LC_4 Logic Functioning bit
 (41 8)  (375 88)  (375 88)  LC_4 Logic Functioning bit
 (42 8)  (376 88)  (376 88)  LC_4 Logic Functioning bit
 (45 8)  (379 88)  (379 88)  LC_4 Logic Functioning bit
 (2 9)  (336 89)  (336 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (348 89)  (348 89)  routing T_7_5.sp4_h_r_40 <X> T_7_5.lc_trk_g2_0
 (15 9)  (349 89)  (349 89)  routing T_7_5.sp4_h_r_40 <X> T_7_5.lc_trk_g2_0
 (16 9)  (350 89)  (350 89)  routing T_7_5.sp4_h_r_40 <X> T_7_5.lc_trk_g2_0
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (361 89)  (361 89)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 89)  (362 89)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 89)  (363 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 89)  (365 89)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 89)  (366 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (367 89)  (367 89)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_4
 (35 9)  (369 89)  (369 89)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_4
 (41 9)  (375 89)  (375 89)  LC_4 Logic Functioning bit
 (15 10)  (349 90)  (349 90)  routing T_7_5.sp4_v_t_32 <X> T_7_5.lc_trk_g2_5
 (16 10)  (350 90)  (350 90)  routing T_7_5.sp4_v_t_32 <X> T_7_5.lc_trk_g2_5
 (17 10)  (351 90)  (351 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (355 90)  (355 90)  routing T_7_5.sp4_h_l_34 <X> T_7_5.lc_trk_g2_7
 (22 10)  (356 90)  (356 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (357 90)  (357 90)  routing T_7_5.sp4_h_l_34 <X> T_7_5.lc_trk_g2_7
 (24 10)  (358 90)  (358 90)  routing T_7_5.sp4_h_l_34 <X> T_7_5.lc_trk_g2_7
 (21 11)  (355 91)  (355 91)  routing T_7_5.sp4_h_l_34 <X> T_7_5.lc_trk_g2_7
 (22 11)  (356 91)  (356 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (357 91)  (357 91)  routing T_7_5.sp4_v_b_46 <X> T_7_5.lc_trk_g2_6
 (24 11)  (358 91)  (358 91)  routing T_7_5.sp4_v_b_46 <X> T_7_5.lc_trk_g2_6
 (4 12)  (338 92)  (338 92)  routing T_7_5.sp4_h_l_44 <X> T_7_5.sp4_v_b_9
 (16 12)  (350 92)  (350 92)  routing T_7_5.sp12_v_t_14 <X> T_7_5.lc_trk_g3_1
 (17 12)  (351 92)  (351 92)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (28 12)  (362 92)  (362 92)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 92)  (363 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 92)  (364 92)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 92)  (366 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (367 92)  (367 92)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (369 92)  (369 92)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (36 12)  (370 92)  (370 92)  LC_6 Logic Functioning bit
 (37 12)  (371 92)  (371 92)  LC_6 Logic Functioning bit
 (38 12)  (372 92)  (372 92)  LC_6 Logic Functioning bit
 (40 12)  (374 92)  (374 92)  LC_6 Logic Functioning bit
 (41 12)  (375 92)  (375 92)  LC_6 Logic Functioning bit
 (42 12)  (376 92)  (376 92)  LC_6 Logic Functioning bit
 (43 12)  (377 92)  (377 92)  LC_6 Logic Functioning bit
 (45 12)  (379 92)  (379 92)  LC_6 Logic Functioning bit
 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (5 13)  (339 93)  (339 93)  routing T_7_5.sp4_h_l_44 <X> T_7_5.sp4_v_b_9
 (18 13)  (352 93)  (352 93)  routing T_7_5.sp12_v_t_14 <X> T_7_5.lc_trk_g3_1
 (27 13)  (361 93)  (361 93)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 93)  (362 93)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 93)  (363 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 93)  (365 93)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 93)  (366 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (367 93)  (367 93)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (35 13)  (369 93)  (369 93)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.input_2_6
 (38 13)  (372 93)  (372 93)  LC_6 Logic Functioning bit
 (39 13)  (373 93)  (373 93)  LC_6 Logic Functioning bit
 (41 13)  (375 93)  (375 93)  LC_6 Logic Functioning bit
 (42 13)  (376 93)  (376 93)  LC_6 Logic Functioning bit
 (43 13)  (377 93)  (377 93)  LC_6 Logic Functioning bit
 (51 13)  (385 93)  (385 93)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (334 94)  (334 94)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 94)  (335 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (362 94)  (362 94)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 94)  (363 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 94)  (364 94)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 94)  (366 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 94)  (367 94)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (368 94)  (368 94)  routing T_7_5.lc_trk_g3_1 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 94)  (369 94)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.input_2_7
 (37 14)  (371 94)  (371 94)  LC_7 Logic Functioning bit
 (40 14)  (374 94)  (374 94)  LC_7 Logic Functioning bit
 (42 14)  (376 94)  (376 94)  LC_7 Logic Functioning bit
 (45 14)  (379 94)  (379 94)  LC_7 Logic Functioning bit
 (0 15)  (334 95)  (334 95)  routing T_7_5.glb_netwk_6 <X> T_7_5.wire_logic_cluster/lc_7/s_r
 (2 15)  (336 95)  (336 95)  Column buffer control bit: LH_colbuf_cntl_7

 (12 15)  (346 95)  (346 95)  routing T_7_5.sp4_h_l_46 <X> T_7_5.sp4_v_t_46
 (26 15)  (360 95)  (360 95)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 95)  (362 95)  routing T_7_5.lc_trk_g2_3 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 95)  (363 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 95)  (364 95)  routing T_7_5.lc_trk_g2_6 <X> T_7_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (366 95)  (366 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (367 95)  (367 95)  routing T_7_5.lc_trk_g2_5 <X> T_7_5.input_2_7
 (39 15)  (373 95)  (373 95)  LC_7 Logic Functioning bit
 (41 15)  (375 95)  (375 95)  LC_7 Logic Functioning bit
 (42 15)  (376 95)  (376 95)  LC_7 Logic Functioning bit


LogicTile_8_5

 (11 0)  (399 80)  (399 80)  routing T_8_5.sp4_v_t_46 <X> T_8_5.sp4_v_b_2
 (21 0)  (409 80)  (409 80)  routing T_8_5.wire_logic_cluster/lc_3/out <X> T_8_5.lc_trk_g0_3
 (22 0)  (410 80)  (410 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (415 80)  (415 80)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 80)  (417 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 80)  (420 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (424 80)  (424 80)  LC_0 Logic Functioning bit
 (37 0)  (425 80)  (425 80)  LC_0 Logic Functioning bit
 (40 0)  (428 80)  (428 80)  LC_0 Logic Functioning bit
 (41 0)  (429 80)  (429 80)  LC_0 Logic Functioning bit
 (12 1)  (400 81)  (400 81)  routing T_8_5.sp4_v_t_46 <X> T_8_5.sp4_v_b_2
 (14 1)  (402 81)  (402 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (15 1)  (403 81)  (403 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (16 1)  (404 81)  (404 81)  routing T_8_5.sp4_h_r_0 <X> T_8_5.lc_trk_g0_0
 (17 1)  (405 81)  (405 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (410 81)  (410 81)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (411 81)  (411 81)  routing T_8_5.sp12_h_r_10 <X> T_8_5.lc_trk_g0_2
 (26 1)  (414 81)  (414 81)  routing T_8_5.lc_trk_g0_2 <X> T_8_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 81)  (417 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 81)  (418 81)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 81)  (419 81)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 81)  (420 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (421 81)  (421 81)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input_2_0
 (34 1)  (422 81)  (422 81)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input_2_0
 (35 1)  (423 81)  (423 81)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.input_2_0
 (51 1)  (439 81)  (439 81)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (389 82)  (389 82)  routing T_8_5.glb_netwk_4 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (2 2)  (390 82)  (390 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (415 82)  (415 82)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 82)  (416 82)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 82)  (417 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 82)  (420 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 82)  (421 82)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 82)  (422 82)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 82)  (424 82)  LC_1 Logic Functioning bit
 (38 2)  (426 82)  (426 82)  LC_1 Logic Functioning bit
 (46 2)  (434 82)  (434 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (414 83)  (414 83)  routing T_8_5.lc_trk_g0_3 <X> T_8_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 83)  (417 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 83)  (419 83)  routing T_8_5.lc_trk_g3_3 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 83)  (424 83)  LC_1 Logic Functioning bit
 (37 3)  (425 83)  (425 83)  LC_1 Logic Functioning bit
 (38 3)  (426 83)  (426 83)  LC_1 Logic Functioning bit
 (39 3)  (427 83)  (427 83)  LC_1 Logic Functioning bit
 (40 3)  (428 83)  (428 83)  LC_1 Logic Functioning bit
 (42 3)  (430 83)  (430 83)  LC_1 Logic Functioning bit
 (52 3)  (440 83)  (440 83)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (388 84)  (388 84)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_logic_cluster/lc_7/cen
 (1 4)  (389 84)  (389 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (420 84)  (420 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (422 84)  (422 84)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 84)  (424 84)  LC_2 Logic Functioning bit
 (37 4)  (425 84)  (425 84)  LC_2 Logic Functioning bit
 (39 4)  (427 84)  (427 84)  LC_2 Logic Functioning bit
 (43 4)  (431 84)  (431 84)  LC_2 Logic Functioning bit
 (52 4)  (440 84)  (440 84)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (389 85)  (389 85)  routing T_8_5.lc_trk_g2_2 <X> T_8_5.wire_logic_cluster/lc_7/cen
 (22 5)  (410 85)  (410 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (412 85)  (412 85)  routing T_8_5.top_op_2 <X> T_8_5.lc_trk_g1_2
 (25 5)  (413 85)  (413 85)  routing T_8_5.top_op_2 <X> T_8_5.lc_trk_g1_2
 (27 5)  (415 85)  (415 85)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 85)  (416 85)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 85)  (417 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 85)  (419 85)  routing T_8_5.lc_trk_g1_2 <X> T_8_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (420 85)  (420 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (423 85)  (423 85)  routing T_8_5.lc_trk_g0_2 <X> T_8_5.input_2_2
 (36 5)  (424 85)  (424 85)  LC_2 Logic Functioning bit
 (37 5)  (425 85)  (425 85)  LC_2 Logic Functioning bit
 (38 5)  (426 85)  (426 85)  LC_2 Logic Functioning bit
 (42 5)  (430 85)  (430 85)  LC_2 Logic Functioning bit
 (53 5)  (441 85)  (441 85)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (405 86)  (405 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (31 6)  (419 86)  (419 86)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 86)  (420 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 86)  (421 86)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 86)  (424 86)  LC_3 Logic Functioning bit
 (37 6)  (425 86)  (425 86)  LC_3 Logic Functioning bit
 (38 6)  (426 86)  (426 86)  LC_3 Logic Functioning bit
 (39 6)  (427 86)  (427 86)  LC_3 Logic Functioning bit
 (45 6)  (433 86)  (433 86)  LC_3 Logic Functioning bit
 (18 7)  (406 87)  (406 87)  routing T_8_5.sp4_r_v_b_29 <X> T_8_5.lc_trk_g1_5
 (36 7)  (424 87)  (424 87)  LC_3 Logic Functioning bit
 (37 7)  (425 87)  (425 87)  LC_3 Logic Functioning bit
 (38 7)  (426 87)  (426 87)  LC_3 Logic Functioning bit
 (39 7)  (427 87)  (427 87)  LC_3 Logic Functioning bit
 (48 7)  (436 87)  (436 87)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (403 88)  (403 88)  routing T_8_5.sp4_v_t_28 <X> T_8_5.lc_trk_g2_1
 (16 8)  (404 88)  (404 88)  routing T_8_5.sp4_v_t_28 <X> T_8_5.lc_trk_g2_1
 (17 8)  (405 88)  (405 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (409 88)  (409 88)  routing T_8_5.sp4_v_t_14 <X> T_8_5.lc_trk_g2_3
 (22 8)  (410 88)  (410 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (411 88)  (411 88)  routing T_8_5.sp4_v_t_14 <X> T_8_5.lc_trk_g2_3
 (28 8)  (416 88)  (416 88)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 88)  (417 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 88)  (418 88)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 88)  (419 88)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 88)  (420 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 88)  (421 88)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 88)  (424 88)  LC_4 Logic Functioning bit
 (37 8)  (425 88)  (425 88)  LC_4 Logic Functioning bit
 (38 8)  (426 88)  (426 88)  LC_4 Logic Functioning bit
 (39 8)  (427 88)  (427 88)  LC_4 Logic Functioning bit
 (41 8)  (429 88)  (429 88)  LC_4 Logic Functioning bit
 (43 8)  (431 88)  (431 88)  LC_4 Logic Functioning bit
 (53 8)  (441 88)  (441 88)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (2 9)  (390 89)  (390 89)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (410 89)  (410 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (411 89)  (411 89)  routing T_8_5.sp4_h_l_15 <X> T_8_5.lc_trk_g2_2
 (24 9)  (412 89)  (412 89)  routing T_8_5.sp4_h_l_15 <X> T_8_5.lc_trk_g2_2
 (25 9)  (413 89)  (413 89)  routing T_8_5.sp4_h_l_15 <X> T_8_5.lc_trk_g2_2
 (27 9)  (415 89)  (415 89)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 89)  (416 89)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 89)  (417 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (418 89)  (418 89)  routing T_8_5.lc_trk_g2_7 <X> T_8_5.wire_logic_cluster/lc_4/in_1
 (36 9)  (424 89)  (424 89)  LC_4 Logic Functioning bit
 (38 9)  (426 89)  (426 89)  LC_4 Logic Functioning bit
 (53 9)  (441 89)  (441 89)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (8 10)  (396 90)  (396 90)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_h_l_42
 (9 10)  (397 90)  (397 90)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_h_l_42
 (10 10)  (398 90)  (398 90)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_h_l_42
 (17 10)  (405 90)  (405 90)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (406 90)  (406 90)  routing T_8_5.wire_logic_cluster/lc_5/out <X> T_8_5.lc_trk_g2_5
 (22 10)  (410 90)  (410 90)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (412 90)  (412 90)  routing T_8_5.tnr_op_7 <X> T_8_5.lc_trk_g2_7
 (31 10)  (419 90)  (419 90)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 90)  (420 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (422 90)  (422 90)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (424 90)  (424 90)  LC_5 Logic Functioning bit
 (37 10)  (425 90)  (425 90)  LC_5 Logic Functioning bit
 (38 10)  (426 90)  (426 90)  LC_5 Logic Functioning bit
 (39 10)  (427 90)  (427 90)  LC_5 Logic Functioning bit
 (45 10)  (433 90)  (433 90)  LC_5 Logic Functioning bit
 (14 11)  (402 91)  (402 91)  routing T_8_5.sp4_r_v_b_36 <X> T_8_5.lc_trk_g2_4
 (17 11)  (405 91)  (405 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (424 91)  (424 91)  LC_5 Logic Functioning bit
 (37 11)  (425 91)  (425 91)  LC_5 Logic Functioning bit
 (38 11)  (426 91)  (426 91)  LC_5 Logic Functioning bit
 (39 11)  (427 91)  (427 91)  LC_5 Logic Functioning bit
 (46 11)  (434 91)  (434 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (435 91)  (435 91)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (403 92)  (403 92)  routing T_8_5.sp4_v_t_28 <X> T_8_5.lc_trk_g3_1
 (16 12)  (404 92)  (404 92)  routing T_8_5.sp4_v_t_28 <X> T_8_5.lc_trk_g3_1
 (17 12)  (405 92)  (405 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (410 92)  (410 92)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (412 92)  (412 92)  routing T_8_5.tnr_op_3 <X> T_8_5.lc_trk_g3_3
 (26 12)  (414 92)  (414 92)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (32 12)  (420 92)  (420 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 92)  (421 92)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (424 92)  (424 92)  LC_6 Logic Functioning bit
 (37 12)  (425 92)  (425 92)  LC_6 Logic Functioning bit
 (38 12)  (426 92)  (426 92)  LC_6 Logic Functioning bit
 (41 12)  (429 92)  (429 92)  LC_6 Logic Functioning bit
 (2 13)  (390 93)  (390 93)  Column buffer control bit: LH_colbuf_cntl_6

 (27 13)  (415 93)  (415 93)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (416 93)  (416 93)  routing T_8_5.lc_trk_g3_5 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 93)  (417 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (419 93)  (419 93)  routing T_8_5.lc_trk_g2_3 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (420 93)  (420 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (421 93)  (421 93)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.input_2_6
 (34 13)  (422 93)  (422 93)  routing T_8_5.lc_trk_g3_1 <X> T_8_5.input_2_6
 (36 13)  (424 93)  (424 93)  LC_6 Logic Functioning bit
 (37 13)  (425 93)  (425 93)  LC_6 Logic Functioning bit
 (39 13)  (427 93)  (427 93)  LC_6 Logic Functioning bit
 (40 13)  (428 93)  (428 93)  LC_6 Logic Functioning bit
 (48 13)  (436 93)  (436 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (388 94)  (388 94)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 94)  (389 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (405 94)  (405 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (410 94)  (410 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (417 94)  (417 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 94)  (419 94)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 94)  (420 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (421 94)  (421 94)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (422 94)  (422 94)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 94)  (424 94)  LC_7 Logic Functioning bit
 (37 14)  (425 94)  (425 94)  LC_7 Logic Functioning bit
 (38 14)  (426 94)  (426 94)  LC_7 Logic Functioning bit
 (39 14)  (427 94)  (427 94)  LC_7 Logic Functioning bit
 (41 14)  (429 94)  (429 94)  LC_7 Logic Functioning bit
 (43 14)  (431 94)  (431 94)  LC_7 Logic Functioning bit
 (0 15)  (388 95)  (388 95)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (28 15)  (416 95)  (416 95)  routing T_8_5.lc_trk_g2_1 <X> T_8_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (417 95)  (417 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (419 95)  (419 95)  routing T_8_5.lc_trk_g3_7 <X> T_8_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (424 95)  (424 95)  LC_7 Logic Functioning bit
 (38 15)  (426 95)  (426 95)  LC_7 Logic Functioning bit
 (46 15)  (434 95)  (434 95)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_5

 (14 0)  (456 80)  (456 80)  routing T_9_5.sp4_h_r_8 <X> T_9_5.lc_trk_g0_0
 (26 0)  (468 80)  (468 80)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 80)  (469 80)  routing T_9_5.lc_trk_g1_4 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 80)  (471 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 80)  (472 80)  routing T_9_5.lc_trk_g1_4 <X> T_9_5.wire_logic_cluster/lc_0/in_1
 (52 0)  (494 80)  (494 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (457 81)  (457 81)  routing T_9_5.sp4_h_r_8 <X> T_9_5.lc_trk_g0_0
 (16 1)  (458 81)  (458 81)  routing T_9_5.sp4_h_r_8 <X> T_9_5.lc_trk_g0_0
 (17 1)  (459 81)  (459 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (26 1)  (468 81)  (468 81)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 81)  (469 81)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 81)  (470 81)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 81)  (471 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (478 81)  (478 81)  LC_0 Logic Functioning bit
 (37 1)  (479 81)  (479 81)  LC_0 Logic Functioning bit
 (38 1)  (480 81)  (480 81)  LC_0 Logic Functioning bit
 (39 1)  (481 81)  (481 81)  LC_0 Logic Functioning bit
 (40 1)  (482 81)  (482 81)  LC_0 Logic Functioning bit
 (41 1)  (483 81)  (483 81)  LC_0 Logic Functioning bit
 (42 1)  (484 81)  (484 81)  LC_0 Logic Functioning bit
 (43 1)  (485 81)  (485 81)  LC_0 Logic Functioning bit
 (14 6)  (456 86)  (456 86)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g1_4
 (15 7)  (457 87)  (457 87)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g1_4
 (16 7)  (458 87)  (458 87)  routing T_9_5.sp4_h_l_1 <X> T_9_5.lc_trk_g1_4
 (17 7)  (459 87)  (459 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (464 87)  (464 87)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (466 87)  (466 87)  routing T_9_5.top_op_6 <X> T_9_5.lc_trk_g1_6
 (25 7)  (467 87)  (467 87)  routing T_9_5.top_op_6 <X> T_9_5.lc_trk_g1_6
 (12 8)  (454 88)  (454 88)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_h_r_8
 (2 9)  (444 89)  (444 89)  Column buffer control bit: LH_colbuf_cntl_4

 (9 11)  (451 91)  (451 91)  routing T_9_5.sp4_v_b_7 <X> T_9_5.sp4_v_t_42
 (14 12)  (456 92)  (456 92)  routing T_9_5.sp4_v_t_21 <X> T_9_5.lc_trk_g3_0
 (27 12)  (469 92)  (469 92)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 92)  (471 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 92)  (472 92)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (474 92)  (474 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (475 92)  (475 92)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (476 92)  (476 92)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (478 92)  (478 92)  LC_6 Logic Functioning bit
 (37 12)  (479 92)  (479 92)  LC_6 Logic Functioning bit
 (38 12)  (480 92)  (480 92)  LC_6 Logic Functioning bit
 (39 12)  (481 92)  (481 92)  LC_6 Logic Functioning bit
 (41 12)  (483 92)  (483 92)  LC_6 Logic Functioning bit
 (43 12)  (485 92)  (485 92)  LC_6 Logic Functioning bit
 (53 12)  (495 92)  (495 92)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (2 13)  (444 93)  (444 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (456 93)  (456 93)  routing T_9_5.sp4_v_t_21 <X> T_9_5.lc_trk_g3_0
 (16 13)  (458 93)  (458 93)  routing T_9_5.sp4_v_t_21 <X> T_9_5.lc_trk_g3_0
 (17 13)  (459 93)  (459 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (471 93)  (471 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (472 93)  (472 93)  routing T_9_5.lc_trk_g1_6 <X> T_9_5.wire_logic_cluster/lc_6/in_1
 (36 13)  (478 93)  (478 93)  LC_6 Logic Functioning bit
 (38 13)  (480 93)  (480 93)  LC_6 Logic Functioning bit
 (53 13)  (495 93)  (495 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (464 94)  (464 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (466 94)  (466 94)  routing T_9_5.tnl_op_7 <X> T_9_5.lc_trk_g3_7
 (21 15)  (463 95)  (463 95)  routing T_9_5.tnl_op_7 <X> T_9_5.lc_trk_g3_7


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control

 (12 2)  (508 82)  (508 82)  routing T_10_5.sp4_v_t_45 <X> T_10_5.sp4_h_l_39
 (11 3)  (507 83)  (507 83)  routing T_10_5.sp4_v_t_45 <X> T_10_5.sp4_h_l_39
 (13 3)  (509 83)  (509 83)  routing T_10_5.sp4_v_t_45 <X> T_10_5.sp4_h_l_39
 (5 8)  (501 88)  (501 88)  routing T_10_5.sp4_h_l_38 <X> T_10_5.sp4_h_r_6
 (4 9)  (500 89)  (500 89)  routing T_10_5.sp4_h_l_38 <X> T_10_5.sp4_h_r_6
 (9 12)  (505 92)  (505 92)  routing T_10_5.sp4_v_t_47 <X> T_10_5.sp4_h_r_10
 (12 13)  (508 93)  (508 93)  routing T_10_5.sp4_h_r_11 <X> T_10_5.sp4_v_b_11


LogicTile_11_5

 (6 0)  (544 80)  (544 80)  routing T_11_5.sp4_h_r_7 <X> T_11_5.sp4_v_b_0
 (22 0)  (560 80)  (560 80)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (565 80)  (565 80)  routing T_11_5.lc_trk_g3_4 <X> T_11_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 80)  (566 80)  routing T_11_5.lc_trk_g3_4 <X> T_11_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 80)  (567 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (568 80)  (568 80)  routing T_11_5.lc_trk_g3_4 <X> T_11_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (569 80)  (569 80)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 80)  (570 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 80)  (571 80)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (573 80)  (573 80)  routing T_11_5.lc_trk_g3_5 <X> T_11_5.input_2_0
 (41 0)  (579 80)  (579 80)  LC_0 Logic Functioning bit
 (52 0)  (590 80)  (590 80)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (559 81)  (559 81)  routing T_11_5.sp4_r_v_b_32 <X> T_11_5.lc_trk_g0_3
 (26 1)  (564 81)  (564 81)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 81)  (566 81)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 81)  (567 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 81)  (569 81)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 81)  (570 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (571 81)  (571 81)  routing T_11_5.lc_trk_g3_5 <X> T_11_5.input_2_0
 (34 1)  (572 81)  (572 81)  routing T_11_5.lc_trk_g3_5 <X> T_11_5.input_2_0
 (1 2)  (539 82)  (539 82)  routing T_11_5.glb_netwk_4 <X> T_11_5.wire_logic_cluster/lc_7/clk
 (2 2)  (540 82)  (540 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (553 82)  (553 82)  routing T_11_5.sp4_h_r_5 <X> T_11_5.lc_trk_g0_5
 (16 2)  (554 82)  (554 82)  routing T_11_5.sp4_h_r_5 <X> T_11_5.lc_trk_g0_5
 (17 2)  (555 82)  (555 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (559 82)  (559 82)  routing T_11_5.sp4_h_l_10 <X> T_11_5.lc_trk_g0_7
 (22 2)  (560 82)  (560 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (561 82)  (561 82)  routing T_11_5.sp4_h_l_10 <X> T_11_5.lc_trk_g0_7
 (24 2)  (562 82)  (562 82)  routing T_11_5.sp4_h_l_10 <X> T_11_5.lc_trk_g0_7
 (27 2)  (565 82)  (565 82)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 82)  (567 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (570 82)  (570 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 82)  (571 82)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (574 82)  (574 82)  LC_1 Logic Functioning bit
 (38 2)  (576 82)  (576 82)  LC_1 Logic Functioning bit
 (40 2)  (578 82)  (578 82)  LC_1 Logic Functioning bit
 (41 2)  (579 82)  (579 82)  LC_1 Logic Functioning bit
 (42 2)  (580 82)  (580 82)  LC_1 Logic Functioning bit
 (43 2)  (581 82)  (581 82)  LC_1 Logic Functioning bit
 (15 3)  (553 83)  (553 83)  routing T_11_5.sp4_v_t_9 <X> T_11_5.lc_trk_g0_4
 (16 3)  (554 83)  (554 83)  routing T_11_5.sp4_v_t_9 <X> T_11_5.lc_trk_g0_4
 (17 3)  (555 83)  (555 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (556 83)  (556 83)  routing T_11_5.sp4_h_r_5 <X> T_11_5.lc_trk_g0_5
 (21 3)  (559 83)  (559 83)  routing T_11_5.sp4_h_l_10 <X> T_11_5.lc_trk_g0_7
 (22 3)  (560 83)  (560 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (561 83)  (561 83)  routing T_11_5.sp4_v_b_22 <X> T_11_5.lc_trk_g0_6
 (24 3)  (562 83)  (562 83)  routing T_11_5.sp4_v_b_22 <X> T_11_5.lc_trk_g0_6
 (26 3)  (564 83)  (564 83)  routing T_11_5.lc_trk_g0_3 <X> T_11_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 83)  (567 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (568 83)  (568 83)  routing T_11_5.lc_trk_g1_3 <X> T_11_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 83)  (569 83)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_1/in_3
 (41 3)  (579 83)  (579 83)  LC_1 Logic Functioning bit
 (43 3)  (581 83)  (581 83)  LC_1 Logic Functioning bit
 (21 4)  (559 84)  (559 84)  routing T_11_5.sp4_h_r_19 <X> T_11_5.lc_trk_g1_3
 (22 4)  (560 84)  (560 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (561 84)  (561 84)  routing T_11_5.sp4_h_r_19 <X> T_11_5.lc_trk_g1_3
 (24 4)  (562 84)  (562 84)  routing T_11_5.sp4_h_r_19 <X> T_11_5.lc_trk_g1_3
 (25 4)  (563 84)  (563 84)  routing T_11_5.sp4_h_r_10 <X> T_11_5.lc_trk_g1_2
 (27 4)  (565 84)  (565 84)  routing T_11_5.lc_trk_g1_2 <X> T_11_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 84)  (567 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (569 84)  (569 84)  routing T_11_5.lc_trk_g0_5 <X> T_11_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 84)  (570 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (580 84)  (580 84)  LC_2 Logic Functioning bit
 (45 4)  (583 84)  (583 84)  LC_2 Logic Functioning bit
 (50 4)  (588 84)  (588 84)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (551 85)  (551 85)  routing T_11_5.sp4_v_t_37 <X> T_11_5.sp4_h_r_5
 (21 5)  (559 85)  (559 85)  routing T_11_5.sp4_h_r_19 <X> T_11_5.lc_trk_g1_3
 (22 5)  (560 85)  (560 85)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (561 85)  (561 85)  routing T_11_5.sp4_h_r_10 <X> T_11_5.lc_trk_g1_2
 (24 5)  (562 85)  (562 85)  routing T_11_5.sp4_h_r_10 <X> T_11_5.lc_trk_g1_2
 (26 5)  (564 85)  (564 85)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 85)  (566 85)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 85)  (567 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 85)  (568 85)  routing T_11_5.lc_trk_g1_2 <X> T_11_5.wire_logic_cluster/lc_2/in_1
 (37 5)  (575 85)  (575 85)  LC_2 Logic Functioning bit
 (39 5)  (577 85)  (577 85)  LC_2 Logic Functioning bit
 (42 5)  (580 85)  (580 85)  LC_2 Logic Functioning bit
 (47 5)  (585 85)  (585 85)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (28 6)  (566 86)  (566 86)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 86)  (567 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (569 86)  (569 86)  routing T_11_5.lc_trk_g0_4 <X> T_11_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (570 86)  (570 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (574 86)  (574 86)  LC_3 Logic Functioning bit
 (37 6)  (575 86)  (575 86)  LC_3 Logic Functioning bit
 (38 6)  (576 86)  (576 86)  LC_3 Logic Functioning bit
 (39 6)  (577 86)  (577 86)  LC_3 Logic Functioning bit
 (41 6)  (579 86)  (579 86)  LC_3 Logic Functioning bit
 (43 6)  (581 86)  (581 86)  LC_3 Logic Functioning bit
 (46 6)  (584 86)  (584 86)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (591 86)  (591 86)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (565 87)  (565 87)  routing T_11_5.lc_trk_g3_0 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (566 87)  (566 87)  routing T_11_5.lc_trk_g3_0 <X> T_11_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 87)  (567 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 87)  (568 87)  routing T_11_5.lc_trk_g2_2 <X> T_11_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (574 87)  (574 87)  LC_3 Logic Functioning bit
 (38 7)  (576 87)  (576 87)  LC_3 Logic Functioning bit
 (8 8)  (546 88)  (546 88)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_h_r_7
 (25 8)  (563 88)  (563 88)  routing T_11_5.wire_logic_cluster/lc_2/out <X> T_11_5.lc_trk_g2_2
 (26 8)  (564 88)  (564 88)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (565 88)  (565 88)  routing T_11_5.lc_trk_g3_0 <X> T_11_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (566 88)  (566 88)  routing T_11_5.lc_trk_g3_0 <X> T_11_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (567 88)  (567 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (569 88)  (569 88)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (570 88)  (570 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 88)  (571 88)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (574 88)  (574 88)  LC_4 Logic Functioning bit
 (38 8)  (576 88)  (576 88)  LC_4 Logic Functioning bit
 (53 8)  (591 88)  (591 88)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (2 9)  (540 89)  (540 89)  Column buffer control bit: LH_colbuf_cntl_4

 (8 9)  (546 89)  (546 89)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_v_b_7
 (9 9)  (547 89)  (547 89)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_v_b_7
 (22 9)  (560 89)  (560 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (564 89)  (564 89)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 89)  (567 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (569 89)  (569 89)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (574 89)  (574 89)  LC_4 Logic Functioning bit
 (37 9)  (575 89)  (575 89)  LC_4 Logic Functioning bit
 (38 9)  (576 89)  (576 89)  LC_4 Logic Functioning bit
 (39 9)  (577 89)  (577 89)  LC_4 Logic Functioning bit
 (40 9)  (578 89)  (578 89)  LC_4 Logic Functioning bit
 (42 9)  (580 89)  (580 89)  LC_4 Logic Functioning bit
 (21 10)  (559 90)  (559 90)  routing T_11_5.rgt_op_7 <X> T_11_5.lc_trk_g2_7
 (22 10)  (560 90)  (560 90)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (562 90)  (562 90)  routing T_11_5.rgt_op_7 <X> T_11_5.lc_trk_g2_7
 (26 10)  (564 90)  (564 90)  routing T_11_5.lc_trk_g0_7 <X> T_11_5.wire_logic_cluster/lc_5/in_0
 (29 10)  (567 90)  (567 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (568 90)  (568 90)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (569 90)  (569 90)  routing T_11_5.lc_trk_g3_7 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 90)  (570 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 90)  (571 90)  routing T_11_5.lc_trk_g3_7 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (572 90)  (572 90)  routing T_11_5.lc_trk_g3_7 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (573 90)  (573 90)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (36 10)  (574 90)  (574 90)  LC_5 Logic Functioning bit
 (40 10)  (578 90)  (578 90)  LC_5 Logic Functioning bit
 (53 10)  (591 90)  (591 90)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (564 91)  (564 91)  routing T_11_5.lc_trk_g0_7 <X> T_11_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 91)  (567 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 91)  (568 91)  routing T_11_5.lc_trk_g0_6 <X> T_11_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (569 91)  (569 91)  routing T_11_5.lc_trk_g3_7 <X> T_11_5.wire_logic_cluster/lc_5/in_3
 (32 11)  (570 91)  (570 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (571 91)  (571 91)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (35 11)  (573 91)  (573 91)  routing T_11_5.lc_trk_g2_7 <X> T_11_5.input_2_5
 (39 11)  (577 91)  (577 91)  LC_5 Logic Functioning bit
 (43 11)  (581 91)  (581 91)  LC_5 Logic Functioning bit
 (10 12)  (548 92)  (548 92)  routing T_11_5.sp4_v_t_40 <X> T_11_5.sp4_h_r_10
 (14 12)  (552 92)  (552 92)  routing T_11_5.sp4_h_l_21 <X> T_11_5.lc_trk_g3_0
 (2 13)  (540 93)  (540 93)  Column buffer control bit: LH_colbuf_cntl_6

 (15 13)  (553 93)  (553 93)  routing T_11_5.sp4_h_l_21 <X> T_11_5.lc_trk_g3_0
 (16 13)  (554 93)  (554 93)  routing T_11_5.sp4_h_l_21 <X> T_11_5.lc_trk_g3_0
 (17 13)  (555 93)  (555 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (14 14)  (552 94)  (552 94)  routing T_11_5.rgt_op_4 <X> T_11_5.lc_trk_g3_4
 (15 14)  (553 94)  (553 94)  routing T_11_5.rgt_op_5 <X> T_11_5.lc_trk_g3_5
 (17 14)  (555 94)  (555 94)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (556 94)  (556 94)  routing T_11_5.rgt_op_5 <X> T_11_5.lc_trk_g3_5
 (21 14)  (559 94)  (559 94)  routing T_11_5.sp4_h_l_34 <X> T_11_5.lc_trk_g3_7
 (22 14)  (560 94)  (560 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (561 94)  (561 94)  routing T_11_5.sp4_h_l_34 <X> T_11_5.lc_trk_g3_7
 (24 14)  (562 94)  (562 94)  routing T_11_5.sp4_h_l_34 <X> T_11_5.lc_trk_g3_7
 (15 15)  (553 95)  (553 95)  routing T_11_5.rgt_op_4 <X> T_11_5.lc_trk_g3_4
 (17 15)  (555 95)  (555 95)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (559 95)  (559 95)  routing T_11_5.sp4_h_l_34 <X> T_11_5.lc_trk_g3_7


LogicTile_12_5

 (14 0)  (606 80)  (606 80)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g0_0
 (25 0)  (617 80)  (617 80)  routing T_12_5.lft_op_2 <X> T_12_5.lc_trk_g0_2
 (14 1)  (606 81)  (606 81)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g0_0
 (15 1)  (607 81)  (607 81)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g0_0
 (16 1)  (608 81)  (608 81)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g0_0
 (17 1)  (609 81)  (609 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (614 81)  (614 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (616 81)  (616 81)  routing T_12_5.lft_op_2 <X> T_12_5.lc_trk_g0_2
 (1 2)  (593 82)  (593 82)  routing T_12_5.glb_netwk_4 <X> T_12_5.wire_logic_cluster/lc_7/clk
 (2 2)  (594 82)  (594 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (5 2)  (597 82)  (597 82)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_h_l_37
 (14 2)  (606 82)  (606 82)  routing T_12_5.wire_logic_cluster/lc_4/out <X> T_12_5.lc_trk_g0_4
 (21 2)  (613 82)  (613 82)  routing T_12_5.sp4_h_l_10 <X> T_12_5.lc_trk_g0_7
 (22 2)  (614 82)  (614 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (615 82)  (615 82)  routing T_12_5.sp4_h_l_10 <X> T_12_5.lc_trk_g0_7
 (24 2)  (616 82)  (616 82)  routing T_12_5.sp4_h_l_10 <X> T_12_5.lc_trk_g0_7
 (26 2)  (618 82)  (618 82)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_1/in_0
 (29 2)  (621 82)  (621 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (622 82)  (622 82)  routing T_12_5.lc_trk_g0_4 <X> T_12_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (624 82)  (624 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (628 82)  (628 82)  LC_1 Logic Functioning bit
 (38 2)  (630 82)  (630 82)  LC_1 Logic Functioning bit
 (6 3)  (598 83)  (598 83)  routing T_12_5.sp4_v_t_37 <X> T_12_5.sp4_h_l_37
 (17 3)  (609 83)  (609 83)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (613 83)  (613 83)  routing T_12_5.sp4_h_l_10 <X> T_12_5.lc_trk_g0_7
 (26 3)  (618 83)  (618 83)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (620 83)  (620 83)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (621 83)  (621 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (623 83)  (623 83)  routing T_12_5.lc_trk_g0_2 <X> T_12_5.wire_logic_cluster/lc_1/in_3
 (14 4)  (606 84)  (606 84)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g1_0
 (31 4)  (623 84)  (623 84)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (624 84)  (624 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (625 84)  (625 84)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (628 84)  (628 84)  LC_2 Logic Functioning bit
 (38 4)  (630 84)  (630 84)  LC_2 Logic Functioning bit
 (14 5)  (606 85)  (606 85)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g1_0
 (15 5)  (607 85)  (607 85)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g1_0
 (16 5)  (608 85)  (608 85)  routing T_12_5.sp4_h_l_5 <X> T_12_5.lc_trk_g1_0
 (17 5)  (609 85)  (609 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (618 85)  (618 85)  routing T_12_5.lc_trk_g0_2 <X> T_12_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (621 85)  (621 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (623 85)  (623 85)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_2/in_3
 (37 5)  (629 85)  (629 85)  LC_2 Logic Functioning bit
 (39 5)  (631 85)  (631 85)  LC_2 Logic Functioning bit
 (17 6)  (609 86)  (609 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (610 86)  (610 86)  routing T_12_5.wire_logic_cluster/lc_5/out <X> T_12_5.lc_trk_g1_5
 (22 6)  (614 86)  (614 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (616 86)  (616 86)  routing T_12_5.top_op_7 <X> T_12_5.lc_trk_g1_7
 (26 6)  (618 86)  (618 86)  routing T_12_5.lc_trk_g3_4 <X> T_12_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (619 86)  (619 86)  routing T_12_5.lc_trk_g3_5 <X> T_12_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (620 86)  (620 86)  routing T_12_5.lc_trk_g3_5 <X> T_12_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (621 86)  (621 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (622 86)  (622 86)  routing T_12_5.lc_trk_g3_5 <X> T_12_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (624 86)  (624 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (625 86)  (625 86)  routing T_12_5.lc_trk_g2_0 <X> T_12_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (628 86)  (628 86)  LC_3 Logic Functioning bit
 (38 6)  (630 86)  (630 86)  LC_3 Logic Functioning bit
 (41 6)  (633 86)  (633 86)  LC_3 Logic Functioning bit
 (42 6)  (634 86)  (634 86)  LC_3 Logic Functioning bit
 (50 6)  (642 86)  (642 86)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (613 87)  (613 87)  routing T_12_5.top_op_7 <X> T_12_5.lc_trk_g1_7
 (27 7)  (619 87)  (619 87)  routing T_12_5.lc_trk_g3_4 <X> T_12_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (620 87)  (620 87)  routing T_12_5.lc_trk_g3_4 <X> T_12_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (621 87)  (621 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (628 87)  (628 87)  LC_3 Logic Functioning bit
 (38 7)  (630 87)  (630 87)  LC_3 Logic Functioning bit
 (40 7)  (632 87)  (632 87)  LC_3 Logic Functioning bit
 (43 7)  (635 87)  (635 87)  LC_3 Logic Functioning bit
 (14 8)  (606 88)  (606 88)  routing T_12_5.sp4_v_t_21 <X> T_12_5.lc_trk_g2_0
 (26 8)  (618 88)  (618 88)  routing T_12_5.lc_trk_g0_4 <X> T_12_5.wire_logic_cluster/lc_4/in_0
 (29 8)  (621 88)  (621 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (622 88)  (622 88)  routing T_12_5.lc_trk_g0_7 <X> T_12_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (624 88)  (624 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (626 88)  (626 88)  routing T_12_5.lc_trk_g1_0 <X> T_12_5.wire_logic_cluster/lc_4/in_3
 (42 8)  (634 88)  (634 88)  LC_4 Logic Functioning bit
 (45 8)  (637 88)  (637 88)  LC_4 Logic Functioning bit
 (50 8)  (642 88)  (642 88)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (594 89)  (594 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (606 89)  (606 89)  routing T_12_5.sp4_v_t_21 <X> T_12_5.lc_trk_g2_0
 (16 9)  (608 89)  (608 89)  routing T_12_5.sp4_v_t_21 <X> T_12_5.lc_trk_g2_0
 (17 9)  (609 89)  (609 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (29 9)  (621 89)  (621 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (622 89)  (622 89)  routing T_12_5.lc_trk_g0_7 <X> T_12_5.wire_logic_cluster/lc_4/in_1
 (37 9)  (629 89)  (629 89)  LC_4 Logic Functioning bit
 (39 9)  (631 89)  (631 89)  LC_4 Logic Functioning bit
 (42 9)  (634 89)  (634 89)  LC_4 Logic Functioning bit
 (51 9)  (643 89)  (643 89)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (606 90)  (606 90)  routing T_12_5.sp4_v_b_36 <X> T_12_5.lc_trk_g2_4
 (21 10)  (613 90)  (613 90)  routing T_12_5.wire_logic_cluster/lc_7/out <X> T_12_5.lc_trk_g2_7
 (22 10)  (614 90)  (614 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (619 90)  (619 90)  routing T_12_5.lc_trk_g1_7 <X> T_12_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (621 90)  (621 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (622 90)  (622 90)  routing T_12_5.lc_trk_g1_7 <X> T_12_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (623 90)  (623 90)  routing T_12_5.lc_trk_g1_5 <X> T_12_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (624 90)  (624 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (626 90)  (626 90)  routing T_12_5.lc_trk_g1_5 <X> T_12_5.wire_logic_cluster/lc_5/in_3
 (35 10)  (627 90)  (627 90)  routing T_12_5.lc_trk_g0_7 <X> T_12_5.input_2_5
 (38 10)  (630 90)  (630 90)  LC_5 Logic Functioning bit
 (45 10)  (637 90)  (637 90)  LC_5 Logic Functioning bit
 (48 10)  (640 90)  (640 90)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (606 91)  (606 91)  routing T_12_5.sp4_v_b_36 <X> T_12_5.lc_trk_g2_4
 (16 11)  (608 91)  (608 91)  routing T_12_5.sp4_v_b_36 <X> T_12_5.lc_trk_g2_4
 (17 11)  (609 91)  (609 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (27 11)  (619 91)  (619 91)  routing T_12_5.lc_trk_g1_0 <X> T_12_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (621 91)  (621 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (622 91)  (622 91)  routing T_12_5.lc_trk_g1_7 <X> T_12_5.wire_logic_cluster/lc_5/in_1
 (32 11)  (624 91)  (624 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (627 91)  (627 91)  routing T_12_5.lc_trk_g0_7 <X> T_12_5.input_2_5
 (38 11)  (630 91)  (630 91)  LC_5 Logic Functioning bit
 (39 11)  (631 91)  (631 91)  LC_5 Logic Functioning bit
 (41 11)  (633 91)  (633 91)  LC_5 Logic Functioning bit
 (27 12)  (619 92)  (619 92)  routing T_12_5.lc_trk_g3_0 <X> T_12_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (620 92)  (620 92)  routing T_12_5.lc_trk_g3_0 <X> T_12_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (621 92)  (621 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (623 92)  (623 92)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (624 92)  (624 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (625 92)  (625 92)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (628 92)  (628 92)  LC_6 Logic Functioning bit
 (39 12)  (631 92)  (631 92)  LC_6 Logic Functioning bit
 (41 12)  (633 92)  (633 92)  LC_6 Logic Functioning bit
 (43 12)  (635 92)  (635 92)  LC_6 Logic Functioning bit
 (2 13)  (594 93)  (594 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (606 93)  (606 93)  routing T_12_5.sp12_v_b_16 <X> T_12_5.lc_trk_g3_0
 (16 13)  (608 93)  (608 93)  routing T_12_5.sp12_v_b_16 <X> T_12_5.lc_trk_g3_0
 (17 13)  (609 93)  (609 93)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (26 13)  (618 93)  (618 93)  routing T_12_5.lc_trk_g0_2 <X> T_12_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (621 93)  (621 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (623 93)  (623 93)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_6/in_3
 (32 13)  (624 93)  (624 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (625 93)  (625 93)  routing T_12_5.lc_trk_g2_0 <X> T_12_5.input_2_6
 (36 13)  (628 93)  (628 93)  LC_6 Logic Functioning bit
 (38 13)  (630 93)  (630 93)  LC_6 Logic Functioning bit
 (40 13)  (632 93)  (632 93)  LC_6 Logic Functioning bit
 (43 13)  (635 93)  (635 93)  LC_6 Logic Functioning bit
 (14 14)  (606 94)  (606 94)  routing T_12_5.wire_logic_cluster/lc_4/out <X> T_12_5.lc_trk_g3_4
 (16 14)  (608 94)  (608 94)  routing T_12_5.sp4_v_b_37 <X> T_12_5.lc_trk_g3_5
 (17 14)  (609 94)  (609 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (610 94)  (610 94)  routing T_12_5.sp4_v_b_37 <X> T_12_5.lc_trk_g3_5
 (26 14)  (618 94)  (618 94)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (621 94)  (621 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (623 94)  (623 94)  routing T_12_5.lc_trk_g2_4 <X> T_12_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (624 94)  (624 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (625 94)  (625 94)  routing T_12_5.lc_trk_g2_4 <X> T_12_5.wire_logic_cluster/lc_7/in_3
 (41 14)  (633 94)  (633 94)  LC_7 Logic Functioning bit
 (42 14)  (634 94)  (634 94)  LC_7 Logic Functioning bit
 (43 14)  (635 94)  (635 94)  LC_7 Logic Functioning bit
 (45 14)  (637 94)  (637 94)  LC_7 Logic Functioning bit
 (50 14)  (642 94)  (642 94)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (609 95)  (609 95)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (610 95)  (610 95)  routing T_12_5.sp4_v_b_37 <X> T_12_5.lc_trk_g3_5
 (26 15)  (618 95)  (618 95)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (620 95)  (620 95)  routing T_12_5.lc_trk_g2_7 <X> T_12_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (621 95)  (621 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (42 15)  (634 95)  (634 95)  LC_7 Logic Functioning bit


IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (14 7)  (3 71)  (3 71)  routing T_0_4.span4_vert_t_14 <X> T_0_4.span4_vert_b_2
 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4

 (9 0)  (27 64)  (27 64)  routing T_1_4.sp4_v_t_36 <X> T_1_4.sp4_h_r_1
 (21 0)  (39 64)  (39 64)  routing T_1_4.wire_logic_cluster/lc_3/out <X> T_1_4.lc_trk_g0_3
 (22 0)  (40 64)  (40 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (43 64)  (43 64)  routing T_1_4.sp4_v_b_10 <X> T_1_4.lc_trk_g0_2
 (26 0)  (44 64)  (44 64)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (29 0)  (47 64)  (47 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 64)  (49 64)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 64)  (50 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (52 64)  (52 64)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 64)  (54 64)  LC_0 Logic Functioning bit
 (22 1)  (40 65)  (40 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 65)  (41 65)  routing T_1_4.sp4_v_b_10 <X> T_1_4.lc_trk_g0_2
 (25 1)  (43 65)  (43 65)  routing T_1_4.sp4_v_b_10 <X> T_1_4.lc_trk_g0_2
 (28 1)  (46 65)  (46 65)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 65)  (47 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 65)  (48 65)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 65)  (50 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 65)  (51 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.input_2_0
 (34 1)  (52 65)  (52 65)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.input_2_0
 (1 2)  (19 66)  (19 66)  routing T_1_4.glb_netwk_4 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (35 66)  (35 66)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (36 66)  (36 66)  routing T_1_4.bnr_op_5 <X> T_1_4.lc_trk_g0_5
 (25 2)  (43 66)  (43 66)  routing T_1_4.bnr_op_6 <X> T_1_4.lc_trk_g0_6
 (26 2)  (44 66)  (44 66)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (47 66)  (47 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 66)  (51 66)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 66)  (54 66)  LC_1 Logic Functioning bit
 (18 3)  (36 67)  (36 67)  routing T_1_4.bnr_op_5 <X> T_1_4.lc_trk_g0_5
 (22 3)  (40 67)  (40 67)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 67)  (43 67)  routing T_1_4.bnr_op_6 <X> T_1_4.lc_trk_g0_6
 (26 3)  (44 67)  (44 67)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (45 67)  (45 67)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 67)  (46 67)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 67)  (47 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 67)  (48 67)  routing T_1_4.lc_trk_g0_2 <X> T_1_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 67)  (49 67)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 67)  (50 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 67)  (51 67)  routing T_1_4.lc_trk_g2_1 <X> T_1_4.input_2_1
 (51 3)  (69 67)  (69 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (19 68)  (19 68)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (44 68)  (44 68)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (31 4)  (49 68)  (49 68)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 68)  (50 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 68)  (52 68)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 68)  (54 68)  LC_2 Logic Functioning bit
 (50 4)  (68 68)  (68 68)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (18 69)  (18 69)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (28 5)  (46 69)  (46 69)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 69)  (47 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (55 69)  (55 69)  LC_2 Logic Functioning bit
 (14 6)  (32 70)  (32 70)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g1_4
 (17 6)  (35 70)  (35 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 70)  (36 70)  routing T_1_4.wire_logic_cluster/lc_5/out <X> T_1_4.lc_trk_g1_5
 (25 6)  (43 70)  (43 70)  routing T_1_4.bnr_op_6 <X> T_1_4.lc_trk_g1_6
 (29 6)  (47 70)  (47 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 70)  (48 70)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 70)  (51 70)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 70)  (52 70)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (41 6)  (59 70)  (59 70)  LC_3 Logic Functioning bit
 (45 6)  (63 70)  (63 70)  LC_3 Logic Functioning bit
 (50 6)  (68 70)  (68 70)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (20 71)  (20 71)  Column buffer control bit: LH_colbuf_cntl_3

 (17 7)  (35 71)  (35 71)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (40 71)  (40 71)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (43 71)  (43 71)  routing T_1_4.bnr_op_6 <X> T_1_4.lc_trk_g1_6
 (26 7)  (44 71)  (44 71)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 71)  (47 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 71)  (48 71)  routing T_1_4.lc_trk_g0_6 <X> T_1_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 71)  (49 71)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (40 7)  (58 71)  (58 71)  LC_3 Logic Functioning bit
 (42 7)  (60 71)  (60 71)  LC_3 Logic Functioning bit
 (43 7)  (61 71)  (61 71)  LC_3 Logic Functioning bit
 (45 7)  (63 71)  (63 71)  LC_3 Logic Functioning bit
 (15 8)  (33 72)  (33 72)  routing T_1_4.tnr_op_1 <X> T_1_4.lc_trk_g2_1
 (17 8)  (35 72)  (35 72)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (43 72)  (43 72)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g2_2
 (26 8)  (44 72)  (44 72)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 72)  (45 72)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 72)  (47 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 72)  (48 72)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (49 72)  (49 72)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 72)  (50 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 72)  (52 72)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 72)  (55 72)  LC_4 Logic Functioning bit
 (38 8)  (56 72)  (56 72)  LC_4 Logic Functioning bit
 (39 8)  (57 72)  (57 72)  LC_4 Logic Functioning bit
 (43 8)  (61 72)  (61 72)  LC_4 Logic Functioning bit
 (45 8)  (63 72)  (63 72)  LC_4 Logic Functioning bit
 (2 9)  (20 73)  (20 73)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (40 73)  (40 73)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 73)  (42 73)  routing T_1_4.rgt_op_2 <X> T_1_4.lc_trk_g2_2
 (28 9)  (46 73)  (46 73)  routing T_1_4.lc_trk_g2_4 <X> T_1_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 73)  (47 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 73)  (48 73)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (50 73)  (50 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (51 73)  (51 73)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.input_2_4
 (34 9)  (52 73)  (52 73)  routing T_1_4.lc_trk_g3_1 <X> T_1_4.input_2_4
 (36 9)  (54 73)  (54 73)  LC_4 Logic Functioning bit
 (37 9)  (55 73)  (55 73)  LC_4 Logic Functioning bit
 (38 9)  (56 73)  (56 73)  LC_4 Logic Functioning bit
 (39 9)  (57 73)  (57 73)  LC_4 Logic Functioning bit
 (45 9)  (63 73)  (63 73)  LC_4 Logic Functioning bit
 (25 10)  (43 74)  (43 74)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g2_6
 (26 10)  (44 74)  (44 74)  routing T_1_4.lc_trk_g0_5 <X> T_1_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 74)  (45 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 74)  (47 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 74)  (48 74)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 74)  (50 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 74)  (51 74)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 74)  (52 74)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (45 10)  (63 74)  (63 74)  LC_5 Logic Functioning bit
 (52 10)  (70 74)  (70 74)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (32 75)  (32 75)  routing T_1_4.sp4_r_v_b_36 <X> T_1_4.lc_trk_g2_4
 (17 11)  (35 75)  (35 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (40 75)  (40 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (47 75)  (47 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 75)  (49 75)  routing T_1_4.lc_trk_g3_3 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (40 11)  (58 75)  (58 75)  LC_5 Logic Functioning bit
 (41 11)  (59 75)  (59 75)  LC_5 Logic Functioning bit
 (42 11)  (60 75)  (60 75)  LC_5 Logic Functioning bit
 (43 11)  (61 75)  (61 75)  LC_5 Logic Functioning bit
 (45 11)  (63 75)  (63 75)  LC_5 Logic Functioning bit
 (53 11)  (71 75)  (71 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (3 12)  (21 76)  (21 76)  routing T_1_4.sp12_v_t_22 <X> T_1_4.sp12_h_r_1
 (17 12)  (35 76)  (35 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 76)  (36 76)  routing T_1_4.wire_logic_cluster/lc_1/out <X> T_1_4.lc_trk_g3_1
 (22 12)  (40 76)  (40 76)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (42 76)  (42 76)  routing T_1_4.tnr_op_3 <X> T_1_4.lc_trk_g3_3
 (27 12)  (45 76)  (45 76)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 76)  (47 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 76)  (48 76)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 76)  (49 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 76)  (50 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 76)  (51 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 76)  (52 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 76)  (55 76)  LC_6 Logic Functioning bit
 (38 12)  (56 76)  (56 76)  LC_6 Logic Functioning bit
 (39 12)  (57 76)  (57 76)  LC_6 Logic Functioning bit
 (43 12)  (61 76)  (61 76)  LC_6 Logic Functioning bit
 (45 12)  (63 76)  (63 76)  LC_6 Logic Functioning bit
 (2 13)  (20 77)  (20 77)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (44 77)  (44 77)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 77)  (46 77)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 77)  (47 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 77)  (48 77)  routing T_1_4.lc_trk_g1_6 <X> T_1_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 77)  (49 77)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 77)  (50 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (53 77)  (53 77)  routing T_1_4.lc_trk_g0_2 <X> T_1_4.input_2_6
 (36 13)  (54 77)  (54 77)  LC_6 Logic Functioning bit
 (37 13)  (55 77)  (55 77)  LC_6 Logic Functioning bit
 (38 13)  (56 77)  (56 77)  LC_6 Logic Functioning bit
 (39 13)  (57 77)  (57 77)  LC_6 Logic Functioning bit
 (45 13)  (63 77)  (63 77)  LC_6 Logic Functioning bit
 (0 14)  (18 78)  (18 78)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 78)  (43 78)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g3_6
 (26 14)  (44 78)  (44 78)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 78)  (46 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 78)  (47 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 78)  (48 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 78)  (49 78)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 78)  (50 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 78)  (52 78)  routing T_1_4.lc_trk_g1_5 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (55 78)  (55 78)  LC_7 Logic Functioning bit
 (0 15)  (18 79)  (18 79)  routing T_1_4.glb_netwk_6 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 79)  (40 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (45 79)  (45 79)  routing T_1_4.lc_trk_g1_4 <X> T_1_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 79)  (47 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 79)  (48 79)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 79)  (50 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (53 79)  (53 79)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.input_2_7


LogicTile_2_4

 (14 0)  (86 64)  (86 64)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g0_0
 (15 0)  (87 64)  (87 64)  routing T_2_4.bot_op_1 <X> T_2_4.lc_trk_g0_1
 (17 0)  (89 64)  (89 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (93 64)  (93 64)  routing T_2_4.sp4_v_b_11 <X> T_2_4.lc_trk_g0_3
 (22 0)  (94 64)  (94 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 64)  (95 64)  routing T_2_4.sp4_v_b_11 <X> T_2_4.lc_trk_g0_3
 (25 0)  (97 64)  (97 64)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g0_2
 (28 0)  (100 64)  (100 64)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (103 64)  (103 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 64)  (104 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 64)  (105 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 64)  (106 64)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (15 1)  (87 65)  (87 65)  routing T_2_4.lft_op_0 <X> T_2_4.lc_trk_g0_0
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (93 65)  (93 65)  routing T_2_4.sp4_v_b_11 <X> T_2_4.lc_trk_g0_3
 (22 1)  (94 65)  (94 65)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (98 65)  (98 65)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 65)  (101 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 65)  (102 65)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (31 1)  (103 65)  (103 65)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (105 65)  (105 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (34 1)  (106 65)  (106 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (35 1)  (107 65)  (107 65)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.input_2_0
 (38 1)  (110 65)  (110 65)  LC_0 Logic Functioning bit
 (1 2)  (73 66)  (73 66)  routing T_2_4.glb_netwk_4 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (87 66)  (87 66)  routing T_2_4.bot_op_5 <X> T_2_4.lc_trk_g0_5
 (17 2)  (89 66)  (89 66)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (97 66)  (97 66)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 66)  (102 66)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (22 3)  (94 67)  (94 67)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 67)  (96 67)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (26 3)  (98 67)  (98 67)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 67)  (102 67)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 67)  (103 67)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (1 4)  (73 68)  (73 68)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (87 68)  (87 68)  routing T_2_4.sp4_h_r_9 <X> T_2_4.lc_trk_g1_1
 (16 4)  (88 68)  (88 68)  routing T_2_4.sp4_h_r_9 <X> T_2_4.lc_trk_g1_1
 (17 4)  (89 68)  (89 68)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (90 68)  (90 68)  routing T_2_4.sp4_h_r_9 <X> T_2_4.lc_trk_g1_1
 (22 4)  (94 68)  (94 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 68)  (96 68)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g1_3
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 68)  (102 68)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (43 4)  (115 68)  (115 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (0 5)  (72 69)  (72 69)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/cen
 (21 5)  (93 69)  (93 69)  routing T_2_4.top_op_3 <X> T_2_4.lc_trk_g1_3
 (26 5)  (98 69)  (98 69)  routing T_2_4.lc_trk_g0_2 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 69)  (103 69)  routing T_2_4.lc_trk_g0_3 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (37 5)  (109 69)  (109 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (45 5)  (117 69)  (117 69)  LC_2 Logic Functioning bit
 (26 6)  (98 70)  (98 70)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 70)  (105 70)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (106 70)  (106 70)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (107 70)  (107 70)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (43 6)  (115 70)  (115 70)  LC_3 Logic Functioning bit
 (45 6)  (117 70)  (117 70)  LC_3 Logic Functioning bit
 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 71)  (96 71)  routing T_2_4.bot_op_6 <X> T_2_4.lc_trk_g1_6
 (28 7)  (100 71)  (100 71)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 71)  (103 71)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 71)  (104 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (106 71)  (106 71)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (35 7)  (107 71)  (107 71)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_3
 (36 7)  (108 71)  (108 71)  LC_3 Logic Functioning bit
 (37 7)  (109 71)  (109 71)  LC_3 Logic Functioning bit
 (38 7)  (110 71)  (110 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (45 7)  (117 71)  (117 71)  LC_3 Logic Functioning bit
 (27 8)  (99 72)  (99 72)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 72)  (103 72)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 72)  (105 72)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 72)  (108 72)  LC_4 Logic Functioning bit
 (2 9)  (74 73)  (74 73)  Column buffer control bit: LH_colbuf_cntl_4

 (17 9)  (89 73)  (89 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (98 73)  (98 73)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 73)  (99 73)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 73)  (100 73)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 73)  (101 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (102 73)  (102 73)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (104 73)  (104 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (17 10)  (89 74)  (89 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 74)  (90 74)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g2_5
 (21 10)  (93 74)  (93 74)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g2_7
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (98 74)  (98 74)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 74)  (106 74)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 74)  (107 74)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_5
 (41 10)  (113 74)  (113 74)  LC_5 Logic Functioning bit
 (45 10)  (117 74)  (117 74)  LC_5 Logic Functioning bit
 (28 11)  (100 75)  (100 75)  routing T_2_4.lc_trk_g2_5 <X> T_2_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 75)  (101 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 75)  (103 75)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 75)  (104 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 75)  (106 75)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_5
 (35 11)  (107 75)  (107 75)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.input_2_5
 (40 11)  (112 75)  (112 75)  LC_5 Logic Functioning bit
 (42 11)  (114 75)  (114 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (45 11)  (117 75)  (117 75)  LC_5 Logic Functioning bit
 (12 12)  (84 76)  (84 76)  routing T_2_4.sp4_v_b_5 <X> T_2_4.sp4_h_r_11
 (21 12)  (93 76)  (93 76)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g3_3
 (22 12)  (94 76)  (94 76)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 76)  (103 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 76)  (106 76)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (109 76)  (109 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (2 13)  (74 77)  (74 77)  Column buffer control bit: LH_colbuf_cntl_6

 (11 13)  (83 77)  (83 77)  routing T_2_4.sp4_v_b_5 <X> T_2_4.sp4_h_r_11
 (13 13)  (85 77)  (85 77)  routing T_2_4.sp4_v_b_5 <X> T_2_4.sp4_h_r_11
 (26 13)  (98 77)  (98 77)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 77)  (99 77)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 77)  (101 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 77)  (103 77)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 77)  (104 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (105 77)  (105 77)  routing T_2_4.lc_trk_g2_0 <X> T_2_4.input_2_6
 (38 13)  (110 77)  (110 77)  LC_6 Logic Functioning bit
 (43 13)  (115 77)  (115 77)  LC_6 Logic Functioning bit
 (45 13)  (117 77)  (117 77)  LC_6 Logic Functioning bit
 (0 14)  (72 78)  (72 78)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 78)  (73 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (97 78)  (97 78)  routing T_2_4.wire_logic_cluster/lc_6/out <X> T_2_4.lc_trk_g3_6
 (26 14)  (98 78)  (98 78)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 78)  (99 78)  routing T_2_4.lc_trk_g1_1 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 78)  (106 78)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 78)  (107 78)  routing T_2_4.lc_trk_g0_5 <X> T_2_4.input_2_7
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (0 15)  (72 79)  (72 79)  routing T_2_4.glb_netwk_6 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 79)  (94 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (98 79)  (98 79)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 79)  (100 79)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 79)  (104 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (40 15)  (112 79)  (112 79)  LC_7 Logic Functioning bit
 (42 15)  (114 79)  (114 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit
 (45 15)  (117 79)  (117 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4



LogicTile_4_4

 (15 0)  (183 64)  (183 64)  routing T_4_4.bot_op_1 <X> T_4_4.lc_trk_g0_1
 (17 0)  (185 64)  (185 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (195 64)  (195 64)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 64)  (197 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 64)  (198 64)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 64)  (199 64)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 64)  (200 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (203 64)  (203 64)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.input_2_0
 (39 0)  (207 64)  (207 64)  LC_0 Logic Functioning bit
 (27 1)  (195 65)  (195 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 65)  (196 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 65)  (197 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 65)  (198 65)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (200 65)  (200 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (1 2)  (169 66)  (169 66)  routing T_4_4.glb_netwk_4 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (182 66)  (182 66)  routing T_4_4.wire_logic_cluster/lc_4/out <X> T_4_4.lc_trk_g0_4
 (17 2)  (185 66)  (185 66)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 66)  (186 66)  routing T_4_4.bnr_op_5 <X> T_4_4.lc_trk_g0_5
 (22 2)  (190 66)  (190 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (192 66)  (192 66)  routing T_4_4.bot_op_7 <X> T_4_4.lc_trk_g0_7
 (27 2)  (195 66)  (195 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 66)  (196 66)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 66)  (197 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 66)  (199 66)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 66)  (200 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 66)  (202 66)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_1/in_3
 (41 2)  (209 66)  (209 66)  LC_1 Logic Functioning bit
 (43 2)  (211 66)  (211 66)  LC_1 Logic Functioning bit
 (45 2)  (213 66)  (213 66)  LC_1 Logic Functioning bit
 (17 3)  (185 67)  (185 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (186 67)  (186 67)  routing T_4_4.bnr_op_5 <X> T_4_4.lc_trk_g0_5
 (26 3)  (194 67)  (194 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (195 67)  (195 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 67)  (196 67)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 67)  (197 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (204 67)  (204 67)  LC_1 Logic Functioning bit
 (37 3)  (205 67)  (205 67)  LC_1 Logic Functioning bit
 (38 3)  (206 67)  (206 67)  LC_1 Logic Functioning bit
 (39 3)  (207 67)  (207 67)  LC_1 Logic Functioning bit
 (41 3)  (209 67)  (209 67)  LC_1 Logic Functioning bit
 (43 3)  (211 67)  (211 67)  LC_1 Logic Functioning bit
 (45 3)  (213 67)  (213 67)  LC_1 Logic Functioning bit
 (12 4)  (180 68)  (180 68)  routing T_4_4.sp4_v_t_40 <X> T_4_4.sp4_h_r_5
 (21 4)  (189 68)  (189 68)  routing T_4_4.wire_logic_cluster/lc_3/out <X> T_4_4.lc_trk_g1_3
 (22 4)  (190 68)  (190 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (197 68)  (197 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 68)  (198 68)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 68)  (199 68)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 68)  (200 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 68)  (202 68)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 68)  (204 68)  LC_2 Logic Functioning bit
 (38 4)  (206 68)  (206 68)  LC_2 Logic Functioning bit
 (30 5)  (198 69)  (198 69)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 69)  (199 69)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 69)  (204 69)  LC_2 Logic Functioning bit
 (38 5)  (206 69)  (206 69)  LC_2 Logic Functioning bit
 (15 6)  (183 70)  (183 70)  routing T_4_4.bot_op_5 <X> T_4_4.lc_trk_g1_5
 (17 6)  (185 70)  (185 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (189 70)  (189 70)  routing T_4_4.wire_logic_cluster/lc_7/out <X> T_4_4.lc_trk_g1_7
 (22 6)  (190 70)  (190 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (194 70)  (194 70)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 70)  (195 70)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 70)  (196 70)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 70)  (197 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 70)  (199 70)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 70)  (200 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 70)  (202 70)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 70)  (204 70)  LC_3 Logic Functioning bit
 (50 6)  (218 70)  (218 70)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (190 71)  (190 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (192 71)  (192 71)  routing T_4_4.bot_op_6 <X> T_4_4.lc_trk_g1_6
 (26 7)  (194 71)  (194 71)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 71)  (195 71)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 71)  (196 71)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 71)  (197 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (26 8)  (194 72)  (194 72)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (197 72)  (197 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 72)  (199 72)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 72)  (200 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 72)  (201 72)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (205 72)  (205 72)  LC_4 Logic Functioning bit
 (45 8)  (213 72)  (213 72)  LC_4 Logic Functioning bit
 (50 8)  (218 72)  (218 72)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (170 73)  (170 73)  Column buffer control bit: LH_colbuf_cntl_4

 (29 9)  (197 73)  (197 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 73)  (199 73)  routing T_4_4.lc_trk_g2_7 <X> T_4_4.wire_logic_cluster/lc_4/in_3
 (39 9)  (207 73)  (207 73)  LC_4 Logic Functioning bit
 (40 9)  (208 73)  (208 73)  LC_4 Logic Functioning bit
 (42 9)  (210 73)  (210 73)  LC_4 Logic Functioning bit
 (45 9)  (213 73)  (213 73)  LC_4 Logic Functioning bit
 (21 10)  (189 74)  (189 74)  routing T_4_4.wire_logic_cluster/lc_7/out <X> T_4_4.lc_trk_g2_7
 (22 10)  (190 74)  (190 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (194 74)  (194 74)  routing T_4_4.lc_trk_g0_5 <X> T_4_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (195 74)  (195 74)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 74)  (196 74)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 74)  (197 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 74)  (199 74)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 74)  (200 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (203 74)  (203 74)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (29 11)  (197 75)  (197 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 75)  (200 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (202 75)  (202 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (35 11)  (203 75)  (203 75)  routing T_4_4.lc_trk_g1_6 <X> T_4_4.input_2_5
 (37 11)  (205 75)  (205 75)  LC_5 Logic Functioning bit
 (17 12)  (185 76)  (185 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 76)  (186 76)  routing T_4_4.wire_logic_cluster/lc_1/out <X> T_4_4.lc_trk_g3_1
 (25 12)  (193 76)  (193 76)  routing T_4_4.wire_logic_cluster/lc_2/out <X> T_4_4.lc_trk_g3_2
 (26 12)  (194 76)  (194 76)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 76)  (195 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 76)  (196 76)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 76)  (199 76)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 76)  (201 76)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 76)  (202 76)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (37 12)  (205 76)  (205 76)  LC_6 Logic Functioning bit
 (38 12)  (206 76)  (206 76)  LC_6 Logic Functioning bit
 (39 12)  (207 76)  (207 76)  LC_6 Logic Functioning bit
 (43 12)  (211 76)  (211 76)  LC_6 Logic Functioning bit
 (45 12)  (213 76)  (213 76)  LC_6 Logic Functioning bit
 (2 13)  (170 77)  (170 77)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (190 77)  (190 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (195 77)  (195 77)  routing T_4_4.lc_trk_g1_5 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 77)  (198 77)  routing T_4_4.lc_trk_g3_2 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 77)  (199 77)  routing T_4_4.lc_trk_g3_6 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (201 77)  (201 77)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_6
 (34 13)  (202 77)  (202 77)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.input_2_6
 (36 13)  (204 77)  (204 77)  LC_6 Logic Functioning bit
 (37 13)  (205 77)  (205 77)  LC_6 Logic Functioning bit
 (38 13)  (206 77)  (206 77)  LC_6 Logic Functioning bit
 (39 13)  (207 77)  (207 77)  LC_6 Logic Functioning bit
 (45 13)  (213 77)  (213 77)  LC_6 Logic Functioning bit
 (0 14)  (168 78)  (168 78)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 78)  (169 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (193 78)  (193 78)  routing T_4_4.wire_logic_cluster/lc_6/out <X> T_4_4.lc_trk_g3_6
 (27 14)  (195 78)  (195 78)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 78)  (198 78)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 78)  (202 78)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (205 78)  (205 78)  LC_7 Logic Functioning bit
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (41 14)  (209 78)  (209 78)  LC_7 Logic Functioning bit
 (43 14)  (211 78)  (211 78)  LC_7 Logic Functioning bit
 (45 14)  (213 78)  (213 78)  LC_7 Logic Functioning bit
 (0 15)  (168 79)  (168 79)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (22 15)  (190 79)  (190 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (198 79)  (198 79)  routing T_4_4.lc_trk_g1_7 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 79)  (199 79)  routing T_4_4.lc_trk_g1_3 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (37 15)  (205 79)  (205 79)  LC_7 Logic Functioning bit
 (39 15)  (207 79)  (207 79)  LC_7 Logic Functioning bit
 (41 15)  (209 79)  (209 79)  LC_7 Logic Functioning bit
 (43 15)  (211 79)  (211 79)  LC_7 Logic Functioning bit
 (44 15)  (212 79)  (212 79)  LC_7 Logic Functioning bit
 (45 15)  (213 79)  (213 79)  LC_7 Logic Functioning bit


LogicTile_5_4

 (10 0)  (232 64)  (232 64)  routing T_5_4.sp4_v_t_45 <X> T_5_4.sp4_h_r_1
 (15 0)  (237 64)  (237 64)  routing T_5_4.bot_op_1 <X> T_5_4.lc_trk_g0_1
 (17 0)  (239 64)  (239 64)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (249 64)  (249 64)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 64)  (250 64)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 64)  (252 64)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 64)  (253 64)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (258 64)  (258 64)  LC_0 Logic Functioning bit
 (37 0)  (259 64)  (259 64)  LC_0 Logic Functioning bit
 (41 0)  (263 64)  (263 64)  LC_0 Logic Functioning bit
 (43 0)  (265 64)  (265 64)  LC_0 Logic Functioning bit
 (45 0)  (267 64)  (267 64)  LC_0 Logic Functioning bit
 (4 1)  (226 65)  (226 65)  routing T_5_4.sp4_v_t_42 <X> T_5_4.sp4_h_r_0
 (15 1)  (237 65)  (237 65)  routing T_5_4.sp4_v_t_5 <X> T_5_4.lc_trk_g0_0
 (16 1)  (238 65)  (238 65)  routing T_5_4.sp4_v_t_5 <X> T_5_4.lc_trk_g0_0
 (17 1)  (239 65)  (239 65)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (244 65)  (244 65)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (246 65)  (246 65)  routing T_5_4.top_op_2 <X> T_5_4.lc_trk_g0_2
 (25 1)  (247 65)  (247 65)  routing T_5_4.top_op_2 <X> T_5_4.lc_trk_g0_2
 (29 1)  (251 65)  (251 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 65)  (253 65)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 65)  (254 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (255 65)  (255 65)  routing T_5_4.lc_trk_g2_0 <X> T_5_4.input_2_0
 (36 1)  (258 65)  (258 65)  LC_0 Logic Functioning bit
 (37 1)  (259 65)  (259 65)  LC_0 Logic Functioning bit
 (51 1)  (273 65)  (273 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (223 66)  (223 66)  routing T_5_4.glb_netwk_4 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (224 66)  (224 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (244 66)  (244 66)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (250 66)  (250 66)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (39 2)  (261 66)  (261 66)  LC_1 Logic Functioning bit
 (40 2)  (262 66)  (262 66)  LC_1 Logic Functioning bit
 (41 2)  (263 66)  (263 66)  LC_1 Logic Functioning bit
 (42 2)  (264 66)  (264 66)  LC_1 Logic Functioning bit
 (43 2)  (265 66)  (265 66)  LC_1 Logic Functioning bit
 (45 2)  (267 66)  (267 66)  LC_1 Logic Functioning bit
 (22 3)  (244 67)  (244 67)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (246 67)  (246 67)  routing T_5_4.top_op_6 <X> T_5_4.lc_trk_g0_6
 (25 3)  (247 67)  (247 67)  routing T_5_4.top_op_6 <X> T_5_4.lc_trk_g0_6
 (26 3)  (248 67)  (248 67)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 67)  (250 67)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 67)  (251 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 67)  (252 67)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 67)  (253 67)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (254 67)  (254 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (256 67)  (256 67)  routing T_5_4.lc_trk_g1_0 <X> T_5_4.input_2_1
 (40 3)  (262 67)  (262 67)  LC_1 Logic Functioning bit
 (41 3)  (263 67)  (263 67)  LC_1 Logic Functioning bit
 (42 3)  (264 67)  (264 67)  LC_1 Logic Functioning bit
 (43 3)  (265 67)  (265 67)  LC_1 Logic Functioning bit
 (52 3)  (274 67)  (274 67)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 5)  (236 69)  (236 69)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g1_0
 (15 5)  (237 69)  (237 69)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g1_0
 (17 5)  (239 69)  (239 69)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (4 6)  (226 70)  (226 70)  routing T_5_4.sp4_h_r_3 <X> T_5_4.sp4_v_t_38
 (15 6)  (237 70)  (237 70)  routing T_5_4.top_op_5 <X> T_5_4.lc_trk_g1_5
 (17 6)  (239 70)  (239 70)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (5 7)  (227 71)  (227 71)  routing T_5_4.sp4_h_r_3 <X> T_5_4.sp4_v_t_38
 (18 7)  (240 71)  (240 71)  routing T_5_4.top_op_5 <X> T_5_4.lc_trk_g1_5
 (14 8)  (236 72)  (236 72)  routing T_5_4.wire_logic_cluster/lc_0/out <X> T_5_4.lc_trk_g2_0
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (246 72)  (246 72)  routing T_5_4.tnl_op_3 <X> T_5_4.lc_trk_g2_3
 (26 8)  (248 72)  (248 72)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 72)  (255 72)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 72)  (257 72)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.input_2_4
 (36 8)  (258 72)  (258 72)  LC_4 Logic Functioning bit
 (37 8)  (259 72)  (259 72)  LC_4 Logic Functioning bit
 (39 8)  (261 72)  (261 72)  LC_4 Logic Functioning bit
 (40 8)  (262 72)  (262 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (45 8)  (267 72)  (267 72)  LC_4 Logic Functioning bit
 (2 9)  (224 73)  (224 73)  Column buffer control bit: LH_colbuf_cntl_4

 (8 9)  (230 73)  (230 73)  routing T_5_4.sp4_h_l_36 <X> T_5_4.sp4_v_b_7
 (9 9)  (231 73)  (231 73)  routing T_5_4.sp4_h_l_36 <X> T_5_4.sp4_v_b_7
 (10 9)  (232 73)  (232 73)  routing T_5_4.sp4_h_l_36 <X> T_5_4.sp4_v_b_7
 (17 9)  (239 73)  (239 73)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (243 73)  (243 73)  routing T_5_4.tnl_op_3 <X> T_5_4.lc_trk_g2_3
 (22 9)  (244 73)  (244 73)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (246 73)  (246 73)  routing T_5_4.tnl_op_2 <X> T_5_4.lc_trk_g2_2
 (25 9)  (247 73)  (247 73)  routing T_5_4.tnl_op_2 <X> T_5_4.lc_trk_g2_2
 (28 9)  (250 73)  (250 73)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 73)  (252 73)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 73)  (253 73)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 73)  (254 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (256 73)  (256 73)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.input_2_4
 (36 9)  (258 73)  (258 73)  LC_4 Logic Functioning bit
 (37 9)  (259 73)  (259 73)  LC_4 Logic Functioning bit
 (38 9)  (260 73)  (260 73)  LC_4 Logic Functioning bit
 (41 9)  (263 73)  (263 73)  LC_4 Logic Functioning bit
 (42 9)  (264 73)  (264 73)  LC_4 Logic Functioning bit
 (43 9)  (265 73)  (265 73)  LC_4 Logic Functioning bit
 (52 9)  (274 73)  (274 73)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 11)  (236 75)  (236 75)  routing T_5_4.tnl_op_4 <X> T_5_4.lc_trk_g2_4
 (15 11)  (237 75)  (237 75)  routing T_5_4.tnl_op_4 <X> T_5_4.lc_trk_g2_4
 (17 11)  (239 75)  (239 75)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (0 12)  (222 76)  (222 76)  routing T_5_4.glb_netwk_6 <X> T_5_4.glb2local_3
 (1 12)  (223 76)  (223 76)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 76)  (253 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 76)  (255 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 76)  (256 76)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 76)  (258 76)  LC_6 Logic Functioning bit
 (38 12)  (260 76)  (260 76)  LC_6 Logic Functioning bit
 (1 13)  (223 77)  (223 77)  routing T_5_4.glb_netwk_6 <X> T_5_4.glb2local_3
 (2 13)  (224 77)  (224 77)  Column buffer control bit: LH_colbuf_cntl_6

 (22 13)  (244 77)  (244 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (245 77)  (245 77)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g3_2
 (24 13)  (246 77)  (246 77)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g3_2
 (31 13)  (253 77)  (253 77)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (258 77)  (258 77)  LC_6 Logic Functioning bit
 (38 13)  (260 77)  (260 77)  LC_6 Logic Functioning bit
 (47 13)  (269 77)  (269 77)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (236 78)  (236 78)  routing T_5_4.bnl_op_4 <X> T_5_4.lc_trk_g3_4
 (25 14)  (247 78)  (247 78)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (28 14)  (250 78)  (250 78)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 78)  (252 78)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 78)  (253 78)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (258 78)  (258 78)  LC_7 Logic Functioning bit
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (38 14)  (260 78)  (260 78)  LC_7 Logic Functioning bit
 (40 14)  (262 78)  (262 78)  LC_7 Logic Functioning bit
 (42 14)  (264 78)  (264 78)  LC_7 Logic Functioning bit
 (45 14)  (267 78)  (267 78)  LC_7 Logic Functioning bit
 (14 15)  (236 79)  (236 79)  routing T_5_4.bnl_op_4 <X> T_5_4.lc_trk_g3_4
 (17 15)  (239 79)  (239 79)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (244 79)  (244 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (245 79)  (245 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (24 15)  (246 79)  (246 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (25 15)  (247 79)  (247 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (26 15)  (248 79)  (248 79)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 79)  (250 79)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 79)  (251 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (253 79)  (253 79)  routing T_5_4.lc_trk_g0_6 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 79)  (254 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (255 79)  (255 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_7
 (34 15)  (256 79)  (256 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_7
 (35 15)  (257 79)  (257 79)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.input_2_7
 (36 15)  (258 79)  (258 79)  LC_7 Logic Functioning bit
 (37 15)  (259 79)  (259 79)  LC_7 Logic Functioning bit
 (38 15)  (260 79)  (260 79)  LC_7 Logic Functioning bit
 (39 15)  (261 79)  (261 79)  LC_7 Logic Functioning bit
 (40 15)  (262 79)  (262 79)  LC_7 Logic Functioning bit
 (41 15)  (263 79)  (263 79)  LC_7 Logic Functioning bit
 (42 15)  (264 79)  (264 79)  LC_7 Logic Functioning bit
 (43 15)  (265 79)  (265 79)  LC_7 Logic Functioning bit
 (52 15)  (274 79)  (274 79)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_4

 (1 2)  (277 66)  (277 66)  routing T_6_4.glb_netwk_4 <X> T_6_4.wire_logic_cluster/lc_7/clk
 (2 2)  (278 66)  (278 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (11 2)  (287 66)  (287 66)  routing T_6_4.sp4_h_r_8 <X> T_6_4.sp4_v_t_39
 (13 2)  (289 66)  (289 66)  routing T_6_4.sp4_h_r_8 <X> T_6_4.sp4_v_t_39
 (17 2)  (293 66)  (293 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (26 2)  (302 66)  (302 66)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 66)  (303 66)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (304 66)  (304 66)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 66)  (305 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 66)  (308 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 66)  (309 66)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 66)  (312 66)  LC_1 Logic Functioning bit
 (38 2)  (314 66)  (314 66)  LC_1 Logic Functioning bit
 (40 2)  (316 66)  (316 66)  LC_1 Logic Functioning bit
 (41 2)  (317 66)  (317 66)  LC_1 Logic Functioning bit
 (43 2)  (319 66)  (319 66)  LC_1 Logic Functioning bit
 (12 3)  (288 67)  (288 67)  routing T_6_4.sp4_h_r_8 <X> T_6_4.sp4_v_t_39
 (14 3)  (290 67)  (290 67)  routing T_6_4.sp4_h_r_4 <X> T_6_4.lc_trk_g0_4
 (15 3)  (291 67)  (291 67)  routing T_6_4.sp4_h_r_4 <X> T_6_4.lc_trk_g0_4
 (16 3)  (292 67)  (292 67)  routing T_6_4.sp4_h_r_4 <X> T_6_4.lc_trk_g0_4
 (17 3)  (293 67)  (293 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (294 67)  (294 67)  routing T_6_4.sp4_r_v_b_29 <X> T_6_4.lc_trk_g0_5
 (27 3)  (303 67)  (303 67)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 67)  (304 67)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 67)  (305 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 67)  (306 67)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (308 67)  (308 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (309 67)  (309 67)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.input_2_1
 (34 3)  (310 67)  (310 67)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.input_2_1
 (36 3)  (312 67)  (312 67)  LC_1 Logic Functioning bit
 (39 3)  (315 67)  (315 67)  LC_1 Logic Functioning bit
 (40 3)  (316 67)  (316 67)  LC_1 Logic Functioning bit
 (41 3)  (317 67)  (317 67)  LC_1 Logic Functioning bit
 (43 3)  (319 67)  (319 67)  LC_1 Logic Functioning bit
 (10 4)  (286 68)  (286 68)  routing T_6_4.sp4_v_t_46 <X> T_6_4.sp4_h_r_4
 (28 4)  (304 68)  (304 68)  routing T_6_4.lc_trk_g2_5 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 68)  (305 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 68)  (306 68)  routing T_6_4.lc_trk_g2_5 <X> T_6_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 68)  (307 68)  routing T_6_4.lc_trk_g0_5 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 68)  (308 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (313 68)  (313 68)  LC_2 Logic Functioning bit
 (38 4)  (314 68)  (314 68)  LC_2 Logic Functioning bit
 (39 4)  (315 68)  (315 68)  LC_2 Logic Functioning bit
 (41 4)  (317 68)  (317 68)  LC_2 Logic Functioning bit
 (45 4)  (321 68)  (321 68)  LC_2 Logic Functioning bit
 (50 4)  (326 68)  (326 68)  Cascade bit: LH_LC02_inmux02_5

 (37 5)  (313 69)  (313 69)  LC_2 Logic Functioning bit
 (38 5)  (314 69)  (314 69)  LC_2 Logic Functioning bit
 (39 5)  (315 69)  (315 69)  LC_2 Logic Functioning bit
 (41 5)  (317 69)  (317 69)  LC_2 Logic Functioning bit
 (26 6)  (302 70)  (302 70)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g0_4 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (307 70)  (307 70)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 70)  (309 70)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 70)  (310 70)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 70)  (312 70)  LC_3 Logic Functioning bit
 (37 6)  (313 70)  (313 70)  LC_3 Logic Functioning bit
 (38 6)  (314 70)  (314 70)  LC_3 Logic Functioning bit
 (39 6)  (315 70)  (315 70)  LC_3 Logic Functioning bit
 (41 6)  (317 70)  (317 70)  LC_3 Logic Functioning bit
 (42 6)  (318 70)  (318 70)  LC_3 Logic Functioning bit
 (43 6)  (319 70)  (319 70)  LC_3 Logic Functioning bit
 (45 6)  (321 70)  (321 70)  LC_3 Logic Functioning bit
 (48 6)  (324 70)  (324 70)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (303 71)  (303 71)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 71)  (304 71)  routing T_6_4.lc_trk_g3_4 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 71)  (305 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 71)  (308 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (309 71)  (309 71)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.input_2_3
 (34 7)  (310 71)  (310 71)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.input_2_3
 (36 7)  (312 71)  (312 71)  LC_3 Logic Functioning bit
 (37 7)  (313 71)  (313 71)  LC_3 Logic Functioning bit
 (38 7)  (314 71)  (314 71)  LC_3 Logic Functioning bit
 (39 7)  (315 71)  (315 71)  LC_3 Logic Functioning bit
 (40 7)  (316 71)  (316 71)  LC_3 Logic Functioning bit
 (41 7)  (317 71)  (317 71)  LC_3 Logic Functioning bit
 (42 7)  (318 71)  (318 71)  LC_3 Logic Functioning bit
 (43 7)  (319 71)  (319 71)  LC_3 Logic Functioning bit
 (52 7)  (328 71)  (328 71)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (2 9)  (278 73)  (278 73)  Column buffer control bit: LH_colbuf_cntl_4

 (15 9)  (291 73)  (291 73)  routing T_6_4.sp4_v_t_29 <X> T_6_4.lc_trk_g2_0
 (16 9)  (292 73)  (292 73)  routing T_6_4.sp4_v_t_29 <X> T_6_4.lc_trk_g2_0
 (17 9)  (293 73)  (293 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 10)  (291 74)  (291 74)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g2_5
 (16 10)  (292 74)  (292 74)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g2_5
 (17 10)  (293 74)  (293 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (298 74)  (298 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (299 74)  (299 74)  routing T_6_4.sp4_v_b_47 <X> T_6_4.lc_trk_g2_7
 (24 10)  (300 74)  (300 74)  routing T_6_4.sp4_v_b_47 <X> T_6_4.lc_trk_g2_7
 (26 10)  (302 74)  (302 74)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 74)  (303 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 74)  (304 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 74)  (305 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 74)  (306 74)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_5/in_1
 (31 10)  (307 74)  (307 74)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 74)  (308 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 74)  (309 74)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 74)  (310 74)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 74)  (313 74)  LC_5 Logic Functioning bit
 (39 10)  (315 74)  (315 74)  LC_5 Logic Functioning bit
 (40 10)  (316 74)  (316 74)  LC_5 Logic Functioning bit
 (41 10)  (317 74)  (317 74)  LC_5 Logic Functioning bit
 (42 10)  (318 74)  (318 74)  LC_5 Logic Functioning bit
 (43 10)  (319 74)  (319 74)  LC_5 Logic Functioning bit
 (45 10)  (321 74)  (321 74)  LC_5 Logic Functioning bit
 (18 11)  (294 75)  (294 75)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g2_5
 (26 11)  (302 75)  (302 75)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (303 75)  (303 75)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 75)  (304 75)  routing T_6_4.lc_trk_g3_6 <X> T_6_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 75)  (305 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 75)  (307 75)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_5/in_3
 (41 11)  (317 75)  (317 75)  LC_5 Logic Functioning bit
 (43 11)  (319 75)  (319 75)  LC_5 Logic Functioning bit
 (48 11)  (324 75)  (324 75)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (300 76)  (300 76)  routing T_6_4.tnl_op_3 <X> T_6_4.lc_trk_g3_3
 (26 12)  (302 76)  (302 76)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (303 76)  (303 76)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (304 76)  (304 76)  routing T_6_4.lc_trk_g3_0 <X> T_6_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 76)  (305 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (307 76)  (307 76)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 76)  (308 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 76)  (309 76)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 76)  (312 76)  LC_6 Logic Functioning bit
 (38 12)  (314 76)  (314 76)  LC_6 Logic Functioning bit
 (45 12)  (321 76)  (321 76)  LC_6 Logic Functioning bit
 (2 13)  (278 77)  (278 77)  Column buffer control bit: LH_colbuf_cntl_6

 (17 13)  (293 77)  (293 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (297 77)  (297 77)  routing T_6_4.tnl_op_3 <X> T_6_4.lc_trk_g3_3
 (27 13)  (303 77)  (303 77)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (304 77)  (304 77)  routing T_6_4.lc_trk_g3_5 <X> T_6_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 77)  (305 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 77)  (307 77)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_6/in_3
 (48 13)  (324 77)  (324 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (291 78)  (291 78)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g3_5
 (16 14)  (292 78)  (292 78)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g3_5
 (17 14)  (293 78)  (293 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (297 78)  (297 78)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (299 78)  (299 78)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (25 14)  (301 78)  (301 78)  routing T_6_4.sp4_v_b_38 <X> T_6_4.lc_trk_g3_6
 (17 15)  (293 79)  (293 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (294 79)  (294 79)  routing T_6_4.sp4_h_l_16 <X> T_6_4.lc_trk_g3_5
 (21 15)  (297 79)  (297 79)  routing T_6_4.sp4_v_t_26 <X> T_6_4.lc_trk_g3_7
 (22 15)  (298 79)  (298 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (299 79)  (299 79)  routing T_6_4.sp4_v_b_38 <X> T_6_4.lc_trk_g3_6
 (25 15)  (301 79)  (301 79)  routing T_6_4.sp4_v_b_38 <X> T_6_4.lc_trk_g3_6


LogicTile_7_4

 (0 0)  (334 64)  (334 64)  Negative Clock bit

 (25 0)  (359 64)  (359 64)  routing T_7_4.bnr_op_2 <X> T_7_4.lc_trk_g0_2
 (22 1)  (356 65)  (356 65)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (359 65)  (359 65)  routing T_7_4.bnr_op_2 <X> T_7_4.lc_trk_g0_2
 (1 2)  (335 66)  (335 66)  routing T_7_4.glb_netwk_4 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (2 2)  (336 66)  (336 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (356 66)  (356 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (358 66)  (358 66)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g0_7
 (25 2)  (359 66)  (359 66)  routing T_7_4.bnr_op_6 <X> T_7_4.lc_trk_g0_6
 (14 3)  (348 67)  (348 67)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g0_4
 (15 3)  (349 67)  (349 67)  routing T_7_4.top_op_4 <X> T_7_4.lc_trk_g0_4
 (17 3)  (351 67)  (351 67)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (355 67)  (355 67)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g0_7
 (22 3)  (356 67)  (356 67)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (359 67)  (359 67)  routing T_7_4.bnr_op_6 <X> T_7_4.lc_trk_g0_6
 (25 4)  (359 68)  (359 68)  routing T_7_4.wire_logic_cluster/lc_2/out <X> T_7_4.lc_trk_g1_2
 (26 4)  (360 68)  (360 68)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 68)  (361 68)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 68)  (362 68)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 68)  (363 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 68)  (367 68)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 68)  (368 68)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (40 4)  (374 68)  (374 68)  LC_2 Logic Functioning bit
 (41 4)  (375 68)  (375 68)  LC_2 Logic Functioning bit
 (42 4)  (376 68)  (376 68)  LC_2 Logic Functioning bit
 (45 4)  (379 68)  (379 68)  LC_2 Logic Functioning bit
 (22 5)  (356 69)  (356 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (360 69)  (360 69)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 69)  (362 69)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 69)  (364 69)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 69)  (366 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (367 69)  (367 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_2
 (34 5)  (368 69)  (368 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_2
 (35 5)  (369 69)  (369 69)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_2
 (38 5)  (372 69)  (372 69)  LC_2 Logic Functioning bit
 (41 5)  (375 69)  (375 69)  LC_2 Logic Functioning bit
 (42 5)  (376 69)  (376 69)  LC_2 Logic Functioning bit
 (29 6)  (363 70)  (363 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 70)  (365 70)  routing T_7_4.lc_trk_g0_4 <X> T_7_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 70)  (366 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (370 70)  (370 70)  LC_3 Logic Functioning bit
 (37 6)  (371 70)  (371 70)  LC_3 Logic Functioning bit
 (38 6)  (372 70)  (372 70)  LC_3 Logic Functioning bit
 (39 6)  (373 70)  (373 70)  LC_3 Logic Functioning bit
 (41 6)  (375 70)  (375 70)  LC_3 Logic Functioning bit
 (43 6)  (377 70)  (377 70)  LC_3 Logic Functioning bit
 (46 6)  (380 70)  (380 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (360 71)  (360 71)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 71)  (361 71)  routing T_7_4.lc_trk_g1_2 <X> T_7_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 71)  (363 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 71)  (364 71)  routing T_7_4.lc_trk_g0_2 <X> T_7_4.wire_logic_cluster/lc_3/in_1
 (37 7)  (371 71)  (371 71)  LC_3 Logic Functioning bit
 (39 7)  (373 71)  (373 71)  LC_3 Logic Functioning bit
 (26 8)  (360 72)  (360 72)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (361 72)  (361 72)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (362 72)  (362 72)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 72)  (363 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 72)  (366 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 72)  (367 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 72)  (368 72)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (39 8)  (373 72)  (373 72)  LC_4 Logic Functioning bit
 (41 8)  (375 72)  (375 72)  LC_4 Logic Functioning bit
 (42 8)  (376 72)  (376 72)  LC_4 Logic Functioning bit
 (45 8)  (379 72)  (379 72)  LC_4 Logic Functioning bit
 (2 9)  (336 73)  (336 73)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (360 73)  (360 73)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 73)  (362 73)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 73)  (363 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 73)  (364 73)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (366 73)  (366 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (367 73)  (367 73)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_4
 (34 9)  (368 73)  (368 73)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_4
 (35 9)  (369 73)  (369 73)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.input_2_4
 (38 9)  (372 73)  (372 73)  LC_4 Logic Functioning bit
 (39 9)  (373 73)  (373 73)  LC_4 Logic Functioning bit
 (41 9)  (375 73)  (375 73)  LC_4 Logic Functioning bit
 (42 9)  (376 73)  (376 73)  LC_4 Logic Functioning bit
 (51 9)  (385 73)  (385 73)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (356 75)  (356 75)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (357 75)  (357 75)  routing T_7_4.sp12_v_b_14 <X> T_7_4.lc_trk_g2_6
 (15 12)  (349 76)  (349 76)  routing T_7_4.sp4_v_t_28 <X> T_7_4.lc_trk_g3_1
 (16 12)  (350 76)  (350 76)  routing T_7_4.sp4_v_t_28 <X> T_7_4.lc_trk_g3_1
 (17 12)  (351 76)  (351 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (356 76)  (356 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (357 76)  (357 76)  routing T_7_4.sp4_v_t_30 <X> T_7_4.lc_trk_g3_3
 (24 12)  (358 76)  (358 76)  routing T_7_4.sp4_v_t_30 <X> T_7_4.lc_trk_g3_3
 (26 12)  (360 76)  (360 76)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (361 76)  (361 76)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (362 76)  (362 76)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 76)  (363 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 76)  (364 76)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (365 76)  (365 76)  routing T_7_4.lc_trk_g0_7 <X> T_7_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (366 76)  (366 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (39 12)  (373 76)  (373 76)  LC_6 Logic Functioning bit
 (40 12)  (374 76)  (374 76)  LC_6 Logic Functioning bit
 (2 13)  (336 77)  (336 77)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (348 77)  (348 77)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g3_0
 (16 13)  (350 77)  (350 77)  routing T_7_4.sp12_v_b_16 <X> T_7_4.lc_trk_g3_0
 (17 13)  (351 77)  (351 77)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (356 77)  (356 77)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (357 77)  (357 77)  routing T_7_4.sp12_v_b_18 <X> T_7_4.lc_trk_g3_2
 (25 13)  (359 77)  (359 77)  routing T_7_4.sp12_v_b_18 <X> T_7_4.lc_trk_g3_2
 (26 13)  (360 77)  (360 77)  routing T_7_4.lc_trk_g0_6 <X> T_7_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 77)  (363 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 77)  (364 77)  routing T_7_4.lc_trk_g3_6 <X> T_7_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 77)  (365 77)  routing T_7_4.lc_trk_g0_7 <X> T_7_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (366 77)  (366 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (367 77)  (367 77)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_6
 (34 13)  (368 77)  (368 77)  routing T_7_4.lc_trk_g3_1 <X> T_7_4.input_2_6
 (36 13)  (370 77)  (370 77)  LC_6 Logic Functioning bit
 (38 13)  (372 77)  (372 77)  LC_6 Logic Functioning bit
 (40 13)  (374 77)  (374 77)  LC_6 Logic Functioning bit
 (41 13)  (375 77)  (375 77)  LC_6 Logic Functioning bit
 (42 13)  (376 77)  (376 77)  LC_6 Logic Functioning bit
 (43 13)  (377 77)  (377 77)  LC_6 Logic Functioning bit
 (0 14)  (334 78)  (334 78)  routing T_7_4.glb_netwk_6 <X> T_7_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 78)  (335 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (361 78)  (361 78)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (362 78)  (362 78)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 78)  (363 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (365 78)  (365 78)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 78)  (366 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 78)  (367 78)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (39 14)  (373 78)  (373 78)  LC_7 Logic Functioning bit
 (40 14)  (374 78)  (374 78)  LC_7 Logic Functioning bit
 (41 14)  (375 78)  (375 78)  LC_7 Logic Functioning bit
 (42 14)  (376 78)  (376 78)  LC_7 Logic Functioning bit
 (45 14)  (379 78)  (379 78)  LC_7 Logic Functioning bit
 (0 15)  (334 79)  (334 79)  routing T_7_4.glb_netwk_6 <X> T_7_4.wire_logic_cluster/lc_7/s_r
 (22 15)  (356 79)  (356 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (361 79)  (361 79)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 79)  (362 79)  routing T_7_4.lc_trk_g3_0 <X> T_7_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 79)  (363 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 79)  (364 79)  routing T_7_4.lc_trk_g3_3 <X> T_7_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 79)  (365 79)  routing T_7_4.lc_trk_g2_6 <X> T_7_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 79)  (366 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (367 79)  (367 79)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.input_2_7
 (34 15)  (368 79)  (368 79)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.input_2_7
 (35 15)  (369 79)  (369 79)  routing T_7_4.lc_trk_g3_2 <X> T_7_4.input_2_7
 (36 15)  (370 79)  (370 79)  LC_7 Logic Functioning bit
 (37 15)  (371 79)  (371 79)  LC_7 Logic Functioning bit
 (38 15)  (372 79)  (372 79)  LC_7 Logic Functioning bit
 (39 15)  (373 79)  (373 79)  LC_7 Logic Functioning bit
 (40 15)  (374 79)  (374 79)  LC_7 Logic Functioning bit
 (41 15)  (375 79)  (375 79)  LC_7 Logic Functioning bit


LogicTile_8_4

 (11 0)  (399 64)  (399 64)  routing T_8_4.sp4_v_t_46 <X> T_8_4.sp4_v_b_2
 (16 0)  (404 64)  (404 64)  routing T_8_4.sp4_v_b_1 <X> T_8_4.lc_trk_g0_1
 (17 0)  (405 64)  (405 64)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (406 64)  (406 64)  routing T_8_4.sp4_v_b_1 <X> T_8_4.lc_trk_g0_1
 (26 0)  (414 64)  (414 64)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 64)  (415 64)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 64)  (416 64)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 64)  (417 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 64)  (418 64)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_0/in_1
 (32 0)  (420 64)  (420 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 64)  (422 64)  routing T_8_4.lc_trk_g1_0 <X> T_8_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 64)  (423 64)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input_2_0
 (39 0)  (427 64)  (427 64)  LC_0 Logic Functioning bit
 (42 0)  (430 64)  (430 64)  LC_0 Logic Functioning bit
 (45 0)  (433 64)  (433 64)  LC_0 Logic Functioning bit
 (12 1)  (400 65)  (400 65)  routing T_8_4.sp4_v_t_46 <X> T_8_4.sp4_v_b_2
 (22 1)  (410 65)  (410 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (411 65)  (411 65)  routing T_8_4.sp4_v_b_18 <X> T_8_4.lc_trk_g0_2
 (24 1)  (412 65)  (412 65)  routing T_8_4.sp4_v_b_18 <X> T_8_4.lc_trk_g0_2
 (26 1)  (414 65)  (414 65)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 65)  (417 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 65)  (420 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (421 65)  (421 65)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input_2_0
 (34 1)  (422 65)  (422 65)  routing T_8_4.lc_trk_g3_5 <X> T_8_4.input_2_0
 (36 1)  (424 65)  (424 65)  LC_0 Logic Functioning bit
 (38 1)  (426 65)  (426 65)  LC_0 Logic Functioning bit
 (39 1)  (427 65)  (427 65)  LC_0 Logic Functioning bit
 (41 1)  (429 65)  (429 65)  LC_0 Logic Functioning bit
 (42 1)  (430 65)  (430 65)  LC_0 Logic Functioning bit
 (43 1)  (431 65)  (431 65)  LC_0 Logic Functioning bit
 (44 1)  (432 65)  (432 65)  LC_0 Logic Functioning bit
 (45 1)  (433 65)  (433 65)  LC_0 Logic Functioning bit
 (47 1)  (435 65)  (435 65)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (389 66)  (389 66)  routing T_8_4.glb_netwk_4 <X> T_8_4.wire_logic_cluster/lc_7/clk
 (2 2)  (390 66)  (390 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (410 66)  (410 66)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (415 66)  (415 66)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (416 66)  (416 66)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 66)  (417 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 66)  (418 66)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (420 66)  (420 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 66)  (421 66)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 66)  (424 66)  LC_1 Logic Functioning bit
 (37 2)  (425 66)  (425 66)  LC_1 Logic Functioning bit
 (38 2)  (426 66)  (426 66)  LC_1 Logic Functioning bit
 (39 2)  (427 66)  (427 66)  LC_1 Logic Functioning bit
 (41 2)  (429 66)  (429 66)  LC_1 Logic Functioning bit
 (43 2)  (431 66)  (431 66)  LC_1 Logic Functioning bit
 (22 3)  (410 67)  (410 67)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (411 67)  (411 67)  routing T_8_4.sp12_h_r_14 <X> T_8_4.lc_trk_g0_6
 (29 3)  (417 67)  (417 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 67)  (418 67)  routing T_8_4.lc_trk_g3_7 <X> T_8_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 67)  (419 67)  routing T_8_4.lc_trk_g2_2 <X> T_8_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (424 67)  (424 67)  LC_1 Logic Functioning bit
 (38 3)  (426 67)  (426 67)  LC_1 Logic Functioning bit
 (1 4)  (389 68)  (389 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (392 68)  (392 68)  routing T_8_4.sp4_v_t_42 <X> T_8_4.sp4_v_b_3
 (6 4)  (394 68)  (394 68)  routing T_8_4.sp4_v_t_42 <X> T_8_4.sp4_v_b_3
 (14 4)  (402 68)  (402 68)  routing T_8_4.wire_logic_cluster/lc_0/out <X> T_8_4.lc_trk_g1_0
 (28 4)  (416 68)  (416 68)  routing T_8_4.lc_trk_g2_1 <X> T_8_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 68)  (417 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 68)  (419 68)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 68)  (420 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (1 5)  (389 69)  (389 69)  routing T_8_4.lc_trk_g0_2 <X> T_8_4.wire_logic_cluster/lc_7/cen
 (17 5)  (405 69)  (405 69)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (416 69)  (416 69)  routing T_8_4.lc_trk_g2_0 <X> T_8_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 69)  (417 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 69)  (419 69)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.wire_logic_cluster/lc_2/in_3
 (40 5)  (428 69)  (428 69)  LC_2 Logic Functioning bit
 (42 5)  (430 69)  (430 69)  LC_2 Logic Functioning bit
 (48 5)  (436 69)  (436 69)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (19 7)  (407 71)  (407 71)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 8)  (396 72)  (396 72)  routing T_8_4.sp4_v_b_1 <X> T_8_4.sp4_h_r_7
 (9 8)  (397 72)  (397 72)  routing T_8_4.sp4_v_b_1 <X> T_8_4.sp4_h_r_7
 (10 8)  (398 72)  (398 72)  routing T_8_4.sp4_v_b_1 <X> T_8_4.sp4_h_r_7
 (14 8)  (402 72)  (402 72)  routing T_8_4.sp4_v_t_21 <X> T_8_4.lc_trk_g2_0
 (15 8)  (403 72)  (403 72)  routing T_8_4.tnl_op_1 <X> T_8_4.lc_trk_g2_1
 (17 8)  (405 72)  (405 72)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (413 72)  (413 72)  routing T_8_4.bnl_op_2 <X> T_8_4.lc_trk_g2_2
 (2 9)  (390 73)  (390 73)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (402 73)  (402 73)  routing T_8_4.sp4_v_t_21 <X> T_8_4.lc_trk_g2_0
 (16 9)  (404 73)  (404 73)  routing T_8_4.sp4_v_t_21 <X> T_8_4.lc_trk_g2_0
 (17 9)  (405 73)  (405 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (406 73)  (406 73)  routing T_8_4.tnl_op_1 <X> T_8_4.lc_trk_g2_1
 (22 9)  (410 73)  (410 73)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (413 73)  (413 73)  routing T_8_4.bnl_op_2 <X> T_8_4.lc_trk_g2_2
 (0 12)  (388 76)  (388 76)  routing T_8_4.glb_netwk_6 <X> T_8_4.glb2local_3
 (1 12)  (389 76)  (389 76)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (1 13)  (389 77)  (389 77)  routing T_8_4.glb_netwk_6 <X> T_8_4.glb2local_3
 (2 13)  (390 77)  (390 77)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (388 78)  (388 78)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 78)  (389 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (402 78)  (402 78)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g3_4
 (15 14)  (403 78)  (403 78)  routing T_8_4.sp4_h_l_24 <X> T_8_4.lc_trk_g3_5
 (16 14)  (404 78)  (404 78)  routing T_8_4.sp4_h_l_24 <X> T_8_4.lc_trk_g3_5
 (17 14)  (405 78)  (405 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (406 78)  (406 78)  routing T_8_4.sp4_h_l_24 <X> T_8_4.lc_trk_g3_5
 (21 14)  (409 78)  (409 78)  routing T_8_4.bnl_op_7 <X> T_8_4.lc_trk_g3_7
 (22 14)  (410 78)  (410 78)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (388 79)  (388 79)  routing T_8_4.glb_netwk_6 <X> T_8_4.wire_logic_cluster/lc_7/s_r
 (15 15)  (403 79)  (403 79)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g3_4
 (16 15)  (404 79)  (404 79)  routing T_8_4.sp4_h_r_36 <X> T_8_4.lc_trk_g3_4
 (17 15)  (405 79)  (405 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (409 79)  (409 79)  routing T_8_4.bnl_op_7 <X> T_8_4.lc_trk_g3_7


LogicTile_9_4

 (0 0)  (442 64)  (442 64)  Negative Clock bit

 (5 0)  (447 64)  (447 64)  routing T_9_4.sp4_v_t_37 <X> T_9_4.sp4_h_r_0
 (25 0)  (467 64)  (467 64)  routing T_9_4.sp4_h_l_7 <X> T_9_4.lc_trk_g0_2
 (15 1)  (457 65)  (457 65)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g0_0
 (16 1)  (458 65)  (458 65)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g0_0
 (17 1)  (459 65)  (459 65)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (464 65)  (464 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (465 65)  (465 65)  routing T_9_4.sp4_h_l_7 <X> T_9_4.lc_trk_g0_2
 (24 1)  (466 65)  (466 65)  routing T_9_4.sp4_h_l_7 <X> T_9_4.lc_trk_g0_2
 (25 1)  (467 65)  (467 65)  routing T_9_4.sp4_h_l_7 <X> T_9_4.lc_trk_g0_2
 (1 2)  (443 66)  (443 66)  routing T_9_4.glb_netwk_4 <X> T_9_4.wire_logic_cluster/lc_7/clk
 (2 2)  (444 66)  (444 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (467 66)  (467 66)  routing T_9_4.sp4_v_t_3 <X> T_9_4.lc_trk_g0_6
 (26 2)  (468 66)  (468 66)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (471 66)  (471 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 66)  (472 66)  routing T_9_4.lc_trk_g0_6 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 66)  (473 66)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 66)  (474 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 66)  (475 66)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.wire_logic_cluster/lc_1/in_3
 (35 2)  (477 66)  (477 66)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.input_2_1
 (39 2)  (481 66)  (481 66)  LC_1 Logic Functioning bit
 (40 2)  (482 66)  (482 66)  LC_1 Logic Functioning bit
 (41 2)  (483 66)  (483 66)  LC_1 Logic Functioning bit
 (42 2)  (484 66)  (484 66)  LC_1 Logic Functioning bit
 (43 2)  (485 66)  (485 66)  LC_1 Logic Functioning bit
 (45 2)  (487 66)  (487 66)  LC_1 Logic Functioning bit
 (22 3)  (464 67)  (464 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (465 67)  (465 67)  routing T_9_4.sp4_v_t_3 <X> T_9_4.lc_trk_g0_6
 (25 3)  (467 67)  (467 67)  routing T_9_4.sp4_v_t_3 <X> T_9_4.lc_trk_g0_6
 (26 3)  (468 67)  (468 67)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (470 67)  (470 67)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 67)  (471 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 67)  (472 67)  routing T_9_4.lc_trk_g0_6 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (474 67)  (474 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (476 67)  (476 67)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.input_2_1
 (35 3)  (477 67)  (477 67)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.input_2_1
 (37 3)  (479 67)  (479 67)  LC_1 Logic Functioning bit
 (38 3)  (480 67)  (480 67)  LC_1 Logic Functioning bit
 (39 3)  (481 67)  (481 67)  LC_1 Logic Functioning bit
 (40 3)  (482 67)  (482 67)  LC_1 Logic Functioning bit
 (41 3)  (483 67)  (483 67)  LC_1 Logic Functioning bit
 (6 4)  (448 68)  (448 68)  routing T_9_4.sp4_v_t_37 <X> T_9_4.sp4_v_b_3
 (9 4)  (451 68)  (451 68)  routing T_9_4.sp4_v_t_41 <X> T_9_4.sp4_h_r_4
 (17 4)  (459 68)  (459 68)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (460 68)  (460 68)  routing T_9_4.wire_logic_cluster/lc_1/out <X> T_9_4.lc_trk_g1_1
 (26 4)  (468 68)  (468 68)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 68)  (469 68)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 68)  (471 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 68)  (472 68)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 68)  (473 68)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 68)  (474 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 68)  (475 68)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_2/in_3
 (35 4)  (477 68)  (477 68)  routing T_9_4.lc_trk_g0_6 <X> T_9_4.input_2_2
 (37 4)  (479 68)  (479 68)  LC_2 Logic Functioning bit
 (38 4)  (480 68)  (480 68)  LC_2 Logic Functioning bit
 (39 4)  (481 68)  (481 68)  LC_2 Logic Functioning bit
 (40 4)  (482 68)  (482 68)  LC_2 Logic Functioning bit
 (41 4)  (483 68)  (483 68)  LC_2 Logic Functioning bit
 (42 4)  (484 68)  (484 68)  LC_2 Logic Functioning bit
 (45 4)  (487 68)  (487 68)  LC_2 Logic Functioning bit
 (5 5)  (447 69)  (447 69)  routing T_9_4.sp4_v_t_37 <X> T_9_4.sp4_v_b_3
 (15 5)  (457 69)  (457 69)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g1_0
 (16 5)  (458 69)  (458 69)  routing T_9_4.sp4_v_t_5 <X> T_9_4.lc_trk_g1_0
 (17 5)  (459 69)  (459 69)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (470 69)  (470 69)  routing T_9_4.lc_trk_g2_4 <X> T_9_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 69)  (471 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 69)  (472 69)  routing T_9_4.lc_trk_g1_6 <X> T_9_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (473 69)  (473 69)  routing T_9_4.lc_trk_g2_7 <X> T_9_4.wire_logic_cluster/lc_2/in_3
 (32 5)  (474 69)  (474 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (477 69)  (477 69)  routing T_9_4.lc_trk_g0_6 <X> T_9_4.input_2_2
 (36 5)  (478 69)  (478 69)  LC_2 Logic Functioning bit
 (37 5)  (479 69)  (479 69)  LC_2 Logic Functioning bit
 (38 5)  (480 69)  (480 69)  LC_2 Logic Functioning bit
 (39 5)  (481 69)  (481 69)  LC_2 Logic Functioning bit
 (41 5)  (483 69)  (483 69)  LC_2 Logic Functioning bit
 (42 5)  (484 69)  (484 69)  LC_2 Logic Functioning bit
 (5 6)  (447 70)  (447 70)  routing T_9_4.sp4_v_t_44 <X> T_9_4.sp4_h_l_38
 (29 6)  (471 70)  (471 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 70)  (474 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 70)  (475 70)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 70)  (476 70)  routing T_9_4.lc_trk_g3_1 <X> T_9_4.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 70)  (477 70)  routing T_9_4.lc_trk_g3_6 <X> T_9_4.input_2_3
 (39 6)  (481 70)  (481 70)  LC_3 Logic Functioning bit
 (40 6)  (482 70)  (482 70)  LC_3 Logic Functioning bit
 (4 7)  (446 71)  (446 71)  routing T_9_4.sp4_v_t_44 <X> T_9_4.sp4_h_l_38
 (6 7)  (448 71)  (448 71)  routing T_9_4.sp4_v_t_44 <X> T_9_4.sp4_h_l_38
 (22 7)  (464 71)  (464 71)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (466 71)  (466 71)  routing T_9_4.top_op_6 <X> T_9_4.lc_trk_g1_6
 (25 7)  (467 71)  (467 71)  routing T_9_4.top_op_6 <X> T_9_4.lc_trk_g1_6
 (27 7)  (469 71)  (469 71)  routing T_9_4.lc_trk_g1_0 <X> T_9_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 71)  (471 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 71)  (472 71)  routing T_9_4.lc_trk_g0_2 <X> T_9_4.wire_logic_cluster/lc_3/in_1
 (32 7)  (474 71)  (474 71)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (475 71)  (475 71)  routing T_9_4.lc_trk_g3_6 <X> T_9_4.input_2_3
 (34 7)  (476 71)  (476 71)  routing T_9_4.lc_trk_g3_6 <X> T_9_4.input_2_3
 (35 7)  (477 71)  (477 71)  routing T_9_4.lc_trk_g3_6 <X> T_9_4.input_2_3
 (37 7)  (479 71)  (479 71)  LC_3 Logic Functioning bit
 (39 7)  (481 71)  (481 71)  LC_3 Logic Functioning bit
 (40 7)  (482 71)  (482 71)  LC_3 Logic Functioning bit
 (41 7)  (483 71)  (483 71)  LC_3 Logic Functioning bit
 (42 7)  (484 71)  (484 71)  LC_3 Logic Functioning bit
 (43 7)  (485 71)  (485 71)  LC_3 Logic Functioning bit
 (25 8)  (467 72)  (467 72)  routing T_9_4.bnl_op_2 <X> T_9_4.lc_trk_g2_2
 (27 8)  (469 72)  (469 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (470 72)  (470 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 72)  (471 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 72)  (472 72)  routing T_9_4.lc_trk_g3_4 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 72)  (473 72)  routing T_9_4.lc_trk_g2_5 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 72)  (474 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 72)  (475 72)  routing T_9_4.lc_trk_g2_5 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 72)  (478 72)  LC_4 Logic Functioning bit
 (38 8)  (480 72)  (480 72)  LC_4 Logic Functioning bit
 (39 8)  (481 72)  (481 72)  LC_4 Logic Functioning bit
 (40 8)  (482 72)  (482 72)  LC_4 Logic Functioning bit
 (43 8)  (485 72)  (485 72)  LC_4 Logic Functioning bit
 (50 8)  (492 72)  (492 72)  Cascade bit: LH_LC04_inmux02_5

 (2 9)  (444 73)  (444 73)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (464 73)  (464 73)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (467 73)  (467 73)  routing T_9_4.bnl_op_2 <X> T_9_4.lc_trk_g2_2
 (29 9)  (471 73)  (471 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (38 9)  (480 73)  (480 73)  LC_4 Logic Functioning bit
 (39 9)  (481 73)  (481 73)  LC_4 Logic Functioning bit
 (41 9)  (483 73)  (483 73)  LC_4 Logic Functioning bit
 (48 9)  (490 73)  (490 73)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (459 74)  (459 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (460 74)  (460 74)  routing T_9_4.wire_logic_cluster/lc_5/out <X> T_9_4.lc_trk_g2_5
 (22 10)  (464 74)  (464 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (465 74)  (465 74)  routing T_9_4.sp4_v_b_47 <X> T_9_4.lc_trk_g2_7
 (24 10)  (466 74)  (466 74)  routing T_9_4.sp4_v_b_47 <X> T_9_4.lc_trk_g2_7
 (27 10)  (469 74)  (469 74)  routing T_9_4.lc_trk_g1_1 <X> T_9_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 74)  (471 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (474 74)  (474 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 74)  (475 74)  routing T_9_4.lc_trk_g2_2 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (478 74)  (478 74)  LC_5 Logic Functioning bit
 (38 10)  (480 74)  (480 74)  LC_5 Logic Functioning bit
 (41 10)  (483 74)  (483 74)  LC_5 Logic Functioning bit
 (43 10)  (485 74)  (485 74)  LC_5 Logic Functioning bit
 (14 11)  (456 75)  (456 75)  routing T_9_4.tnl_op_4 <X> T_9_4.lc_trk_g2_4
 (15 11)  (457 75)  (457 75)  routing T_9_4.tnl_op_4 <X> T_9_4.lc_trk_g2_4
 (17 11)  (459 75)  (459 75)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (468 75)  (468 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (469 75)  (469 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (470 75)  (470 75)  routing T_9_4.lc_trk_g3_2 <X> T_9_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 75)  (471 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (473 75)  (473 75)  routing T_9_4.lc_trk_g2_2 <X> T_9_4.wire_logic_cluster/lc_5/in_3
 (36 11)  (478 75)  (478 75)  LC_5 Logic Functioning bit
 (38 11)  (480 75)  (480 75)  LC_5 Logic Functioning bit
 (40 11)  (482 75)  (482 75)  LC_5 Logic Functioning bit
 (42 11)  (484 75)  (484 75)  LC_5 Logic Functioning bit
 (17 12)  (459 76)  (459 76)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (460 76)  (460 76)  routing T_9_4.bnl_op_1 <X> T_9_4.lc_trk_g3_1
 (25 12)  (467 76)  (467 76)  routing T_9_4.wire_logic_cluster/lc_2/out <X> T_9_4.lc_trk_g3_2
 (2 13)  (444 77)  (444 77)  Column buffer control bit: LH_colbuf_cntl_6

 (18 13)  (460 77)  (460 77)  routing T_9_4.bnl_op_1 <X> T_9_4.lc_trk_g3_1
 (22 13)  (464 77)  (464 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (442 78)  (442 78)  routing T_9_4.glb_netwk_6 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 78)  (443 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (467 78)  (467 78)  routing T_9_4.sp4_h_r_46 <X> T_9_4.lc_trk_g3_6
 (0 15)  (442 79)  (442 79)  routing T_9_4.glb_netwk_6 <X> T_9_4.wire_logic_cluster/lc_7/s_r
 (14 15)  (456 79)  (456 79)  routing T_9_4.sp4_h_l_17 <X> T_9_4.lc_trk_g3_4
 (15 15)  (457 79)  (457 79)  routing T_9_4.sp4_h_l_17 <X> T_9_4.lc_trk_g3_4
 (16 15)  (458 79)  (458 79)  routing T_9_4.sp4_h_l_17 <X> T_9_4.lc_trk_g3_4
 (17 15)  (459 79)  (459 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (464 79)  (464 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (465 79)  (465 79)  routing T_9_4.sp4_h_r_46 <X> T_9_4.lc_trk_g3_6
 (24 15)  (466 79)  (466 79)  routing T_9_4.sp4_h_r_46 <X> T_9_4.lc_trk_g3_6
 (25 15)  (467 79)  (467 79)  routing T_9_4.sp4_h_r_46 <X> T_9_4.lc_trk_g3_6


RAM_Tile_10_4

 (12 8)  (508 72)  (508 72)  routing T_10_4.sp4_v_t_45 <X> T_10_4.sp4_h_r_8
 (9 12)  (505 76)  (505 76)  routing T_10_4.sp4_v_t_47 <X> T_10_4.sp4_h_r_10


LogicTile_11_4

 (0 0)  (538 64)  (538 64)  Negative Clock bit

 (27 0)  (565 64)  (565 64)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 64)  (566 64)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 64)  (567 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 64)  (569 64)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 64)  (570 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (573 64)  (573 64)  routing T_11_4.lc_trk_g0_4 <X> T_11_4.input_2_0
 (38 0)  (576 64)  (576 64)  LC_0 Logic Functioning bit
 (39 0)  (577 64)  (577 64)  LC_0 Logic Functioning bit
 (40 0)  (578 64)  (578 64)  LC_0 Logic Functioning bit
 (41 0)  (579 64)  (579 64)  LC_0 Logic Functioning bit
 (42 0)  (580 64)  (580 64)  LC_0 Logic Functioning bit
 (45 0)  (583 64)  (583 64)  LC_0 Logic Functioning bit
 (22 1)  (560 65)  (560 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (561 65)  (561 65)  routing T_11_4.sp4_v_b_18 <X> T_11_4.lc_trk_g0_2
 (24 1)  (562 65)  (562 65)  routing T_11_4.sp4_v_b_18 <X> T_11_4.lc_trk_g0_2
 (26 1)  (564 65)  (564 65)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 65)  (565 65)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 65)  (567 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 65)  (569 65)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 65)  (570 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (575 65)  (575 65)  LC_0 Logic Functioning bit
 (40 1)  (578 65)  (578 65)  LC_0 Logic Functioning bit
 (41 1)  (579 65)  (579 65)  LC_0 Logic Functioning bit
 (42 1)  (580 65)  (580 65)  LC_0 Logic Functioning bit
 (43 1)  (581 65)  (581 65)  LC_0 Logic Functioning bit
 (53 1)  (591 65)  (591 65)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (539 66)  (539 66)  routing T_11_4.glb_netwk_4 <X> T_11_4.wire_logic_cluster/lc_7/clk
 (2 2)  (540 66)  (540 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (553 66)  (553 66)  routing T_11_4.sp4_h_r_21 <X> T_11_4.lc_trk_g0_5
 (16 2)  (554 66)  (554 66)  routing T_11_4.sp4_h_r_21 <X> T_11_4.lc_trk_g0_5
 (17 2)  (555 66)  (555 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (556 66)  (556 66)  routing T_11_4.sp4_h_r_21 <X> T_11_4.lc_trk_g0_5
 (21 2)  (559 66)  (559 66)  routing T_11_4.sp4_h_l_10 <X> T_11_4.lc_trk_g0_7
 (22 2)  (560 66)  (560 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (561 66)  (561 66)  routing T_11_4.sp4_h_l_10 <X> T_11_4.lc_trk_g0_7
 (24 2)  (562 66)  (562 66)  routing T_11_4.sp4_h_l_10 <X> T_11_4.lc_trk_g0_7
 (26 2)  (564 66)  (564 66)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (567 66)  (567 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 66)  (568 66)  routing T_11_4.lc_trk_g0_4 <X> T_11_4.wire_logic_cluster/lc_1/in_1
 (32 2)  (570 66)  (570 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (572 66)  (572 66)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_1/in_3
 (40 2)  (578 66)  (578 66)  LC_1 Logic Functioning bit
 (41 2)  (579 66)  (579 66)  LC_1 Logic Functioning bit
 (42 2)  (580 66)  (580 66)  LC_1 Logic Functioning bit
 (45 2)  (583 66)  (583 66)  LC_1 Logic Functioning bit
 (14 3)  (552 67)  (552 67)  routing T_11_4.top_op_4 <X> T_11_4.lc_trk_g0_4
 (15 3)  (553 67)  (553 67)  routing T_11_4.top_op_4 <X> T_11_4.lc_trk_g0_4
 (17 3)  (555 67)  (555 67)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (556 67)  (556 67)  routing T_11_4.sp4_h_r_21 <X> T_11_4.lc_trk_g0_5
 (21 3)  (559 67)  (559 67)  routing T_11_4.sp4_h_l_10 <X> T_11_4.lc_trk_g0_7
 (26 3)  (564 67)  (564 67)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 67)  (567 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (569 67)  (569 67)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_1/in_3
 (32 3)  (570 67)  (570 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (571 67)  (571 67)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.input_2_1
 (34 3)  (572 67)  (572 67)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.input_2_1
 (38 3)  (576 67)  (576 67)  LC_1 Logic Functioning bit
 (39 3)  (577 67)  (577 67)  LC_1 Logic Functioning bit
 (41 3)  (579 67)  (579 67)  LC_1 Logic Functioning bit
 (22 4)  (560 68)  (560 68)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (562 68)  (562 68)  routing T_11_4.top_op_3 <X> T_11_4.lc_trk_g1_3
 (21 5)  (559 69)  (559 69)  routing T_11_4.top_op_3 <X> T_11_4.lc_trk_g1_3
 (10 6)  (548 70)  (548 70)  routing T_11_4.sp4_v_b_11 <X> T_11_4.sp4_h_l_41
 (29 8)  (567 72)  (567 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 72)  (568 72)  routing T_11_4.lc_trk_g0_5 <X> T_11_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (569 72)  (569 72)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (570 72)  (570 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 72)  (571 72)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (572 72)  (572 72)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_4/in_3
 (39 8)  (577 72)  (577 72)  LC_4 Logic Functioning bit
 (41 8)  (579 72)  (579 72)  LC_4 Logic Functioning bit
 (42 8)  (580 72)  (580 72)  LC_4 Logic Functioning bit
 (45 8)  (583 72)  (583 72)  LC_4 Logic Functioning bit
 (2 9)  (540 73)  (540 73)  Column buffer control bit: LH_colbuf_cntl_4

 (26 9)  (564 73)  (564 73)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (565 73)  (565 73)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (566 73)  (566 73)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (567 73)  (567 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (570 73)  (570 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (573 73)  (573 73)  routing T_11_4.lc_trk_g0_2 <X> T_11_4.input_2_4
 (38 9)  (576 73)  (576 73)  LC_4 Logic Functioning bit
 (39 9)  (577 73)  (577 73)  LC_4 Logic Functioning bit
 (41 9)  (579 73)  (579 73)  LC_4 Logic Functioning bit
 (42 9)  (580 73)  (580 73)  LC_4 Logic Functioning bit
 (26 10)  (564 74)  (564 74)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_5/in_0
 (29 10)  (567 74)  (567 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (570 74)  (570 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (571 74)  (571 74)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_5/in_3
 (34 10)  (572 74)  (572 74)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (573 74)  (573 74)  routing T_11_4.lc_trk_g0_5 <X> T_11_4.input_2_5
 (36 10)  (574 74)  (574 74)  LC_5 Logic Functioning bit
 (37 10)  (575 74)  (575 74)  LC_5 Logic Functioning bit
 (40 10)  (578 74)  (578 74)  LC_5 Logic Functioning bit
 (41 10)  (579 74)  (579 74)  LC_5 Logic Functioning bit
 (43 10)  (581 74)  (581 74)  LC_5 Logic Functioning bit
 (45 10)  (583 74)  (583 74)  LC_5 Logic Functioning bit
 (27 11)  (565 75)  (565 75)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (566 75)  (566 75)  routing T_11_4.lc_trk_g3_4 <X> T_11_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 75)  (567 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 75)  (568 75)  routing T_11_4.lc_trk_g0_2 <X> T_11_4.wire_logic_cluster/lc_5/in_1
 (31 11)  (569 75)  (569 75)  routing T_11_4.lc_trk_g3_3 <X> T_11_4.wire_logic_cluster/lc_5/in_3
 (32 11)  (570 75)  (570 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (575 75)  (575 75)  LC_5 Logic Functioning bit
 (38 11)  (576 75)  (576 75)  LC_5 Logic Functioning bit
 (39 11)  (577 75)  (577 75)  LC_5 Logic Functioning bit
 (40 11)  (578 75)  (578 75)  LC_5 Logic Functioning bit
 (41 11)  (579 75)  (579 75)  LC_5 Logic Functioning bit
 (42 11)  (580 75)  (580 75)  LC_5 Logic Functioning bit
 (43 11)  (581 75)  (581 75)  LC_5 Logic Functioning bit
 (22 12)  (560 76)  (560 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (2 13)  (540 77)  (540 77)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (552 77)  (552 77)  routing T_11_4.sp4_h_r_24 <X> T_11_4.lc_trk_g3_0
 (15 13)  (553 77)  (553 77)  routing T_11_4.sp4_h_r_24 <X> T_11_4.lc_trk_g3_0
 (16 13)  (554 77)  (554 77)  routing T_11_4.sp4_h_r_24 <X> T_11_4.lc_trk_g3_0
 (17 13)  (555 77)  (555 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (559 77)  (559 77)  routing T_11_4.sp4_r_v_b_43 <X> T_11_4.lc_trk_g3_3
 (0 14)  (538 78)  (538 78)  routing T_11_4.glb_netwk_6 <X> T_11_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 78)  (539 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (564 78)  (564 78)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_7/in_0
 (29 14)  (567 78)  (567 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (568 78)  (568 78)  routing T_11_4.lc_trk_g0_4 <X> T_11_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (570 78)  (570 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (572 78)  (572 78)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 78)  (574 78)  LC_7 Logic Functioning bit
 (37 14)  (575 78)  (575 78)  LC_7 Logic Functioning bit
 (38 14)  (576 78)  (576 78)  LC_7 Logic Functioning bit
 (40 14)  (578 78)  (578 78)  LC_7 Logic Functioning bit
 (41 14)  (579 78)  (579 78)  LC_7 Logic Functioning bit
 (42 14)  (580 78)  (580 78)  LC_7 Logic Functioning bit
 (43 14)  (581 78)  (581 78)  LC_7 Logic Functioning bit
 (45 14)  (583 78)  (583 78)  LC_7 Logic Functioning bit
 (0 15)  (538 79)  (538 79)  routing T_11_4.glb_netwk_6 <X> T_11_4.wire_logic_cluster/lc_7/s_r
 (14 15)  (552 79)  (552 79)  routing T_11_4.sp4_h_l_17 <X> T_11_4.lc_trk_g3_4
 (15 15)  (553 79)  (553 79)  routing T_11_4.sp4_h_l_17 <X> T_11_4.lc_trk_g3_4
 (16 15)  (554 79)  (554 79)  routing T_11_4.sp4_h_l_17 <X> T_11_4.lc_trk_g3_4
 (17 15)  (555 79)  (555 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (564 79)  (564 79)  routing T_11_4.lc_trk_g0_7 <X> T_11_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 79)  (567 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (569 79)  (569 79)  routing T_11_4.lc_trk_g1_3 <X> T_11_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (570 79)  (570 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (571 79)  (571 79)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.input_2_7
 (34 15)  (572 79)  (572 79)  routing T_11_4.lc_trk_g3_0 <X> T_11_4.input_2_7
 (38 15)  (576 79)  (576 79)  LC_7 Logic Functioning bit
 (39 15)  (577 79)  (577 79)  LC_7 Logic Functioning bit
 (41 15)  (579 79)  (579 79)  LC_7 Logic Functioning bit
 (42 15)  (580 79)  (580 79)  LC_7 Logic Functioning bit
 (43 15)  (581 79)  (581 79)  LC_7 Logic Functioning bit


LogicTile_12_4

 (0 0)  (592 64)  (592 64)  Negative Clock bit

 (1 2)  (593 66)  (593 66)  routing T_12_4.glb_netwk_4 <X> T_12_4.wire_logic_cluster/lc_7/clk
 (2 2)  (594 66)  (594 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (2 9)  (594 73)  (594 73)  Column buffer control bit: LH_colbuf_cntl_4

 (15 10)  (607 74)  (607 74)  routing T_12_4.sp4_h_l_24 <X> T_12_4.lc_trk_g2_5
 (16 10)  (608 74)  (608 74)  routing T_12_4.sp4_h_l_24 <X> T_12_4.lc_trk_g2_5
 (17 10)  (609 74)  (609 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (610 74)  (610 74)  routing T_12_4.sp4_h_l_24 <X> T_12_4.lc_trk_g2_5
 (14 11)  (606 75)  (606 75)  routing T_12_4.tnl_op_4 <X> T_12_4.lc_trk_g2_4
 (15 11)  (607 75)  (607 75)  routing T_12_4.tnl_op_4 <X> T_12_4.lc_trk_g2_4
 (17 11)  (609 75)  (609 75)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 12)  (614 76)  (614 76)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (616 76)  (616 76)  routing T_12_4.tnl_op_3 <X> T_12_4.lc_trk_g3_3
 (25 12)  (617 76)  (617 76)  routing T_12_4.sp4_h_r_34 <X> T_12_4.lc_trk_g3_2
 (2 13)  (594 77)  (594 77)  Column buffer control bit: LH_colbuf_cntl_6

 (21 13)  (613 77)  (613 77)  routing T_12_4.tnl_op_3 <X> T_12_4.lc_trk_g3_3
 (22 13)  (614 77)  (614 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (615 77)  (615 77)  routing T_12_4.sp4_h_r_34 <X> T_12_4.lc_trk_g3_2
 (24 13)  (616 77)  (616 77)  routing T_12_4.sp4_h_r_34 <X> T_12_4.lc_trk_g3_2
 (0 14)  (592 78)  (592 78)  routing T_12_4.glb_netwk_6 <X> T_12_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (593 78)  (593 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (28 14)  (620 78)  (620 78)  routing T_12_4.lc_trk_g2_4 <X> T_12_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (621 78)  (621 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (622 78)  (622 78)  routing T_12_4.lc_trk_g2_4 <X> T_12_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (624 78)  (624 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (625 78)  (625 78)  routing T_12_4.lc_trk_g3_3 <X> T_12_4.wire_logic_cluster/lc_7/in_3
 (34 14)  (626 78)  (626 78)  routing T_12_4.lc_trk_g3_3 <X> T_12_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (627 78)  (627 78)  routing T_12_4.lc_trk_g2_5 <X> T_12_4.input_2_7
 (37 14)  (629 78)  (629 78)  LC_7 Logic Functioning bit
 (40 14)  (632 78)  (632 78)  LC_7 Logic Functioning bit
 (41 14)  (633 78)  (633 78)  LC_7 Logic Functioning bit
 (42 14)  (634 78)  (634 78)  LC_7 Logic Functioning bit
 (45 14)  (637 78)  (637 78)  LC_7 Logic Functioning bit
 (0 15)  (592 79)  (592 79)  routing T_12_4.glb_netwk_6 <X> T_12_4.wire_logic_cluster/lc_7/s_r
 (26 15)  (618 79)  (618 79)  routing T_12_4.lc_trk_g3_2 <X> T_12_4.wire_logic_cluster/lc_7/in_0
 (27 15)  (619 79)  (619 79)  routing T_12_4.lc_trk_g3_2 <X> T_12_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (620 79)  (620 79)  routing T_12_4.lc_trk_g3_2 <X> T_12_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (621 79)  (621 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (623 79)  (623 79)  routing T_12_4.lc_trk_g3_3 <X> T_12_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (624 79)  (624 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (625 79)  (625 79)  routing T_12_4.lc_trk_g2_5 <X> T_12_4.input_2_7
 (39 15)  (631 79)  (631 79)  LC_7 Logic Functioning bit
 (40 15)  (632 79)  (632 79)  LC_7 Logic Functioning bit


IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 2)  (14 50)  (14 50)  PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_5

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_1_3

 (15 0)  (33 48)  (33 48)  routing T_1_3.bot_op_1 <X> T_1_3.lc_trk_g0_1
 (17 0)  (35 48)  (35 48)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (43 48)  (43 48)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g0_2
 (27 0)  (45 48)  (45 48)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 48)  (47 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 48)  (49 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 48)  (50 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 48)  (51 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 48)  (52 48)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 48)  (54 48)  LC_0 Logic Functioning bit
 (45 0)  (63 48)  (63 48)  LC_0 Logic Functioning bit
 (22 1)  (40 49)  (40 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (41 49)  (41 49)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g0_2
 (25 1)  (43 49)  (43 49)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g0_2
 (26 1)  (44 49)  (44 49)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 49)  (45 49)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 49)  (47 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 49)  (48 49)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 49)  (50 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (51 49)  (51 49)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.input_2_0
 (34 1)  (52 49)  (52 49)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.input_2_0
 (45 1)  (63 49)  (63 49)  LC_0 Logic Functioning bit
 (51 1)  (69 49)  (69 49)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (19 50)  (19 50)  routing T_1_3.glb_netwk_4 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (20 50)  (20 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (44 50)  (44 50)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 50)  (45 50)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 50)  (46 50)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 50)  (47 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 50)  (50 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 50)  (52 50)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (38 2)  (56 50)  (56 50)  LC_1 Logic Functioning bit
 (41 2)  (59 50)  (59 50)  LC_1 Logic Functioning bit
 (43 2)  (61 50)  (61 50)  LC_1 Logic Functioning bit
 (45 2)  (63 50)  (63 50)  LC_1 Logic Functioning bit
 (27 3)  (45 51)  (45 51)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 51)  (46 51)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 51)  (47 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (49 51)  (49 51)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (50 51)  (50 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (52 51)  (52 51)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.input_2_1
 (35 3)  (53 51)  (53 51)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.input_2_1
 (36 3)  (54 51)  (54 51)  LC_1 Logic Functioning bit
 (37 3)  (55 51)  (55 51)  LC_1 Logic Functioning bit
 (38 3)  (56 51)  (56 51)  LC_1 Logic Functioning bit
 (41 3)  (59 51)  (59 51)  LC_1 Logic Functioning bit
 (43 3)  (61 51)  (61 51)  LC_1 Logic Functioning bit
 (45 3)  (63 51)  (63 51)  LC_1 Logic Functioning bit
 (21 4)  (39 52)  (39 52)  routing T_1_3.wire_logic_cluster/lc_3/out <X> T_1_3.lc_trk_g1_3
 (22 4)  (40 52)  (40 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 52)  (43 52)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (27 4)  (45 52)  (45 52)  routing T_1_3.lc_trk_g1_0 <X> T_1_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 52)  (47 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 52)  (50 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 52)  (51 52)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (40 4)  (58 52)  (58 52)  LC_2 Logic Functioning bit
 (15 5)  (33 53)  (33 53)  routing T_1_3.bot_op_0 <X> T_1_3.lc_trk_g1_0
 (17 5)  (35 53)  (35 53)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (40 53)  (40 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (41 53)  (41 53)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (25 5)  (43 53)  (43 53)  routing T_1_3.sp4_v_b_10 <X> T_1_3.lc_trk_g1_2
 (26 5)  (44 53)  (44 53)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 53)  (45 53)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 53)  (47 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (49 53)  (49 53)  routing T_1_3.lc_trk_g2_3 <X> T_1_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (50 53)  (50 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (51 53)  (51 53)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.input_2_2
 (34 5)  (52 53)  (52 53)  routing T_1_3.lc_trk_g3_1 <X> T_1_3.input_2_2
 (53 5)  (71 53)  (71 53)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (29 6)  (47 54)  (47 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 54)  (50 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (52 54)  (52 54)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (37 6)  (55 54)  (55 54)  LC_3 Logic Functioning bit
 (39 6)  (57 54)  (57 54)  LC_3 Logic Functioning bit
 (41 6)  (59 54)  (59 54)  LC_3 Logic Functioning bit
 (43 6)  (61 54)  (61 54)  LC_3 Logic Functioning bit
 (45 6)  (63 54)  (63 54)  LC_3 Logic Functioning bit
 (30 7)  (48 55)  (48 55)  routing T_1_3.lc_trk_g0_2 <X> T_1_3.wire_logic_cluster/lc_3/in_1
 (31 7)  (49 55)  (49 55)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_3/in_3
 (37 7)  (55 55)  (55 55)  LC_3 Logic Functioning bit
 (39 7)  (57 55)  (57 55)  LC_3 Logic Functioning bit
 (41 7)  (59 55)  (59 55)  LC_3 Logic Functioning bit
 (43 7)  (61 55)  (61 55)  LC_3 Logic Functioning bit
 (45 7)  (63 55)  (63 55)  LC_3 Logic Functioning bit
 (21 8)  (39 56)  (39 56)  routing T_1_3.rgt_op_3 <X> T_1_3.lc_trk_g2_3
 (22 8)  (40 56)  (40 56)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 56)  (42 56)  routing T_1_3.rgt_op_3 <X> T_1_3.lc_trk_g2_3
 (25 8)  (43 56)  (43 56)  routing T_1_3.rgt_op_2 <X> T_1_3.lc_trk_g2_2
 (27 8)  (45 56)  (45 56)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 56)  (47 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 56)  (49 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 56)  (50 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (51 56)  (51 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (52 56)  (52 56)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.wire_logic_cluster/lc_4/in_3
 (37 8)  (55 56)  (55 56)  LC_4 Logic Functioning bit
 (39 8)  (57 56)  (57 56)  LC_4 Logic Functioning bit
 (41 8)  (59 56)  (59 56)  LC_4 Logic Functioning bit
 (43 8)  (61 56)  (61 56)  LC_4 Logic Functioning bit
 (45 8)  (63 56)  (63 56)  LC_4 Logic Functioning bit
 (22 9)  (40 57)  (40 57)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 57)  (42 57)  routing T_1_3.rgt_op_2 <X> T_1_3.lc_trk_g2_2
 (26 9)  (44 57)  (44 57)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (27 9)  (45 57)  (45 57)  routing T_1_3.lc_trk_g1_3 <X> T_1_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 57)  (47 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 57)  (48 57)  routing T_1_3.lc_trk_g1_2 <X> T_1_3.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 57)  (54 57)  LC_4 Logic Functioning bit
 (37 9)  (55 57)  (55 57)  LC_4 Logic Functioning bit
 (38 9)  (56 57)  (56 57)  LC_4 Logic Functioning bit
 (39 9)  (57 57)  (57 57)  LC_4 Logic Functioning bit
 (45 9)  (63 57)  (63 57)  LC_4 Logic Functioning bit
 (14 10)  (32 58)  (32 58)  routing T_1_3.rgt_op_4 <X> T_1_3.lc_trk_g2_4
 (15 10)  (33 58)  (33 58)  routing T_1_3.tnr_op_5 <X> T_1_3.lc_trk_g2_5
 (17 10)  (35 58)  (35 58)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (28 10)  (46 58)  (46 58)  routing T_1_3.lc_trk_g2_2 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 58)  (47 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 58)  (49 58)  routing T_1_3.lc_trk_g2_4 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 58)  (50 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 58)  (51 58)  routing T_1_3.lc_trk_g2_4 <X> T_1_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 58)  (53 58)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (40 10)  (58 58)  (58 58)  LC_5 Logic Functioning bit
 (15 11)  (33 59)  (33 59)  routing T_1_3.rgt_op_4 <X> T_1_3.lc_trk_g2_4
 (17 11)  (35 59)  (35 59)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (47 59)  (47 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 59)  (48 59)  routing T_1_3.lc_trk_g2_2 <X> T_1_3.wire_logic_cluster/lc_5/in_1
 (32 11)  (50 59)  (50 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (51 59)  (51 59)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (34 11)  (52 59)  (52 59)  routing T_1_3.lc_trk_g3_4 <X> T_1_3.input_2_5
 (17 12)  (35 60)  (35 60)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 60)  (36 60)  routing T_1_3.wire_logic_cluster/lc_1/out <X> T_1_3.lc_trk_g3_1
 (25 12)  (43 60)  (43 60)  routing T_1_3.sp4_h_r_42 <X> T_1_3.lc_trk_g3_2
 (28 12)  (46 60)  (46 60)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 60)  (47 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 60)  (48 60)  routing T_1_3.lc_trk_g2_5 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 60)  (50 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 60)  (51 60)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 60)  (52 60)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (50 12)  (68 60)  (68 60)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (40 61)  (40 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (41 61)  (41 61)  routing T_1_3.sp4_h_r_42 <X> T_1_3.lc_trk_g3_2
 (24 13)  (42 61)  (42 61)  routing T_1_3.sp4_h_r_42 <X> T_1_3.lc_trk_g3_2
 (25 13)  (43 61)  (43 61)  routing T_1_3.sp4_h_r_42 <X> T_1_3.lc_trk_g3_2
 (26 13)  (44 61)  (44 61)  routing T_1_3.lc_trk_g0_2 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 61)  (47 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 61)  (49 61)  routing T_1_3.lc_trk_g3_2 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 61)  (54 61)  LC_6 Logic Functioning bit
 (53 13)  (71 61)  (71 61)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (18 62)  (18 62)  routing T_1_3.glb_netwk_6 <X> T_1_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 62)  (19 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 62)  (32 62)  routing T_1_3.wire_logic_cluster/lc_4/out <X> T_1_3.lc_trk_g3_4
 (0 15)  (18 63)  (18 63)  routing T_1_3.glb_netwk_6 <X> T_1_3.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 63)  (35 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_2_3

 (21 0)  (93 48)  (93 48)  routing T_2_3.wire_logic_cluster/lc_3/out <X> T_2_3.lc_trk_g0_3
 (22 0)  (94 48)  (94 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 48)  (98 48)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 48)  (99 48)  routing T_2_3.lc_trk_g1_0 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 48)  (101 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 48)  (103 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 48)  (104 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 48)  (105 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 48)  (106 48)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 48)  (107 48)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_0
 (41 0)  (113 48)  (113 48)  LC_0 Logic Functioning bit
 (45 0)  (117 48)  (117 48)  LC_0 Logic Functioning bit
 (27 1)  (99 49)  (99 49)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 49)  (101 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 49)  (103 49)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 49)  (104 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 49)  (105 49)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_0
 (34 1)  (106 49)  (106 49)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_0
 (41 1)  (113 49)  (113 49)  LC_0 Logic Functioning bit
 (42 1)  (114 49)  (114 49)  LC_0 Logic Functioning bit
 (43 1)  (115 49)  (115 49)  LC_0 Logic Functioning bit
 (45 1)  (117 49)  (117 49)  LC_0 Logic Functioning bit
 (48 1)  (120 49)  (120 49)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (125 49)  (125 49)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (73 50)  (73 50)  routing T_2_3.glb_netwk_4 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (86 50)  (86 50)  routing T_2_3.wire_logic_cluster/lc_4/out <X> T_2_3.lc_trk_g0_4
 (22 2)  (94 50)  (94 50)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 50)  (96 50)  routing T_2_3.top_op_7 <X> T_2_3.lc_trk_g0_7
 (31 2)  (103 50)  (103 50)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 50)  (104 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 50)  (108 50)  LC_1 Logic Functioning bit
 (38 2)  (110 50)  (110 50)  LC_1 Logic Functioning bit
 (17 3)  (89 51)  (89 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (93 51)  (93 51)  routing T_2_3.top_op_7 <X> T_2_3.lc_trk_g0_7
 (22 3)  (94 51)  (94 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 51)  (96 51)  routing T_2_3.top_op_6 <X> T_2_3.lc_trk_g0_6
 (25 3)  (97 51)  (97 51)  routing T_2_3.top_op_6 <X> T_2_3.lc_trk_g0_6
 (26 3)  (98 51)  (98 51)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 51)  (101 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 51)  (109 51)  LC_1 Logic Functioning bit
 (39 3)  (111 51)  (111 51)  LC_1 Logic Functioning bit
 (1 4)  (73 52)  (73 52)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (86 52)  (86 52)  routing T_2_3.wire_logic_cluster/lc_0/out <X> T_2_3.lc_trk_g1_0
 (32 4)  (104 52)  (104 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 52)  (105 52)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 52)  (106 52)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (38 4)  (110 52)  (110 52)  LC_2 Logic Functioning bit
 (39 4)  (111 52)  (111 52)  LC_2 Logic Functioning bit
 (42 4)  (114 52)  (114 52)  LC_2 Logic Functioning bit
 (43 4)  (115 52)  (115 52)  LC_2 Logic Functioning bit
 (45 4)  (117 52)  (117 52)  LC_2 Logic Functioning bit
 (50 4)  (122 52)  (122 52)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (125 52)  (125 52)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (72 53)  (72 53)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (17 5)  (89 53)  (89 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (103 53)  (103 53)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_2/in_3
 (38 5)  (110 53)  (110 53)  LC_2 Logic Functioning bit
 (39 5)  (111 53)  (111 53)  LC_2 Logic Functioning bit
 (42 5)  (114 53)  (114 53)  LC_2 Logic Functioning bit
 (43 5)  (115 53)  (115 53)  LC_2 Logic Functioning bit
 (45 5)  (117 53)  (117 53)  LC_2 Logic Functioning bit
 (15 6)  (87 54)  (87 54)  routing T_2_3.sp12_h_r_5 <X> T_2_3.lc_trk_g1_5
 (17 6)  (89 54)  (89 54)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (90 54)  (90 54)  routing T_2_3.sp12_h_r_5 <X> T_2_3.lc_trk_g1_5
 (21 6)  (93 54)  (93 54)  routing T_2_3.wire_logic_cluster/lc_7/out <X> T_2_3.lc_trk_g1_7
 (22 6)  (94 54)  (94 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (103 54)  (103 54)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 54)  (104 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (109 54)  (109 54)  LC_3 Logic Functioning bit
 (39 6)  (111 54)  (111 54)  LC_3 Logic Functioning bit
 (41 6)  (113 54)  (113 54)  LC_3 Logic Functioning bit
 (43 6)  (115 54)  (115 54)  LC_3 Logic Functioning bit
 (45 6)  (117 54)  (117 54)  LC_3 Logic Functioning bit
 (18 7)  (90 55)  (90 55)  routing T_2_3.sp12_h_r_5 <X> T_2_3.lc_trk_g1_5
 (26 7)  (98 55)  (98 55)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 55)  (101 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (108 55)  (108 55)  LC_3 Logic Functioning bit
 (38 7)  (110 55)  (110 55)  LC_3 Logic Functioning bit
 (40 7)  (112 55)  (112 55)  LC_3 Logic Functioning bit
 (42 7)  (114 55)  (114 55)  LC_3 Logic Functioning bit
 (45 7)  (117 55)  (117 55)  LC_3 Logic Functioning bit
 (26 8)  (98 56)  (98 56)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_4/in_0
 (31 8)  (103 56)  (103 56)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 56)  (104 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 56)  (105 56)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 56)  (106 56)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (40 8)  (112 56)  (112 56)  LC_4 Logic Functioning bit
 (42 8)  (114 56)  (114 56)  LC_4 Logic Functioning bit
 (45 8)  (117 56)  (117 56)  LC_4 Logic Functioning bit
 (29 9)  (101 57)  (101 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 57)  (103 57)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_4/in_3
 (41 9)  (113 57)  (113 57)  LC_4 Logic Functioning bit
 (43 9)  (115 57)  (115 57)  LC_4 Logic Functioning bit
 (45 9)  (117 57)  (117 57)  LC_4 Logic Functioning bit
 (8 10)  (80 58)  (80 58)  routing T_2_3.sp4_v_t_36 <X> T_2_3.sp4_h_l_42
 (9 10)  (81 58)  (81 58)  routing T_2_3.sp4_v_t_36 <X> T_2_3.sp4_h_l_42
 (10 10)  (82 58)  (82 58)  routing T_2_3.sp4_v_t_36 <X> T_2_3.sp4_h_l_42
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 58)  (102 58)  routing T_2_3.lc_trk_g0_4 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 58)  (103 58)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 58)  (108 58)  LC_5 Logic Functioning bit
 (26 11)  (98 59)  (98 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 59)  (99 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 59)  (100 59)  routing T_2_3.lc_trk_g3_2 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 59)  (101 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 59)  (103 59)  routing T_2_3.lc_trk_g0_6 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 59)  (104 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (107 59)  (107 59)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.input_2_5
 (8 12)  (80 60)  (80 60)  routing T_2_3.sp4_v_b_4 <X> T_2_3.sp4_h_r_10
 (9 12)  (81 60)  (81 60)  routing T_2_3.sp4_v_b_4 <X> T_2_3.sp4_h_r_10
 (10 12)  (82 60)  (82 60)  routing T_2_3.sp4_v_b_4 <X> T_2_3.sp4_h_r_10
 (15 12)  (87 60)  (87 60)  routing T_2_3.tnl_op_1 <X> T_2_3.lc_trk_g3_1
 (17 12)  (89 60)  (89 60)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (97 60)  (97 60)  routing T_2_3.wire_logic_cluster/lc_2/out <X> T_2_3.lc_trk_g3_2
 (26 12)  (98 60)  (98 60)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 60)  (99 60)  routing T_2_3.lc_trk_g1_0 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 60)  (101 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 60)  (103 60)  routing T_2_3.lc_trk_g0_7 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 60)  (104 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (108 60)  (108 60)  LC_6 Logic Functioning bit
 (50 12)  (122 60)  (122 60)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (124 60)  (124 60)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (13 13)  (85 61)  (85 61)  routing T_2_3.sp4_v_t_43 <X> T_2_3.sp4_h_r_11
 (18 13)  (90 61)  (90 61)  routing T_2_3.tnl_op_1 <X> T_2_3.lc_trk_g3_1
 (22 13)  (94 61)  (94 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (99 61)  (99 61)  routing T_2_3.lc_trk_g1_5 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 61)  (101 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 61)  (103 61)  routing T_2_3.lc_trk_g0_7 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (0 14)  (72 62)  (72 62)  routing T_2_3.glb_netwk_6 <X> T_2_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 62)  (73 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (89 62)  (89 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (90 62)  (90 62)  routing T_2_3.wire_logic_cluster/lc_5/out <X> T_2_3.lc_trk_g3_5
 (26 14)  (98 62)  (98 62)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 62)  (99 62)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (28 14)  (100 62)  (100 62)  routing T_2_3.lc_trk_g3_1 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 62)  (101 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 62)  (103 62)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 62)  (104 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 62)  (106 62)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (37 14)  (109 62)  (109 62)  LC_7 Logic Functioning bit
 (39 14)  (111 62)  (111 62)  LC_7 Logic Functioning bit
 (45 14)  (117 62)  (117 62)  LC_7 Logic Functioning bit
 (50 14)  (122 62)  (122 62)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (72 63)  (72 63)  routing T_2_3.glb_netwk_6 <X> T_2_3.wire_logic_cluster/lc_7/s_r
 (22 15)  (94 63)  (94 63)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (95 63)  (95 63)  routing T_2_3.sp4_v_b_46 <X> T_2_3.lc_trk_g3_6
 (24 15)  (96 63)  (96 63)  routing T_2_3.sp4_v_b_46 <X> T_2_3.lc_trk_g3_6
 (26 15)  (98 63)  (98 63)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 63)  (99 63)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 63)  (100 63)  routing T_2_3.lc_trk_g3_6 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 63)  (101 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 63)  (103 63)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (38 15)  (110 63)  (110 63)  LC_7 Logic Functioning bit
 (43 15)  (115 63)  (115 63)  LC_7 Logic Functioning bit
 (45 15)  (117 63)  (117 63)  LC_7 Logic Functioning bit
 (53 15)  (125 63)  (125 63)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control

 (2 9)  (128 57)  (128 57)  Column buffer control bit: MEMB_colbuf_cntl_4



LogicTile_4_3

 (21 0)  (189 48)  (189 48)  routing T_4_3.wire_logic_cluster/lc_3/out <X> T_4_3.lc_trk_g0_3
 (22 0)  (190 48)  (190 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (193 48)  (193 48)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g0_2
 (26 0)  (194 48)  (194 48)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.wire_logic_cluster/lc_0/in_0
 (28 0)  (196 48)  (196 48)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 48)  (197 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 48)  (198 48)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 48)  (199 48)  routing T_4_3.lc_trk_g0_7 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 48)  (200 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (208 48)  (208 48)  LC_0 Logic Functioning bit
 (14 1)  (182 49)  (182 49)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g0_0
 (15 1)  (183 49)  (183 49)  routing T_4_3.top_op_0 <X> T_4_3.lc_trk_g0_0
 (17 1)  (185 49)  (185 49)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (190 49)  (190 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (194 49)  (194 49)  routing T_4_3.lc_trk_g0_6 <X> T_4_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 49)  (197 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (198 49)  (198 49)  routing T_4_3.lc_trk_g2_7 <X> T_4_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (199 49)  (199 49)  routing T_4_3.lc_trk_g0_7 <X> T_4_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 49)  (200 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (203 49)  (203 49)  routing T_4_3.lc_trk_g0_2 <X> T_4_3.input_2_0
 (1 2)  (169 50)  (169 50)  routing T_4_3.glb_netwk_4 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (190 50)  (190 50)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 50)  (192 50)  routing T_4_3.top_op_7 <X> T_4_3.lc_trk_g0_7
 (28 2)  (196 50)  (196 50)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 50)  (197 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 50)  (198 50)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 50)  (199 50)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 50)  (200 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 50)  (202 50)  routing T_4_3.lc_trk_g1_5 <X> T_4_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 50)  (204 50)  LC_1 Logic Functioning bit
 (50 2)  (218 50)  (218 50)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (189 51)  (189 51)  routing T_4_3.top_op_7 <X> T_4_3.lc_trk_g0_7
 (22 3)  (190 51)  (190 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (192 51)  (192 51)  routing T_4_3.top_op_6 <X> T_4_3.lc_trk_g0_6
 (25 3)  (193 51)  (193 51)  routing T_4_3.top_op_6 <X> T_4_3.lc_trk_g0_6
 (26 3)  (194 51)  (194 51)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 51)  (197 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (51 3)  (219 51)  (219 51)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (197 52)  (197 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 52)  (200 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 52)  (201 52)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 52)  (202 52)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (39 4)  (207 52)  (207 52)  LC_2 Logic Functioning bit
 (41 4)  (209 52)  (209 52)  LC_2 Logic Functioning bit
 (45 4)  (213 52)  (213 52)  LC_2 Logic Functioning bit
 (50 4)  (218 52)  (218 52)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (180 53)  (180 53)  routing T_4_3.sp4_h_r_5 <X> T_4_3.sp4_v_b_5
 (26 5)  (194 53)  (194 53)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 53)  (195 53)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 53)  (196 53)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 53)  (197 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 53)  (198 53)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 53)  (199 53)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_2/in_3
 (38 5)  (206 53)  (206 53)  LC_2 Logic Functioning bit
 (39 5)  (207 53)  (207 53)  LC_2 Logic Functioning bit
 (45 5)  (213 53)  (213 53)  LC_2 Logic Functioning bit
 (15 6)  (183 54)  (183 54)  routing T_4_3.top_op_5 <X> T_4_3.lc_trk_g1_5
 (17 6)  (185 54)  (185 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (189 54)  (189 54)  routing T_4_3.wire_logic_cluster/lc_7/out <X> T_4_3.lc_trk_g1_7
 (22 6)  (190 54)  (190 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (200 54)  (200 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 54)  (201 54)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 54)  (202 54)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 54)  (205 54)  LC_3 Logic Functioning bit
 (39 6)  (207 54)  (207 54)  LC_3 Logic Functioning bit
 (41 6)  (209 54)  (209 54)  LC_3 Logic Functioning bit
 (43 6)  (211 54)  (211 54)  LC_3 Logic Functioning bit
 (45 6)  (213 54)  (213 54)  LC_3 Logic Functioning bit
 (18 7)  (186 55)  (186 55)  routing T_4_3.top_op_5 <X> T_4_3.lc_trk_g1_5
 (26 7)  (194 55)  (194 55)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 55)  (197 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 55)  (199 55)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (36 7)  (204 55)  (204 55)  LC_3 Logic Functioning bit
 (38 7)  (206 55)  (206 55)  LC_3 Logic Functioning bit
 (40 7)  (208 55)  (208 55)  LC_3 Logic Functioning bit
 (42 7)  (210 55)  (210 55)  LC_3 Logic Functioning bit
 (44 7)  (212 55)  (212 55)  LC_3 Logic Functioning bit
 (45 7)  (213 55)  (213 55)  LC_3 Logic Functioning bit
 (17 8)  (185 56)  (185 56)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (186 56)  (186 56)  routing T_4_3.wire_logic_cluster/lc_1/out <X> T_4_3.lc_trk_g2_1
 (26 8)  (194 56)  (194 56)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (195 56)  (195 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (196 56)  (196 56)  routing T_4_3.lc_trk_g3_0 <X> T_4_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 56)  (197 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 56)  (200 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (204 56)  (204 56)  LC_4 Logic Functioning bit
 (5 9)  (173 57)  (173 57)  routing T_4_3.sp4_h_r_6 <X> T_4_3.sp4_v_b_6
 (28 9)  (196 57)  (196 57)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 57)  (197 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 57)  (199 57)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 57)  (200 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (14 10)  (182 58)  (182 58)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g2_4
 (17 10)  (185 58)  (185 58)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 58)  (186 58)  routing T_4_3.wire_logic_cluster/lc_5/out <X> T_4_3.lc_trk_g2_5
 (21 10)  (189 58)  (189 58)  routing T_4_3.wire_logic_cluster/lc_7/out <X> T_4_3.lc_trk_g2_7
 (22 10)  (190 58)  (190 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (193 58)  (193 58)  routing T_4_3.wire_logic_cluster/lc_6/out <X> T_4_3.lc_trk_g2_6
 (28 10)  (196 58)  (196 58)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 58)  (197 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 58)  (198 58)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 58)  (199 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 58)  (200 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 58)  (201 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 58)  (202 58)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 58)  (204 58)  LC_5 Logic Functioning bit
 (15 11)  (183 59)  (183 59)  routing T_4_3.rgt_op_4 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (190 59)  (190 59)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (194 59)  (194 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 59)  (195 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 59)  (196 59)  routing T_4_3.lc_trk_g3_2 <X> T_4_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 59)  (197 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (200 59)  (200 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (203 59)  (203 59)  routing T_4_3.lc_trk_g0_3 <X> T_4_3.input_2_5
 (14 12)  (182 60)  (182 60)  routing T_4_3.wire_logic_cluster/lc_0/out <X> T_4_3.lc_trk_g3_0
 (21 12)  (189 60)  (189 60)  routing T_4_3.rgt_op_3 <X> T_4_3.lc_trk_g3_3
 (22 12)  (190 60)  (190 60)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (192 60)  (192 60)  routing T_4_3.rgt_op_3 <X> T_4_3.lc_trk_g3_3
 (25 12)  (193 60)  (193 60)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g3_2
 (26 12)  (194 60)  (194 60)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (28 12)  (196 60)  (196 60)  routing T_4_3.lc_trk_g2_1 <X> T_4_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 60)  (197 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (205 60)  (205 60)  LC_6 Logic Functioning bit
 (42 12)  (210 60)  (210 60)  LC_6 Logic Functioning bit
 (45 12)  (213 60)  (213 60)  LC_6 Logic Functioning bit
 (50 12)  (218 60)  (218 60)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (185 61)  (185 61)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (190 61)  (190 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 61)  (194 61)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 61)  (196 61)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 61)  (197 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (39 13)  (207 61)  (207 61)  LC_6 Logic Functioning bit
 (40 13)  (208 61)  (208 61)  LC_6 Logic Functioning bit
 (44 13)  (212 61)  (212 61)  LC_6 Logic Functioning bit
 (45 13)  (213 61)  (213 61)  LC_6 Logic Functioning bit
 (0 14)  (168 62)  (168 62)  routing T_4_3.glb_netwk_6 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 62)  (169 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 62)  (183 62)  routing T_4_3.rgt_op_5 <X> T_4_3.lc_trk_g3_5
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (186 62)  (186 62)  routing T_4_3.rgt_op_5 <X> T_4_3.lc_trk_g3_5
 (28 14)  (196 62)  (196 62)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 62)  (198 62)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 62)  (199 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 62)  (202 62)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.input_2_7
 (37 14)  (205 62)  (205 62)  LC_7 Logic Functioning bit
 (38 14)  (206 62)  (206 62)  LC_7 Logic Functioning bit
 (39 14)  (207 62)  (207 62)  LC_7 Logic Functioning bit
 (43 14)  (211 62)  (211 62)  LC_7 Logic Functioning bit
 (45 14)  (213 62)  (213 62)  LC_7 Logic Functioning bit
 (0 15)  (168 63)  (168 63)  routing T_4_3.glb_netwk_6 <X> T_4_3.wire_logic_cluster/lc_7/s_r
 (30 15)  (198 63)  (198 63)  routing T_4_3.lc_trk_g2_6 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (199 63)  (199 63)  routing T_4_3.lc_trk_g1_7 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (201 63)  (201 63)  routing T_4_3.lc_trk_g2_5 <X> T_4_3.input_2_7
 (37 15)  (205 63)  (205 63)  LC_7 Logic Functioning bit
 (38 15)  (206 63)  (206 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (43 15)  (211 63)  (211 63)  LC_7 Logic Functioning bit
 (45 15)  (213 63)  (213 63)  LC_7 Logic Functioning bit


LogicTile_5_3

 (14 0)  (236 48)  (236 48)  routing T_5_3.wire_logic_cluster/lc_0/out <X> T_5_3.lc_trk_g0_0
 (16 0)  (238 48)  (238 48)  routing T_5_3.sp4_v_b_1 <X> T_5_3.lc_trk_g0_1
 (17 0)  (239 48)  (239 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (240 48)  (240 48)  routing T_5_3.sp4_v_b_1 <X> T_5_3.lc_trk_g0_1
 (29 0)  (251 48)  (251 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 48)  (254 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 48)  (255 48)  routing T_5_3.lc_trk_g2_3 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (259 48)  (259 48)  LC_0 Logic Functioning bit
 (38 0)  (260 48)  (260 48)  LC_0 Logic Functioning bit
 (42 0)  (264 48)  (264 48)  LC_0 Logic Functioning bit
 (43 0)  (265 48)  (265 48)  LC_0 Logic Functioning bit
 (45 0)  (267 48)  (267 48)  LC_0 Logic Functioning bit
 (46 0)  (268 48)  (268 48)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (270 48)  (270 48)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (239 49)  (239 49)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (248 49)  (248 49)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 49)  (250 49)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 49)  (251 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 49)  (253 49)  routing T_5_3.lc_trk_g2_3 <X> T_5_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 49)  (254 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (258 49)  (258 49)  LC_0 Logic Functioning bit
 (37 1)  (259 49)  (259 49)  LC_0 Logic Functioning bit
 (42 1)  (264 49)  (264 49)  LC_0 Logic Functioning bit
 (43 1)  (265 49)  (265 49)  LC_0 Logic Functioning bit
 (1 2)  (223 50)  (223 50)  routing T_5_3.glb_netwk_4 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 50)  (236 50)  routing T_5_3.wire_logic_cluster/lc_4/out <X> T_5_3.lc_trk_g0_4
 (22 2)  (244 50)  (244 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (245 50)  (245 50)  routing T_5_3.sp4_h_r_7 <X> T_5_3.lc_trk_g0_7
 (24 2)  (246 50)  (246 50)  routing T_5_3.sp4_h_r_7 <X> T_5_3.lc_trk_g0_7
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 50)  (250 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 50)  (252 50)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 50)  (253 50)  routing T_5_3.lc_trk_g2_6 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 50)  (255 50)  routing T_5_3.lc_trk_g2_6 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (47 2)  (269 50)  (269 50)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (243 51)  (243 51)  routing T_5_3.sp4_h_r_7 <X> T_5_3.lc_trk_g0_7
 (30 3)  (252 51)  (252 51)  routing T_5_3.lc_trk_g3_7 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 51)  (253 51)  routing T_5_3.lc_trk_g2_6 <X> T_5_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 51)  (258 51)  LC_1 Logic Functioning bit
 (38 3)  (260 51)  (260 51)  LC_1 Logic Functioning bit
 (10 5)  (232 53)  (232 53)  routing T_5_3.sp4_h_r_11 <X> T_5_3.sp4_v_b_4
 (22 5)  (244 53)  (244 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (245 53)  (245 53)  routing T_5_3.sp4_v_b_18 <X> T_5_3.lc_trk_g1_2
 (24 5)  (246 53)  (246 53)  routing T_5_3.sp4_v_b_18 <X> T_5_3.lc_trk_g1_2
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 54)  (240 54)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g1_5
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 54)  (252 54)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (253 54)  (253 54)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 54)  (256 54)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (38 6)  (260 54)  (260 54)  LC_3 Logic Functioning bit
 (36 7)  (258 55)  (258 55)  LC_3 Logic Functioning bit
 (38 7)  (260 55)  (260 55)  LC_3 Logic Functioning bit
 (21 8)  (243 56)  (243 56)  routing T_5_3.bnl_op_3 <X> T_5_3.lc_trk_g2_3
 (22 8)  (244 56)  (244 56)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (247 56)  (247 56)  routing T_5_3.sp4_v_t_23 <X> T_5_3.lc_trk_g2_2
 (26 8)  (248 56)  (248 56)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (35 8)  (257 56)  (257 56)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.input_2_4
 (37 8)  (259 56)  (259 56)  LC_4 Logic Functioning bit
 (38 8)  (260 56)  (260 56)  LC_4 Logic Functioning bit
 (41 8)  (263 56)  (263 56)  LC_4 Logic Functioning bit
 (42 8)  (264 56)  (264 56)  LC_4 Logic Functioning bit
 (45 8)  (267 56)  (267 56)  LC_4 Logic Functioning bit
 (21 9)  (243 57)  (243 57)  routing T_5_3.bnl_op_3 <X> T_5_3.lc_trk_g2_3
 (22 9)  (244 57)  (244 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (245 57)  (245 57)  routing T_5_3.sp4_v_t_23 <X> T_5_3.lc_trk_g2_2
 (25 9)  (247 57)  (247 57)  routing T_5_3.sp4_v_t_23 <X> T_5_3.lc_trk_g2_2
 (27 9)  (249 57)  (249 57)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 57)  (251 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (254 57)  (254 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (258 57)  (258 57)  LC_4 Logic Functioning bit
 (39 9)  (261 57)  (261 57)  LC_4 Logic Functioning bit
 (40 9)  (262 57)  (262 57)  LC_4 Logic Functioning bit
 (43 9)  (265 57)  (265 57)  LC_4 Logic Functioning bit
 (45 9)  (267 57)  (267 57)  LC_4 Logic Functioning bit
 (25 10)  (247 58)  (247 58)  routing T_5_3.sp4_h_r_46 <X> T_5_3.lc_trk_g2_6
 (31 10)  (253 58)  (253 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 58)  (256 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_3
 (40 10)  (262 58)  (262 58)  LC_5 Logic Functioning bit
 (41 10)  (263 58)  (263 58)  LC_5 Logic Functioning bit
 (42 10)  (264 58)  (264 58)  LC_5 Logic Functioning bit
 (43 10)  (265 58)  (265 58)  LC_5 Logic Functioning bit
 (45 10)  (267 58)  (267 58)  LC_5 Logic Functioning bit
 (22 11)  (244 59)  (244 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (245 59)  (245 59)  routing T_5_3.sp4_h_r_46 <X> T_5_3.lc_trk_g2_6
 (24 11)  (246 59)  (246 59)  routing T_5_3.sp4_h_r_46 <X> T_5_3.lc_trk_g2_6
 (25 11)  (247 59)  (247 59)  routing T_5_3.sp4_h_r_46 <X> T_5_3.lc_trk_g2_6
 (40 11)  (262 59)  (262 59)  LC_5 Logic Functioning bit
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (42 11)  (264 59)  (264 59)  LC_5 Logic Functioning bit
 (43 11)  (265 59)  (265 59)  LC_5 Logic Functioning bit
 (45 11)  (267 59)  (267 59)  LC_5 Logic Functioning bit
 (15 12)  (237 60)  (237 60)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g3_1
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 60)  (240 60)  routing T_5_3.rgt_op_1 <X> T_5_3.lc_trk_g3_1
 (21 12)  (243 60)  (243 60)  routing T_5_3.rgt_op_3 <X> T_5_3.lc_trk_g3_3
 (22 12)  (244 60)  (244 60)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 60)  (246 60)  routing T_5_3.rgt_op_3 <X> T_5_3.lc_trk_g3_3
 (27 12)  (249 60)  (249 60)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (253 60)  (253 60)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (258 60)  (258 60)  LC_6 Logic Functioning bit
 (38 12)  (260 60)  (260 60)  LC_6 Logic Functioning bit
 (40 12)  (262 60)  (262 60)  LC_6 Logic Functioning bit
 (41 12)  (263 60)  (263 60)  LC_6 Logic Functioning bit
 (42 12)  (264 60)  (264 60)  LC_6 Logic Functioning bit
 (43 12)  (265 60)  (265 60)  LC_6 Logic Functioning bit
 (30 13)  (252 61)  (252 61)  routing T_5_3.lc_trk_g1_2 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 61)  (253 61)  routing T_5_3.lc_trk_g0_7 <X> T_5_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (258 61)  (258 61)  LC_6 Logic Functioning bit
 (38 13)  (260 61)  (260 61)  LC_6 Logic Functioning bit
 (40 13)  (262 61)  (262 61)  LC_6 Logic Functioning bit
 (41 13)  (263 61)  (263 61)  LC_6 Logic Functioning bit
 (42 13)  (264 61)  (264 61)  LC_6 Logic Functioning bit
 (43 13)  (265 61)  (265 61)  LC_6 Logic Functioning bit
 (51 13)  (273 61)  (273 61)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (222 62)  (222 62)  routing T_5_3.glb_netwk_6 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 62)  (223 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (243 62)  (243 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (22 14)  (244 62)  (244 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (245 62)  (245 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (24 14)  (246 62)  (246 62)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (27 14)  (249 62)  (249 62)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 62)  (250 62)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 62)  (251 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (254 62)  (254 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 62)  (255 62)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 62)  (256 62)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 62)  (258 62)  LC_7 Logic Functioning bit
 (37 14)  (259 62)  (259 62)  LC_7 Logic Functioning bit
 (38 14)  (260 62)  (260 62)  LC_7 Logic Functioning bit
 (39 14)  (261 62)  (261 62)  LC_7 Logic Functioning bit
 (41 14)  (263 62)  (263 62)  LC_7 Logic Functioning bit
 (43 14)  (265 62)  (265 62)  LC_7 Logic Functioning bit
 (0 15)  (222 63)  (222 63)  routing T_5_3.glb_netwk_6 <X> T_5_3.wire_logic_cluster/lc_7/s_r
 (21 15)  (243 63)  (243 63)  routing T_5_3.sp4_h_l_34 <X> T_5_3.lc_trk_g3_7
 (31 15)  (253 63)  (253 63)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (258 63)  (258 63)  LC_7 Logic Functioning bit
 (37 15)  (259 63)  (259 63)  LC_7 Logic Functioning bit
 (38 15)  (260 63)  (260 63)  LC_7 Logic Functioning bit
 (39 15)  (261 63)  (261 63)  LC_7 Logic Functioning bit
 (41 15)  (263 63)  (263 63)  LC_7 Logic Functioning bit
 (43 15)  (265 63)  (265 63)  LC_7 Logic Functioning bit
 (51 15)  (273 63)  (273 63)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_3

 (14 0)  (290 48)  (290 48)  routing T_6_3.wire_logic_cluster/lc_0/out <X> T_6_3.lc_trk_g0_0
 (16 0)  (292 48)  (292 48)  routing T_6_3.sp4_v_b_1 <X> T_6_3.lc_trk_g0_1
 (17 0)  (293 48)  (293 48)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (294 48)  (294 48)  routing T_6_3.sp4_v_b_1 <X> T_6_3.lc_trk_g0_1
 (22 0)  (298 48)  (298 48)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (300 48)  (300 48)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g0_3
 (26 0)  (302 48)  (302 48)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (303 48)  (303 48)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 48)  (304 48)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 48)  (305 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 48)  (308 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 48)  (309 48)  routing T_6_3.lc_trk_g2_1 <X> T_6_3.wire_logic_cluster/lc_0/in_3
 (12 1)  (288 49)  (288 49)  routing T_6_3.sp4_h_r_2 <X> T_6_3.sp4_v_b_2
 (17 1)  (293 49)  (293 49)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (297 49)  (297 49)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g0_3
 (26 1)  (302 49)  (302 49)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 49)  (303 49)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 49)  (304 49)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 49)  (305 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 49)  (306 49)  routing T_6_3.lc_trk_g3_2 <X> T_6_3.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 49)  (308 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (309 49)  (309 49)  routing T_6_3.lc_trk_g2_0 <X> T_6_3.input_2_0
 (36 1)  (312 49)  (312 49)  LC_0 Logic Functioning bit
 (22 2)  (298 50)  (298 50)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (303 50)  (303 50)  routing T_6_3.lc_trk_g1_1 <X> T_6_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 50)  (305 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 50)  (307 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 50)  (308 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (309 50)  (309 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (310 50)  (310 50)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 50)  (312 50)  LC_1 Logic Functioning bit
 (37 2)  (313 50)  (313 50)  LC_1 Logic Functioning bit
 (38 2)  (314 50)  (314 50)  LC_1 Logic Functioning bit
 (39 2)  (315 50)  (315 50)  LC_1 Logic Functioning bit
 (41 2)  (317 50)  (317 50)  LC_1 Logic Functioning bit
 (42 2)  (318 50)  (318 50)  LC_1 Logic Functioning bit
 (43 2)  (319 50)  (319 50)  LC_1 Logic Functioning bit
 (50 2)  (326 50)  (326 50)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (298 51)  (298 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (300 51)  (300 51)  routing T_6_3.top_op_6 <X> T_6_3.lc_trk_g0_6
 (25 3)  (301 51)  (301 51)  routing T_6_3.top_op_6 <X> T_6_3.lc_trk_g0_6
 (26 3)  (302 51)  (302 51)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 51)  (305 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (312 51)  (312 51)  LC_1 Logic Functioning bit
 (37 3)  (313 51)  (313 51)  LC_1 Logic Functioning bit
 (38 3)  (314 51)  (314 51)  LC_1 Logic Functioning bit
 (39 3)  (315 51)  (315 51)  LC_1 Logic Functioning bit
 (40 3)  (316 51)  (316 51)  LC_1 Logic Functioning bit
 (41 3)  (317 51)  (317 51)  LC_1 Logic Functioning bit
 (42 3)  (318 51)  (318 51)  LC_1 Logic Functioning bit
 (43 3)  (319 51)  (319 51)  LC_1 Logic Functioning bit
 (48 3)  (324 51)  (324 51)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (329 51)  (329 51)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (292 52)  (292 52)  routing T_6_3.sp4_v_b_1 <X> T_6_3.lc_trk_g1_1
 (17 4)  (293 52)  (293 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (294 52)  (294 52)  routing T_6_3.sp4_v_b_1 <X> T_6_3.lc_trk_g1_1
 (22 4)  (298 52)  (298 52)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (300 52)  (300 52)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g1_3
 (26 4)  (302 52)  (302 52)  routing T_6_3.lc_trk_g0_6 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 52)  (303 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 52)  (304 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 52)  (305 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 52)  (306 52)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 52)  (308 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 52)  (310 52)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 52)  (311 52)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.input_2_2
 (40 4)  (316 52)  (316 52)  LC_2 Logic Functioning bit
 (21 5)  (297 53)  (297 53)  routing T_6_3.top_op_3 <X> T_6_3.lc_trk_g1_3
 (22 5)  (298 53)  (298 53)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (300 53)  (300 53)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g1_2
 (25 5)  (301 53)  (301 53)  routing T_6_3.top_op_2 <X> T_6_3.lc_trk_g1_2
 (26 5)  (302 53)  (302 53)  routing T_6_3.lc_trk_g0_6 <X> T_6_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 53)  (305 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 53)  (307 53)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 53)  (308 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (310 53)  (310 53)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.input_2_2
 (15 6)  (291 54)  (291 54)  routing T_6_3.top_op_5 <X> T_6_3.lc_trk_g1_5
 (17 6)  (293 54)  (293 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (302 54)  (302 54)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (305 54)  (305 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 54)  (307 54)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 54)  (308 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 54)  (309 54)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 54)  (310 54)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 54)  (312 54)  LC_3 Logic Functioning bit
 (37 6)  (313 54)  (313 54)  LC_3 Logic Functioning bit
 (38 6)  (314 54)  (314 54)  LC_3 Logic Functioning bit
 (39 6)  (315 54)  (315 54)  LC_3 Logic Functioning bit
 (41 6)  (317 54)  (317 54)  LC_3 Logic Functioning bit
 (42 6)  (318 54)  (318 54)  LC_3 Logic Functioning bit
 (43 6)  (319 54)  (319 54)  LC_3 Logic Functioning bit
 (46 6)  (322 54)  (322 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (323 54)  (323 54)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (294 55)  (294 55)  routing T_6_3.top_op_5 <X> T_6_3.lc_trk_g1_5
 (26 7)  (302 55)  (302 55)  routing T_6_3.lc_trk_g0_7 <X> T_6_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 55)  (305 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 55)  (308 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (312 55)  (312 55)  LC_3 Logic Functioning bit
 (37 7)  (313 55)  (313 55)  LC_3 Logic Functioning bit
 (38 7)  (314 55)  (314 55)  LC_3 Logic Functioning bit
 (39 7)  (315 55)  (315 55)  LC_3 Logic Functioning bit
 (40 7)  (316 55)  (316 55)  LC_3 Logic Functioning bit
 (41 7)  (317 55)  (317 55)  LC_3 Logic Functioning bit
 (42 7)  (318 55)  (318 55)  LC_3 Logic Functioning bit
 (43 7)  (319 55)  (319 55)  LC_3 Logic Functioning bit
 (51 7)  (327 55)  (327 55)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (290 56)  (290 56)  routing T_6_3.sp4_v_t_21 <X> T_6_3.lc_trk_g2_0
 (15 8)  (291 56)  (291 56)  routing T_6_3.tnl_op_1 <X> T_6_3.lc_trk_g2_1
 (17 8)  (293 56)  (293 56)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (302 56)  (302 56)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (303 56)  (303 56)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 56)  (305 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 56)  (308 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 56)  (309 56)  routing T_6_3.lc_trk_g2_1 <X> T_6_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 56)  (311 56)  routing T_6_3.lc_trk_g0_6 <X> T_6_3.input_2_4
 (14 9)  (290 57)  (290 57)  routing T_6_3.sp4_v_t_21 <X> T_6_3.lc_trk_g2_0
 (16 9)  (292 57)  (292 57)  routing T_6_3.sp4_v_t_21 <X> T_6_3.lc_trk_g2_0
 (17 9)  (293 57)  (293 57)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (294 57)  (294 57)  routing T_6_3.tnl_op_1 <X> T_6_3.lc_trk_g2_1
 (26 9)  (302 57)  (302 57)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 57)  (303 57)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 57)  (304 57)  routing T_6_3.lc_trk_g3_7 <X> T_6_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 57)  (305 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 57)  (306 57)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_4/in_1
 (32 9)  (308 57)  (308 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (311 57)  (311 57)  routing T_6_3.lc_trk_g0_6 <X> T_6_3.input_2_4
 (41 9)  (317 57)  (317 57)  LC_4 Logic Functioning bit
 (26 10)  (302 58)  (302 58)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (28 10)  (304 58)  (304 58)  routing T_6_3.lc_trk_g2_0 <X> T_6_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 58)  (305 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 58)  (307 58)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 58)  (308 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (310 58)  (310 58)  routing T_6_3.lc_trk_g1_5 <X> T_6_3.wire_logic_cluster/lc_5/in_3
 (50 10)  (326 58)  (326 58)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (303 59)  (303 59)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 59)  (304 59)  routing T_6_3.lc_trk_g3_4 <X> T_6_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 59)  (305 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (312 59)  (312 59)  LC_5 Logic Functioning bit
 (48 11)  (324 59)  (324 59)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (328 59)  (328 59)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (329 59)  (329 59)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 12)  (276 60)  (276 60)  routing T_6_3.glb_netwk_6 <X> T_6_3.glb2local_3
 (1 12)  (277 60)  (277 60)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (25 12)  (301 60)  (301 60)  routing T_6_3.wire_logic_cluster/lc_2/out <X> T_6_3.lc_trk_g3_2
 (32 12)  (308 60)  (308 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (314 60)  (314 60)  LC_6 Logic Functioning bit
 (39 12)  (315 60)  (315 60)  LC_6 Logic Functioning bit
 (50 12)  (326 60)  (326 60)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (277 61)  (277 61)  routing T_6_3.glb_netwk_6 <X> T_6_3.glb2local_3
 (22 13)  (298 61)  (298 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (307 61)  (307 61)  routing T_6_3.lc_trk_g0_3 <X> T_6_3.wire_logic_cluster/lc_6/in_3
 (38 13)  (314 61)  (314 61)  LC_6 Logic Functioning bit
 (39 13)  (315 61)  (315 61)  LC_6 Logic Functioning bit
 (46 13)  (322 61)  (322 61)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (324 61)  (324 61)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (293 62)  (293 62)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (294 62)  (294 62)  routing T_6_3.wire_logic_cluster/lc_5/out <X> T_6_3.lc_trk_g3_5
 (22 14)  (298 62)  (298 62)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (300 62)  (300 62)  routing T_6_3.tnl_op_7 <X> T_6_3.lc_trk_g3_7
 (27 14)  (303 62)  (303 62)  routing T_6_3.lc_trk_g1_3 <X> T_6_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 62)  (305 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 62)  (307 62)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 62)  (308 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 62)  (309 62)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 62)  (310 62)  routing T_6_3.lc_trk_g3_5 <X> T_6_3.wire_logic_cluster/lc_7/in_3
 (41 14)  (317 62)  (317 62)  LC_7 Logic Functioning bit
 (43 14)  (319 62)  (319 62)  LC_7 Logic Functioning bit
 (46 14)  (322 62)  (322 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (290 63)  (290 63)  routing T_6_3.tnl_op_4 <X> T_6_3.lc_trk_g3_4
 (15 15)  (291 63)  (291 63)  routing T_6_3.tnl_op_4 <X> T_6_3.lc_trk_g3_4
 (17 15)  (293 63)  (293 63)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (297 63)  (297 63)  routing T_6_3.tnl_op_7 <X> T_6_3.lc_trk_g3_7
 (26 15)  (302 63)  (302 63)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (27 15)  (303 63)  (303 63)  routing T_6_3.lc_trk_g1_2 <X> T_6_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 63)  (305 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 63)  (306 63)  routing T_6_3.lc_trk_g1_3 <X> T_6_3.wire_logic_cluster/lc_7/in_1


LogicTile_7_3

 (0 0)  (334 48)  (334 48)  Negative Clock bit

 (21 0)  (355 48)  (355 48)  routing T_7_3.wire_logic_cluster/lc_3/out <X> T_7_3.lc_trk_g0_3
 (22 0)  (356 48)  (356 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (362 48)  (362 48)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 48)  (363 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (366 48)  (366 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 48)  (367 48)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 48)  (368 48)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 48)  (369 48)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_0
 (37 0)  (371 48)  (371 48)  LC_0 Logic Functioning bit
 (40 0)  (374 48)  (374 48)  LC_0 Logic Functioning bit
 (42 0)  (376 48)  (376 48)  LC_0 Logic Functioning bit
 (45 0)  (379 48)  (379 48)  LC_0 Logic Functioning bit
 (22 1)  (356 49)  (356 49)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (360 49)  (360 49)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 49)  (363 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 49)  (366 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (367 49)  (367 49)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_0
 (39 1)  (373 49)  (373 49)  LC_0 Logic Functioning bit
 (41 1)  (375 49)  (375 49)  LC_0 Logic Functioning bit
 (42 1)  (376 49)  (376 49)  LC_0 Logic Functioning bit
 (1 2)  (335 50)  (335 50)  routing T_7_3.glb_netwk_4 <X> T_7_3.wire_logic_cluster/lc_7/clk
 (2 2)  (336 50)  (336 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (348 50)  (348 50)  routing T_7_3.wire_logic_cluster/lc_4/out <X> T_7_3.lc_trk_g0_4
 (21 2)  (355 50)  (355 50)  routing T_7_3.bnr_op_7 <X> T_7_3.lc_trk_g0_7
 (22 2)  (356 50)  (356 50)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (362 50)  (362 50)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 50)  (363 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 50)  (364 50)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (366 50)  (366 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (374 50)  (374 50)  LC_1 Logic Functioning bit
 (41 2)  (375 50)  (375 50)  LC_1 Logic Functioning bit
 (42 2)  (376 50)  (376 50)  LC_1 Logic Functioning bit
 (45 2)  (379 50)  (379 50)  LC_1 Logic Functioning bit
 (17 3)  (351 51)  (351 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (355 51)  (355 51)  routing T_7_3.bnr_op_7 <X> T_7_3.lc_trk_g0_7
 (22 3)  (356 51)  (356 51)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (358 51)  (358 51)  routing T_7_3.top_op_6 <X> T_7_3.lc_trk_g0_6
 (25 3)  (359 51)  (359 51)  routing T_7_3.top_op_6 <X> T_7_3.lc_trk_g0_6
 (27 3)  (361 51)  (361 51)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 51)  (362 51)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 51)  (363 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 51)  (365 51)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 51)  (366 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (367 51)  (367 51)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.input_2_1
 (41 3)  (375 51)  (375 51)  LC_1 Logic Functioning bit
 (52 3)  (386 51)  (386 51)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (348 52)  (348 52)  routing T_7_3.wire_logic_cluster/lc_0/out <X> T_7_3.lc_trk_g1_0
 (28 4)  (362 52)  (362 52)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 52)  (363 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 52)  (366 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 52)  (367 52)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 52)  (368 52)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 52)  (369 52)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_2
 (37 4)  (371 52)  (371 52)  LC_2 Logic Functioning bit
 (39 4)  (373 52)  (373 52)  LC_2 Logic Functioning bit
 (40 4)  (374 52)  (374 52)  LC_2 Logic Functioning bit
 (41 4)  (375 52)  (375 52)  LC_2 Logic Functioning bit
 (45 4)  (379 52)  (379 52)  LC_2 Logic Functioning bit
 (17 5)  (351 53)  (351 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (360 53)  (360 53)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 53)  (363 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (366 53)  (366 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (367 53)  (367 53)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_2
 (39 5)  (373 53)  (373 53)  LC_2 Logic Functioning bit
 (41 5)  (375 53)  (375 53)  LC_2 Logic Functioning bit
 (28 6)  (362 54)  (362 54)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (363 54)  (363 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 54)  (364 54)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 54)  (366 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (371 54)  (371 54)  LC_3 Logic Functioning bit
 (41 6)  (375 54)  (375 54)  LC_3 Logic Functioning bit
 (42 6)  (376 54)  (376 54)  LC_3 Logic Functioning bit
 (45 6)  (379 54)  (379 54)  LC_3 Logic Functioning bit
 (27 7)  (361 55)  (361 55)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (362 55)  (362 55)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 55)  (363 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 55)  (365 55)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 55)  (366 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (367 55)  (367 55)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.input_2_3
 (38 7)  (372 55)  (372 55)  LC_3 Logic Functioning bit
 (39 7)  (373 55)  (373 55)  LC_3 Logic Functioning bit
 (40 7)  (374 55)  (374 55)  LC_3 Logic Functioning bit
 (41 7)  (375 55)  (375 55)  LC_3 Logic Functioning bit
 (17 8)  (351 56)  (351 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (362 56)  (362 56)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 56)  (363 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 56)  (366 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (367 56)  (367 56)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_4/in_3
 (34 8)  (368 56)  (368 56)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 56)  (369 56)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_4
 (36 8)  (370 56)  (370 56)  LC_4 Logic Functioning bit
 (37 8)  (371 56)  (371 56)  LC_4 Logic Functioning bit
 (40 8)  (374 56)  (374 56)  LC_4 Logic Functioning bit
 (41 8)  (375 56)  (375 56)  LC_4 Logic Functioning bit
 (42 8)  (376 56)  (376 56)  LC_4 Logic Functioning bit
 (45 8)  (379 56)  (379 56)  LC_4 Logic Functioning bit
 (26 9)  (360 57)  (360 57)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 57)  (363 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 57)  (366 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (367 57)  (367 57)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.input_2_4
 (36 9)  (370 57)  (370 57)  LC_4 Logic Functioning bit
 (37 9)  (371 57)  (371 57)  LC_4 Logic Functioning bit
 (38 9)  (372 57)  (372 57)  LC_4 Logic Functioning bit
 (39 9)  (373 57)  (373 57)  LC_4 Logic Functioning bit
 (41 9)  (375 57)  (375 57)  LC_4 Logic Functioning bit
 (42 9)  (376 57)  (376 57)  LC_4 Logic Functioning bit
 (43 9)  (377 57)  (377 57)  LC_4 Logic Functioning bit
 (26 10)  (360 58)  (360 58)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (29 10)  (363 58)  (363 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 58)  (364 58)  routing T_7_3.lc_trk_g0_4 <X> T_7_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 58)  (365 58)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 58)  (366 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (370 58)  (370 58)  LC_5 Logic Functioning bit
 (38 10)  (372 58)  (372 58)  LC_5 Logic Functioning bit
 (40 10)  (374 58)  (374 58)  LC_5 Logic Functioning bit
 (42 10)  (376 58)  (376 58)  LC_5 Logic Functioning bit
 (43 10)  (377 58)  (377 58)  LC_5 Logic Functioning bit
 (14 11)  (348 59)  (348 59)  routing T_7_3.sp4_r_v_b_36 <X> T_7_3.lc_trk_g2_4
 (17 11)  (351 59)  (351 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (360 59)  (360 59)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 59)  (363 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (365 59)  (365 59)  routing T_7_3.lc_trk_g0_6 <X> T_7_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (366 59)  (366 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (368 59)  (368 59)  routing T_7_3.lc_trk_g1_0 <X> T_7_3.input_2_5
 (41 11)  (375 59)  (375 59)  LC_5 Logic Functioning bit
 (42 11)  (376 59)  (376 59)  LC_5 Logic Functioning bit
 (43 11)  (377 59)  (377 59)  LC_5 Logic Functioning bit
 (14 12)  (348 60)  (348 60)  routing T_7_3.sp4_v_t_21 <X> T_7_3.lc_trk_g3_0
 (26 12)  (360 60)  (360 60)  routing T_7_3.lc_trk_g3_5 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (29 12)  (363 60)  (363 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (364 60)  (364 60)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (366 60)  (366 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (370 60)  (370 60)  LC_6 Logic Functioning bit
 (38 12)  (372 60)  (372 60)  LC_6 Logic Functioning bit
 (13 13)  (347 61)  (347 61)  routing T_7_3.sp4_v_t_43 <X> T_7_3.sp4_h_r_11
 (14 13)  (348 61)  (348 61)  routing T_7_3.sp4_v_t_21 <X> T_7_3.lc_trk_g3_0
 (16 13)  (350 61)  (350 61)  routing T_7_3.sp4_v_t_21 <X> T_7_3.lc_trk_g3_0
 (17 13)  (351 61)  (351 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (27 13)  (361 61)  (361 61)  routing T_7_3.lc_trk_g3_5 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (362 61)  (362 61)  routing T_7_3.lc_trk_g3_5 <X> T_7_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 61)  (363 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (364 61)  (364 61)  routing T_7_3.lc_trk_g0_7 <X> T_7_3.wire_logic_cluster/lc_6/in_1
 (31 13)  (365 61)  (365 61)  routing T_7_3.lc_trk_g0_3 <X> T_7_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (370 61)  (370 61)  LC_6 Logic Functioning bit
 (37 13)  (371 61)  (371 61)  LC_6 Logic Functioning bit
 (38 13)  (372 61)  (372 61)  LC_6 Logic Functioning bit
 (39 13)  (373 61)  (373 61)  LC_6 Logic Functioning bit
 (40 13)  (374 61)  (374 61)  LC_6 Logic Functioning bit
 (42 13)  (376 61)  (376 61)  LC_6 Logic Functioning bit
 (51 13)  (385 61)  (385 61)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (334 62)  (334 62)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 62)  (335 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (350 62)  (350 62)  routing T_7_3.sp4_v_b_37 <X> T_7_3.lc_trk_g3_5
 (17 14)  (351 62)  (351 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (352 62)  (352 62)  routing T_7_3.sp4_v_b_37 <X> T_7_3.lc_trk_g3_5
 (28 14)  (362 62)  (362 62)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 62)  (363 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 62)  (364 62)  routing T_7_3.lc_trk_g2_4 <X> T_7_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 62)  (366 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (371 62)  (371 62)  LC_7 Logic Functioning bit
 (38 14)  (372 62)  (372 62)  LC_7 Logic Functioning bit
 (39 14)  (373 62)  (373 62)  LC_7 Logic Functioning bit
 (40 14)  (374 62)  (374 62)  LC_7 Logic Functioning bit
 (42 14)  (376 62)  (376 62)  LC_7 Logic Functioning bit
 (45 14)  (379 62)  (379 62)  LC_7 Logic Functioning bit
 (0 15)  (334 63)  (334 63)  routing T_7_3.glb_netwk_6 <X> T_7_3.wire_logic_cluster/lc_7/s_r
 (18 15)  (352 63)  (352 63)  routing T_7_3.sp4_v_b_37 <X> T_7_3.lc_trk_g3_5
 (27 15)  (361 63)  (361 63)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (362 63)  (362 63)  routing T_7_3.lc_trk_g3_0 <X> T_7_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 63)  (363 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (365 63)  (365 63)  routing T_7_3.lc_trk_g0_2 <X> T_7_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 63)  (366 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (367 63)  (367 63)  routing T_7_3.lc_trk_g2_1 <X> T_7_3.input_2_7
 (37 15)  (371 63)  (371 63)  LC_7 Logic Functioning bit
 (38 15)  (372 63)  (372 63)  LC_7 Logic Functioning bit
 (40 15)  (374 63)  (374 63)  LC_7 Logic Functioning bit
 (41 15)  (375 63)  (375 63)  LC_7 Logic Functioning bit
 (43 15)  (377 63)  (377 63)  LC_7 Logic Functioning bit


LogicTile_8_3

 (0 0)  (388 48)  (388 48)  Negative Clock bit

 (21 0)  (409 48)  (409 48)  routing T_8_3.wire_logic_cluster/lc_3/out <X> T_8_3.lc_trk_g0_3
 (22 0)  (410 48)  (410 48)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (413 48)  (413 48)  routing T_8_3.wire_logic_cluster/lc_2/out <X> T_8_3.lc_trk_g0_2
 (26 0)  (414 48)  (414 48)  routing T_8_3.lc_trk_g1_7 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (28 0)  (416 48)  (416 48)  routing T_8_3.lc_trk_g2_1 <X> T_8_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 48)  (417 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (419 48)  (419 48)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 48)  (420 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (422 48)  (422 48)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (423 48)  (423 48)  routing T_8_3.lc_trk_g0_6 <X> T_8_3.input_2_0
 (37 0)  (425 48)  (425 48)  LC_0 Logic Functioning bit
 (38 0)  (426 48)  (426 48)  LC_0 Logic Functioning bit
 (39 0)  (427 48)  (427 48)  LC_0 Logic Functioning bit
 (40 0)  (428 48)  (428 48)  LC_0 Logic Functioning bit
 (41 0)  (429 48)  (429 48)  LC_0 Logic Functioning bit
 (42 0)  (430 48)  (430 48)  LC_0 Logic Functioning bit
 (45 0)  (433 48)  (433 48)  LC_0 Logic Functioning bit
 (22 1)  (410 49)  (410 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (414 49)  (414 49)  routing T_8_3.lc_trk_g1_7 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (415 49)  (415 49)  routing T_8_3.lc_trk_g1_7 <X> T_8_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 49)  (417 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (419 49)  (419 49)  routing T_8_3.lc_trk_g1_6 <X> T_8_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 49)  (420 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (423 49)  (423 49)  routing T_8_3.lc_trk_g0_6 <X> T_8_3.input_2_0
 (36 1)  (424 49)  (424 49)  LC_0 Logic Functioning bit
 (37 1)  (425 49)  (425 49)  LC_0 Logic Functioning bit
 (38 1)  (426 49)  (426 49)  LC_0 Logic Functioning bit
 (39 1)  (427 49)  (427 49)  LC_0 Logic Functioning bit
 (40 1)  (428 49)  (428 49)  LC_0 Logic Functioning bit
 (43 1)  (431 49)  (431 49)  LC_0 Logic Functioning bit
 (1 2)  (389 50)  (389 50)  routing T_8_3.glb_netwk_4 <X> T_8_3.wire_logic_cluster/lc_7/clk
 (2 2)  (390 50)  (390 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (392 50)  (392 50)  routing T_8_3.sp4_v_b_0 <X> T_8_3.sp4_v_t_37
 (14 2)  (402 50)  (402 50)  routing T_8_3.wire_logic_cluster/lc_4/out <X> T_8_3.lc_trk_g0_4
 (25 2)  (413 50)  (413 50)  routing T_8_3.sp4_h_l_11 <X> T_8_3.lc_trk_g0_6
 (26 2)  (414 50)  (414 50)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_logic_cluster/lc_1/in_0
 (29 2)  (417 50)  (417 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 50)  (420 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 50)  (421 50)  routing T_8_3.lc_trk_g2_0 <X> T_8_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 50)  (424 50)  LC_1 Logic Functioning bit
 (37 2)  (425 50)  (425 50)  LC_1 Logic Functioning bit
 (38 2)  (426 50)  (426 50)  LC_1 Logic Functioning bit
 (39 2)  (427 50)  (427 50)  LC_1 Logic Functioning bit
 (41 2)  (429 50)  (429 50)  LC_1 Logic Functioning bit
 (43 2)  (431 50)  (431 50)  LC_1 Logic Functioning bit
 (17 3)  (405 51)  (405 51)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (410 51)  (410 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (411 51)  (411 51)  routing T_8_3.sp4_h_l_11 <X> T_8_3.lc_trk_g0_6
 (24 3)  (412 51)  (412 51)  routing T_8_3.sp4_h_l_11 <X> T_8_3.lc_trk_g0_6
 (25 3)  (413 51)  (413 51)  routing T_8_3.sp4_h_l_11 <X> T_8_3.lc_trk_g0_6
 (26 3)  (414 51)  (414 51)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (416 51)  (416 51)  routing T_8_3.lc_trk_g2_7 <X> T_8_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 51)  (417 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 51)  (418 51)  routing T_8_3.lc_trk_g0_2 <X> T_8_3.wire_logic_cluster/lc_1/in_1
 (37 3)  (425 51)  (425 51)  LC_1 Logic Functioning bit
 (39 3)  (427 51)  (427 51)  LC_1 Logic Functioning bit
 (3 4)  (391 52)  (391 52)  routing T_8_3.sp12_v_t_23 <X> T_8_3.sp12_h_r_0
 (21 4)  (409 52)  (409 52)  routing T_8_3.wire_logic_cluster/lc_3/out <X> T_8_3.lc_trk_g1_3
 (22 4)  (410 52)  (410 52)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (414 52)  (414 52)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (415 52)  (415 52)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 52)  (416 52)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 52)  (417 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 52)  (419 52)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 52)  (420 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 52)  (421 52)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 52)  (422 52)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_2/in_3
 (35 4)  (423 52)  (423 52)  routing T_8_3.lc_trk_g0_4 <X> T_8_3.input_2_2
 (38 4)  (426 52)  (426 52)  LC_2 Logic Functioning bit
 (45 4)  (433 52)  (433 52)  LC_2 Logic Functioning bit
 (26 5)  (414 53)  (414 53)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 53)  (416 53)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 53)  (417 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 53)  (418 53)  routing T_8_3.lc_trk_g3_2 <X> T_8_3.wire_logic_cluster/lc_2/in_1
 (32 5)  (420 53)  (420 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (424 53)  (424 53)  LC_2 Logic Functioning bit
 (38 5)  (426 53)  (426 53)  LC_2 Logic Functioning bit
 (40 5)  (428 53)  (428 53)  LC_2 Logic Functioning bit
 (41 5)  (429 53)  (429 53)  LC_2 Logic Functioning bit
 (42 5)  (430 53)  (430 53)  LC_2 Logic Functioning bit
 (43 5)  (431 53)  (431 53)  LC_2 Logic Functioning bit
 (46 5)  (434 53)  (434 53)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (52 5)  (440 53)  (440 53)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (14 6)  (402 54)  (402 54)  routing T_8_3.wire_logic_cluster/lc_4/out <X> T_8_3.lc_trk_g1_4
 (21 6)  (409 54)  (409 54)  routing T_8_3.sp4_v_b_15 <X> T_8_3.lc_trk_g1_7
 (22 6)  (410 54)  (410 54)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (411 54)  (411 54)  routing T_8_3.sp4_v_b_15 <X> T_8_3.lc_trk_g1_7
 (25 6)  (413 54)  (413 54)  routing T_8_3.sp4_v_t_3 <X> T_8_3.lc_trk_g1_6
 (28 6)  (416 54)  (416 54)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 54)  (417 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 54)  (418 54)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (419 54)  (419 54)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 54)  (420 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 54)  (421 54)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (423 54)  (423 54)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input_2_3
 (38 6)  (426 54)  (426 54)  LC_3 Logic Functioning bit
 (45 6)  (433 54)  (433 54)  LC_3 Logic Functioning bit
 (48 6)  (436 54)  (436 54)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (17 7)  (405 55)  (405 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (409 55)  (409 55)  routing T_8_3.sp4_v_b_15 <X> T_8_3.lc_trk_g1_7
 (22 7)  (410 55)  (410 55)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (411 55)  (411 55)  routing T_8_3.sp4_v_t_3 <X> T_8_3.lc_trk_g1_6
 (25 7)  (413 55)  (413 55)  routing T_8_3.sp4_v_t_3 <X> T_8_3.lc_trk_g1_6
 (26 7)  (414 55)  (414 55)  routing T_8_3.lc_trk_g0_3 <X> T_8_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 55)  (417 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 55)  (418 55)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_3/in_1
 (32 7)  (420 55)  (420 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (422 55)  (422 55)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input_2_3
 (37 7)  (425 55)  (425 55)  LC_3 Logic Functioning bit
 (39 7)  (427 55)  (427 55)  LC_3 Logic Functioning bit
 (40 7)  (428 55)  (428 55)  LC_3 Logic Functioning bit
 (41 7)  (429 55)  (429 55)  LC_3 Logic Functioning bit
 (42 7)  (430 55)  (430 55)  LC_3 Logic Functioning bit
 (43 7)  (431 55)  (431 55)  LC_3 Logic Functioning bit
 (53 7)  (441 55)  (441 55)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (402 56)  (402 56)  routing T_8_3.wire_logic_cluster/lc_0/out <X> T_8_3.lc_trk_g2_0
 (15 8)  (403 56)  (403 56)  routing T_8_3.sp4_v_t_28 <X> T_8_3.lc_trk_g2_1
 (16 8)  (404 56)  (404 56)  routing T_8_3.sp4_v_t_28 <X> T_8_3.lc_trk_g2_1
 (17 8)  (405 56)  (405 56)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (414 56)  (414 56)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (415 56)  (415 56)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 56)  (416 56)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 56)  (417 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 56)  (418 56)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (420 56)  (420 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (423 56)  (423 56)  routing T_8_3.lc_trk_g0_4 <X> T_8_3.input_2_4
 (37 8)  (425 56)  (425 56)  LC_4 Logic Functioning bit
 (42 8)  (430 56)  (430 56)  LC_4 Logic Functioning bit
 (43 8)  (431 56)  (431 56)  LC_4 Logic Functioning bit
 (45 8)  (433 56)  (433 56)  LC_4 Logic Functioning bit
 (17 9)  (405 57)  (405 57)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (414 57)  (414 57)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 57)  (416 57)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 57)  (417 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 57)  (419 57)  routing T_8_3.lc_trk_g0_3 <X> T_8_3.wire_logic_cluster/lc_4/in_3
 (32 9)  (420 57)  (420 57)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (424 57)  (424 57)  LC_4 Logic Functioning bit
 (39 9)  (427 57)  (427 57)  LC_4 Logic Functioning bit
 (42 9)  (430 57)  (430 57)  LC_4 Logic Functioning bit
 (43 9)  (431 57)  (431 57)  LC_4 Logic Functioning bit
 (48 9)  (436 57)  (436 57)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (441 57)  (441 57)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (402 58)  (402 58)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g2_4
 (22 10)  (410 58)  (410 58)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (412 58)  (412 58)  routing T_8_3.tnl_op_7 <X> T_8_3.lc_trk_g2_7
 (28 10)  (416 58)  (416 58)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 58)  (417 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 58)  (418 58)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 58)  (419 58)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 58)  (420 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (421 58)  (421 58)  routing T_8_3.lc_trk_g2_4 <X> T_8_3.wire_logic_cluster/lc_5/in_3
 (35 10)  (423 58)  (423 58)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input_2_5
 (37 10)  (425 58)  (425 58)  LC_5 Logic Functioning bit
 (38 10)  (426 58)  (426 58)  LC_5 Logic Functioning bit
 (39 10)  (427 58)  (427 58)  LC_5 Logic Functioning bit
 (46 10)  (434 58)  (434 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (403 59)  (403 59)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g2_4
 (16 11)  (404 59)  (404 59)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g2_4
 (17 11)  (405 59)  (405 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (409 59)  (409 59)  routing T_8_3.tnl_op_7 <X> T_8_3.lc_trk_g2_7
 (22 11)  (410 59)  (410 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (413 59)  (413 59)  routing T_8_3.sp4_r_v_b_38 <X> T_8_3.lc_trk_g2_6
 (26 11)  (414 59)  (414 59)  routing T_8_3.lc_trk_g0_3 <X> T_8_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 59)  (417 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 59)  (418 59)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.wire_logic_cluster/lc_5/in_1
 (32 11)  (420 59)  (420 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (422 59)  (422 59)  routing T_8_3.lc_trk_g1_4 <X> T_8_3.input_2_5
 (36 11)  (424 59)  (424 59)  LC_5 Logic Functioning bit
 (37 11)  (425 59)  (425 59)  LC_5 Logic Functioning bit
 (38 11)  (426 59)  (426 59)  LC_5 Logic Functioning bit
 (39 11)  (427 59)  (427 59)  LC_5 Logic Functioning bit
 (47 11)  (435 59)  (435 59)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (436 59)  (436 59)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (441 59)  (441 59)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (392 60)  (392 60)  routing T_8_3.sp4_v_t_44 <X> T_8_3.sp4_v_b_9
 (25 12)  (413 60)  (413 60)  routing T_8_3.wire_logic_cluster/lc_2/out <X> T_8_3.lc_trk_g3_2
 (27 12)  (415 60)  (415 60)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 60)  (416 60)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 60)  (417 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 60)  (418 60)  routing T_8_3.lc_trk_g3_4 <X> T_8_3.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 60)  (419 60)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 60)  (420 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (421 60)  (421 60)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (422 60)  (422 60)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (423 60)  (423 60)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.input_2_6
 (37 12)  (425 60)  (425 60)  LC_6 Logic Functioning bit
 (38 12)  (426 60)  (426 60)  LC_6 Logic Functioning bit
 (39 12)  (427 60)  (427 60)  LC_6 Logic Functioning bit
 (45 12)  (433 60)  (433 60)  LC_6 Logic Functioning bit
 (47 12)  (435 60)  (435 60)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (410 61)  (410 61)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (414 61)  (414 61)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_logic_cluster/lc_6/in_0
 (27 13)  (415 61)  (415 61)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 61)  (417 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (419 61)  (419 61)  routing T_8_3.lc_trk_g3_6 <X> T_8_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (420 61)  (420 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (421 61)  (421 61)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.input_2_6
 (35 13)  (423 61)  (423 61)  routing T_8_3.lc_trk_g2_6 <X> T_8_3.input_2_6
 (36 13)  (424 61)  (424 61)  LC_6 Logic Functioning bit
 (38 13)  (426 61)  (426 61)  LC_6 Logic Functioning bit
 (39 13)  (427 61)  (427 61)  LC_6 Logic Functioning bit
 (42 13)  (430 61)  (430 61)  LC_6 Logic Functioning bit
 (52 13)  (440 61)  (440 61)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (388 62)  (388 62)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 62)  (389 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (402 62)  (402 62)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g3_4
 (25 14)  (413 62)  (413 62)  routing T_8_3.wire_logic_cluster/lc_6/out <X> T_8_3.lc_trk_g3_6
 (27 14)  (415 62)  (415 62)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 62)  (417 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 62)  (419 62)  routing T_8_3.lc_trk_g0_4 <X> T_8_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 62)  (420 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (425 62)  (425 62)  LC_7 Logic Functioning bit
 (39 14)  (427 62)  (427 62)  LC_7 Logic Functioning bit
 (41 14)  (429 62)  (429 62)  LC_7 Logic Functioning bit
 (43 14)  (431 62)  (431 62)  LC_7 Logic Functioning bit
 (0 15)  (388 63)  (388 63)  routing T_8_3.glb_netwk_6 <X> T_8_3.wire_logic_cluster/lc_7/s_r
 (15 15)  (403 63)  (403 63)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g3_4
 (16 15)  (404 63)  (404 63)  routing T_8_3.sp4_h_r_36 <X> T_8_3.lc_trk_g3_4
 (17 15)  (405 63)  (405 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (410 63)  (410 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (418 63)  (418 63)  routing T_8_3.lc_trk_g1_3 <X> T_8_3.wire_logic_cluster/lc_7/in_1
 (37 15)  (425 63)  (425 63)  LC_7 Logic Functioning bit
 (39 15)  (427 63)  (427 63)  LC_7 Logic Functioning bit
 (41 15)  (429 63)  (429 63)  LC_7 Logic Functioning bit
 (43 15)  (431 63)  (431 63)  LC_7 Logic Functioning bit


LogicTile_9_3

 (0 0)  (442 48)  (442 48)  Negative Clock bit

 (21 0)  (463 48)  (463 48)  routing T_9_3.sp4_h_r_11 <X> T_9_3.lc_trk_g0_3
 (22 0)  (464 48)  (464 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (465 48)  (465 48)  routing T_9_3.sp4_h_r_11 <X> T_9_3.lc_trk_g0_3
 (24 0)  (466 48)  (466 48)  routing T_9_3.sp4_h_r_11 <X> T_9_3.lc_trk_g0_3
 (26 0)  (468 48)  (468 48)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (469 48)  (469 48)  routing T_9_3.lc_trk_g1_2 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (471 48)  (471 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (474 48)  (474 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 48)  (475 48)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 48)  (477 48)  routing T_9_3.lc_trk_g0_6 <X> T_9_3.input_2_0
 (37 0)  (479 48)  (479 48)  LC_0 Logic Functioning bit
 (38 0)  (480 48)  (480 48)  LC_0 Logic Functioning bit
 (39 0)  (481 48)  (481 48)  LC_0 Logic Functioning bit
 (40 0)  (482 48)  (482 48)  LC_0 Logic Functioning bit
 (41 0)  (483 48)  (483 48)  LC_0 Logic Functioning bit
 (42 0)  (484 48)  (484 48)  LC_0 Logic Functioning bit
 (45 0)  (487 48)  (487 48)  LC_0 Logic Functioning bit
 (26 1)  (468 49)  (468 49)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 49)  (470 49)  routing T_9_3.lc_trk_g2_6 <X> T_9_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 49)  (471 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 49)  (472 49)  routing T_9_3.lc_trk_g1_2 <X> T_9_3.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 49)  (473 49)  routing T_9_3.lc_trk_g2_3 <X> T_9_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 49)  (474 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (477 49)  (477 49)  routing T_9_3.lc_trk_g0_6 <X> T_9_3.input_2_0
 (36 1)  (478 49)  (478 49)  LC_0 Logic Functioning bit
 (37 1)  (479 49)  (479 49)  LC_0 Logic Functioning bit
 (38 1)  (480 49)  (480 49)  LC_0 Logic Functioning bit
 (39 1)  (481 49)  (481 49)  LC_0 Logic Functioning bit
 (40 1)  (482 49)  (482 49)  LC_0 Logic Functioning bit
 (43 1)  (485 49)  (485 49)  LC_0 Logic Functioning bit
 (1 2)  (443 50)  (443 50)  routing T_9_3.glb_netwk_4 <X> T_9_3.wire_logic_cluster/lc_7/clk
 (2 2)  (444 50)  (444 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 2)  (457 50)  (457 50)  routing T_9_3.sp12_h_r_5 <X> T_9_3.lc_trk_g0_5
 (17 2)  (459 50)  (459 50)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (460 50)  (460 50)  routing T_9_3.sp12_h_r_5 <X> T_9_3.lc_trk_g0_5
 (25 2)  (467 50)  (467 50)  routing T_9_3.sp4_v_t_3 <X> T_9_3.lc_trk_g0_6
 (26 2)  (468 50)  (468 50)  routing T_9_3.lc_trk_g0_5 <X> T_9_3.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 50)  (469 50)  routing T_9_3.lc_trk_g3_3 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 50)  (470 50)  routing T_9_3.lc_trk_g3_3 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 50)  (471 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (474 50)  (474 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (475 50)  (475 50)  routing T_9_3.lc_trk_g2_0 <X> T_9_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 50)  (478 50)  LC_1 Logic Functioning bit
 (38 2)  (480 50)  (480 50)  LC_1 Logic Functioning bit
 (18 3)  (460 51)  (460 51)  routing T_9_3.sp12_h_r_5 <X> T_9_3.lc_trk_g0_5
 (22 3)  (464 51)  (464 51)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (465 51)  (465 51)  routing T_9_3.sp4_v_t_3 <X> T_9_3.lc_trk_g0_6
 (25 3)  (467 51)  (467 51)  routing T_9_3.sp4_v_t_3 <X> T_9_3.lc_trk_g0_6
 (29 3)  (471 51)  (471 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 51)  (472 51)  routing T_9_3.lc_trk_g3_3 <X> T_9_3.wire_logic_cluster/lc_1/in_1
 (36 3)  (478 51)  (478 51)  LC_1 Logic Functioning bit
 (37 3)  (479 51)  (479 51)  LC_1 Logic Functioning bit
 (38 3)  (480 51)  (480 51)  LC_1 Logic Functioning bit
 (39 3)  (481 51)  (481 51)  LC_1 Logic Functioning bit
 (40 3)  (482 51)  (482 51)  LC_1 Logic Functioning bit
 (42 3)  (484 51)  (484 51)  LC_1 Logic Functioning bit
 (21 4)  (463 52)  (463 52)  routing T_9_3.sp4_v_b_11 <X> T_9_3.lc_trk_g1_3
 (22 4)  (464 52)  (464 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (465 52)  (465 52)  routing T_9_3.sp4_v_b_11 <X> T_9_3.lc_trk_g1_3
 (25 4)  (467 52)  (467 52)  routing T_9_3.sp4_h_l_7 <X> T_9_3.lc_trk_g1_2
 (26 4)  (468 52)  (468 52)  routing T_9_3.lc_trk_g3_7 <X> T_9_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (469 52)  (469 52)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 52)  (471 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 52)  (472 52)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 52)  (474 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (481 52)  (481 52)  LC_2 Logic Functioning bit
 (40 4)  (482 52)  (482 52)  LC_2 Logic Functioning bit
 (50 4)  (492 52)  (492 52)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (446 53)  (446 53)  routing T_9_3.sp4_v_t_47 <X> T_9_3.sp4_h_r_3
 (21 5)  (463 53)  (463 53)  routing T_9_3.sp4_v_b_11 <X> T_9_3.lc_trk_g1_3
 (22 5)  (464 53)  (464 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (465 53)  (465 53)  routing T_9_3.sp4_h_l_7 <X> T_9_3.lc_trk_g1_2
 (24 5)  (466 53)  (466 53)  routing T_9_3.sp4_h_l_7 <X> T_9_3.lc_trk_g1_2
 (25 5)  (467 53)  (467 53)  routing T_9_3.sp4_h_l_7 <X> T_9_3.lc_trk_g1_2
 (26 5)  (468 53)  (468 53)  routing T_9_3.lc_trk_g3_7 <X> T_9_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 53)  (469 53)  routing T_9_3.lc_trk_g3_7 <X> T_9_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 53)  (470 53)  routing T_9_3.lc_trk_g3_7 <X> T_9_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 53)  (471 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (473 53)  (473 53)  routing T_9_3.lc_trk_g0_3 <X> T_9_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (478 53)  (478 53)  LC_2 Logic Functioning bit
 (38 5)  (480 53)  (480 53)  LC_2 Logic Functioning bit
 (40 5)  (482 53)  (482 53)  LC_2 Logic Functioning bit
 (41 5)  (483 53)  (483 53)  LC_2 Logic Functioning bit
 (42 5)  (484 53)  (484 53)  LC_2 Logic Functioning bit
 (43 5)  (485 53)  (485 53)  LC_2 Logic Functioning bit
 (26 6)  (468 54)  (468 54)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (469 54)  (469 54)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 54)  (471 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 54)  (474 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 54)  (475 54)  routing T_9_3.lc_trk_g3_1 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (476 54)  (476 54)  routing T_9_3.lc_trk_g3_1 <X> T_9_3.wire_logic_cluster/lc_3/in_3
 (37 6)  (479 54)  (479 54)  LC_3 Logic Functioning bit
 (41 6)  (483 54)  (483 54)  LC_3 Logic Functioning bit
 (42 6)  (484 54)  (484 54)  LC_3 Logic Functioning bit
 (50 6)  (492 54)  (492 54)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (457 55)  (457 55)  routing T_9_3.bot_op_4 <X> T_9_3.lc_trk_g1_4
 (17 7)  (459 55)  (459 55)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (469 55)  (469 55)  routing T_9_3.lc_trk_g1_4 <X> T_9_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 55)  (471 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 55)  (472 55)  routing T_9_3.lc_trk_g1_3 <X> T_9_3.wire_logic_cluster/lc_3/in_1
 (36 7)  (478 55)  (478 55)  LC_3 Logic Functioning bit
 (37 7)  (479 55)  (479 55)  LC_3 Logic Functioning bit
 (40 7)  (482 55)  (482 55)  LC_3 Logic Functioning bit
 (42 7)  (484 55)  (484 55)  LC_3 Logic Functioning bit
 (43 7)  (485 55)  (485 55)  LC_3 Logic Functioning bit
 (14 8)  (456 56)  (456 56)  routing T_9_3.wire_logic_cluster/lc_0/out <X> T_9_3.lc_trk_g2_0
 (22 8)  (464 56)  (464 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (4 9)  (446 57)  (446 57)  routing T_9_3.sp4_v_t_36 <X> T_9_3.sp4_h_r_6
 (17 9)  (459 57)  (459 57)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (463 57)  (463 57)  routing T_9_3.sp4_r_v_b_35 <X> T_9_3.lc_trk_g2_3
 (22 11)  (464 59)  (464 59)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (465 59)  (465 59)  routing T_9_3.sp12_v_b_14 <X> T_9_3.lc_trk_g2_6
 (15 12)  (457 60)  (457 60)  routing T_9_3.tnl_op_1 <X> T_9_3.lc_trk_g3_1
 (17 12)  (459 60)  (459 60)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (464 60)  (464 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (18 13)  (460 61)  (460 61)  routing T_9_3.tnl_op_1 <X> T_9_3.lc_trk_g3_1
 (21 13)  (463 61)  (463 61)  routing T_9_3.sp4_r_v_b_43 <X> T_9_3.lc_trk_g3_3
 (0 14)  (442 62)  (442 62)  routing T_9_3.glb_netwk_6 <X> T_9_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 62)  (443 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (463 62)  (463 62)  routing T_9_3.sp4_v_t_26 <X> T_9_3.lc_trk_g3_7
 (22 14)  (464 62)  (464 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (465 62)  (465 62)  routing T_9_3.sp4_v_t_26 <X> T_9_3.lc_trk_g3_7
 (0 15)  (442 63)  (442 63)  routing T_9_3.glb_netwk_6 <X> T_9_3.wire_logic_cluster/lc_7/s_r
 (21 15)  (463 63)  (463 63)  routing T_9_3.sp4_v_t_26 <X> T_9_3.lc_trk_g3_7


RAM_Tile_10_3

 (4 1)  (500 49)  (500 49)  routing T_10_3.sp4_v_t_42 <X> T_10_3.sp4_h_r_0
 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control

 (10 12)  (506 60)  (506 60)  routing T_10_3.sp4_v_t_40 <X> T_10_3.sp4_h_r_10


LogicTile_11_3

 (0 0)  (538 48)  (538 48)  Negative Clock bit

 (27 0)  (565 48)  (565 48)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 48)  (566 48)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 48)  (567 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 48)  (569 48)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 48)  (570 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (573 48)  (573 48)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_0
 (37 0)  (575 48)  (575 48)  LC_0 Logic Functioning bit
 (40 0)  (578 48)  (578 48)  LC_0 Logic Functioning bit
 (42 0)  (580 48)  (580 48)  LC_0 Logic Functioning bit
 (45 0)  (583 48)  (583 48)  LC_0 Logic Functioning bit
 (26 1)  (564 49)  (564 49)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 49)  (565 49)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 49)  (566 49)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 49)  (567 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (569 49)  (569 49)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (570 49)  (570 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (571 49)  (571 49)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_0
 (35 1)  (573 49)  (573 49)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_0
 (39 1)  (577 49)  (577 49)  LC_0 Logic Functioning bit
 (41 1)  (579 49)  (579 49)  LC_0 Logic Functioning bit
 (42 1)  (580 49)  (580 49)  LC_0 Logic Functioning bit
 (1 2)  (539 50)  (539 50)  routing T_11_3.glb_netwk_4 <X> T_11_3.wire_logic_cluster/lc_7/clk
 (2 2)  (540 50)  (540 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (559 50)  (559 50)  routing T_11_3.sp4_h_l_10 <X> T_11_3.lc_trk_g0_7
 (22 2)  (560 50)  (560 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (561 50)  (561 50)  routing T_11_3.sp4_h_l_10 <X> T_11_3.lc_trk_g0_7
 (24 2)  (562 50)  (562 50)  routing T_11_3.sp4_h_l_10 <X> T_11_3.lc_trk_g0_7
 (26 2)  (564 50)  (564 50)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_1/in_0
 (28 2)  (566 50)  (566 50)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 50)  (567 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (568 50)  (568 50)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_1/in_1
 (32 2)  (570 50)  (570 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (571 50)  (571 50)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_1/in_3
 (34 2)  (572 50)  (572 50)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_1/in_3
 (40 2)  (578 50)  (578 50)  LC_1 Logic Functioning bit
 (41 2)  (579 50)  (579 50)  LC_1 Logic Functioning bit
 (42 2)  (580 50)  (580 50)  LC_1 Logic Functioning bit
 (45 2)  (583 50)  (583 50)  LC_1 Logic Functioning bit
 (21 3)  (559 51)  (559 51)  routing T_11_3.sp4_h_l_10 <X> T_11_3.lc_trk_g0_7
 (26 3)  (564 51)  (564 51)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 51)  (567 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (568 51)  (568 51)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 51)  (569 51)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_1/in_3
 (32 3)  (570 51)  (570 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (571 51)  (571 51)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.input_2_1
 (34 3)  (572 51)  (572 51)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.input_2_1
 (41 3)  (579 51)  (579 51)  LC_1 Logic Functioning bit
 (14 4)  (552 52)  (552 52)  routing T_11_3.wire_logic_cluster/lc_0/out <X> T_11_3.lc_trk_g1_0
 (22 4)  (560 52)  (560 52)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (561 52)  (561 52)  routing T_11_3.sp12_h_r_11 <X> T_11_3.lc_trk_g1_3
 (27 4)  (565 52)  (565 52)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.wire_logic_cluster/lc_2/in_1
 (28 4)  (566 52)  (566 52)  routing T_11_3.lc_trk_g3_0 <X> T_11_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 52)  (567 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (569 52)  (569 52)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (32 4)  (570 52)  (570 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (573 52)  (573 52)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_2
 (37 4)  (575 52)  (575 52)  LC_2 Logic Functioning bit
 (39 4)  (577 52)  (577 52)  LC_2 Logic Functioning bit
 (40 4)  (578 52)  (578 52)  LC_2 Logic Functioning bit
 (41 4)  (579 52)  (579 52)  LC_2 Logic Functioning bit
 (45 4)  (583 52)  (583 52)  LC_2 Logic Functioning bit
 (17 5)  (555 53)  (555 53)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (564 53)  (564 53)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (565 53)  (565 53)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 53)  (566 53)  routing T_11_3.lc_trk_g3_3 <X> T_11_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 53)  (567 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (569 53)  (569 53)  routing T_11_3.lc_trk_g0_7 <X> T_11_3.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 53)  (570 53)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (571 53)  (571 53)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_2
 (35 5)  (573 53)  (573 53)  routing T_11_3.lc_trk_g2_6 <X> T_11_3.input_2_2
 (39 5)  (577 53)  (577 53)  LC_2 Logic Functioning bit
 (41 5)  (579 53)  (579 53)  LC_2 Logic Functioning bit
 (15 6)  (553 54)  (553 54)  routing T_11_3.top_op_5 <X> T_11_3.lc_trk_g1_5
 (17 6)  (555 54)  (555 54)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (566 54)  (566 54)  routing T_11_3.lc_trk_g2_2 <X> T_11_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (567 54)  (567 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (570 54)  (570 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 54)  (571 54)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (572 54)  (572 54)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_3/in_3
 (36 6)  (574 54)  (574 54)  LC_3 Logic Functioning bit
 (38 6)  (576 54)  (576 54)  LC_3 Logic Functioning bit
 (41 6)  (579 54)  (579 54)  LC_3 Logic Functioning bit
 (43 6)  (581 54)  (581 54)  LC_3 Logic Functioning bit
 (14 7)  (552 55)  (552 55)  routing T_11_3.top_op_4 <X> T_11_3.lc_trk_g1_4
 (15 7)  (553 55)  (553 55)  routing T_11_3.top_op_4 <X> T_11_3.lc_trk_g1_4
 (17 7)  (555 55)  (555 55)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (556 55)  (556 55)  routing T_11_3.top_op_5 <X> T_11_3.lc_trk_g1_5
 (28 7)  (566 55)  (566 55)  routing T_11_3.lc_trk_g2_1 <X> T_11_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (567 55)  (567 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (568 55)  (568 55)  routing T_11_3.lc_trk_g2_2 <X> T_11_3.wire_logic_cluster/lc_3/in_1
 (36 7)  (574 55)  (574 55)  LC_3 Logic Functioning bit
 (38 7)  (576 55)  (576 55)  LC_3 Logic Functioning bit
 (40 7)  (578 55)  (578 55)  LC_3 Logic Functioning bit
 (42 7)  (580 55)  (580 55)  LC_3 Logic Functioning bit
 (48 7)  (586 55)  (586 55)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (552 56)  (552 56)  routing T_11_3.wire_logic_cluster/lc_0/out <X> T_11_3.lc_trk_g2_0
 (17 8)  (555 56)  (555 56)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (556 56)  (556 56)  routing T_11_3.wire_logic_cluster/lc_1/out <X> T_11_3.lc_trk_g2_1
 (25 8)  (563 56)  (563 56)  routing T_11_3.wire_logic_cluster/lc_2/out <X> T_11_3.lc_trk_g2_2
 (3 9)  (541 57)  (541 57)  routing T_11_3.sp12_h_l_22 <X> T_11_3.sp12_v_b_1
 (17 9)  (555 57)  (555 57)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (560 57)  (560 57)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (559 58)  (559 58)  routing T_11_3.wire_logic_cluster/lc_7/out <X> T_11_3.lc_trk_g2_7
 (22 10)  (560 58)  (560 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (565 58)  (565 58)  routing T_11_3.lc_trk_g1_3 <X> T_11_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (567 58)  (567 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (569 58)  (569 58)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_5/in_3
 (32 10)  (570 58)  (570 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (572 58)  (572 58)  routing T_11_3.lc_trk_g1_5 <X> T_11_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (574 58)  (574 58)  LC_5 Logic Functioning bit
 (37 10)  (575 58)  (575 58)  LC_5 Logic Functioning bit
 (38 10)  (576 58)  (576 58)  LC_5 Logic Functioning bit
 (39 10)  (577 58)  (577 58)  LC_5 Logic Functioning bit
 (41 10)  (579 58)  (579 58)  LC_5 Logic Functioning bit
 (43 10)  (581 58)  (581 58)  LC_5 Logic Functioning bit
 (22 11)  (560 59)  (560 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (561 59)  (561 59)  routing T_11_3.sp4_h_r_30 <X> T_11_3.lc_trk_g2_6
 (24 11)  (562 59)  (562 59)  routing T_11_3.sp4_h_r_30 <X> T_11_3.lc_trk_g2_6
 (25 11)  (563 59)  (563 59)  routing T_11_3.sp4_h_r_30 <X> T_11_3.lc_trk_g2_6
 (27 11)  (565 59)  (565 59)  routing T_11_3.lc_trk_g1_0 <X> T_11_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (567 59)  (567 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (568 59)  (568 59)  routing T_11_3.lc_trk_g1_3 <X> T_11_3.wire_logic_cluster/lc_5/in_1
 (37 11)  (575 59)  (575 59)  LC_5 Logic Functioning bit
 (39 11)  (577 59)  (577 59)  LC_5 Logic Functioning bit
 (14 12)  (552 60)  (552 60)  routing T_11_3.sp4_v_b_24 <X> T_11_3.lc_trk_g3_0
 (15 12)  (553 60)  (553 60)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g3_1
 (16 12)  (554 60)  (554 60)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g3_1
 (17 12)  (555 60)  (555 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (556 60)  (556 60)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g3_1
 (22 12)  (560 60)  (560 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (561 60)  (561 60)  routing T_11_3.sp4_h_r_27 <X> T_11_3.lc_trk_g3_3
 (24 12)  (562 60)  (562 60)  routing T_11_3.sp4_h_r_27 <X> T_11_3.lc_trk_g3_3
 (31 12)  (569 60)  (569 60)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (570 60)  (570 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (571 60)  (571 60)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (36 12)  (574 60)  (574 60)  LC_6 Logic Functioning bit
 (37 12)  (575 60)  (575 60)  LC_6 Logic Functioning bit
 (38 12)  (576 60)  (576 60)  LC_6 Logic Functioning bit
 (42 12)  (580 60)  (580 60)  LC_6 Logic Functioning bit
 (50 12)  (588 60)  (588 60)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (554 61)  (554 61)  routing T_11_3.sp4_v_b_24 <X> T_11_3.lc_trk_g3_0
 (17 13)  (555 61)  (555 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (556 61)  (556 61)  routing T_11_3.sp4_h_r_41 <X> T_11_3.lc_trk_g3_1
 (21 13)  (559 61)  (559 61)  routing T_11_3.sp4_h_r_27 <X> T_11_3.lc_trk_g3_3
 (27 13)  (565 61)  (565 61)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_6/in_0
 (28 13)  (566 61)  (566 61)  routing T_11_3.lc_trk_g3_1 <X> T_11_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (567 61)  (567 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (569 61)  (569 61)  routing T_11_3.lc_trk_g2_7 <X> T_11_3.wire_logic_cluster/lc_6/in_3
 (36 13)  (574 61)  (574 61)  LC_6 Logic Functioning bit
 (37 13)  (575 61)  (575 61)  LC_6 Logic Functioning bit
 (39 13)  (577 61)  (577 61)  LC_6 Logic Functioning bit
 (43 13)  (581 61)  (581 61)  LC_6 Logic Functioning bit
 (0 14)  (538 62)  (538 62)  routing T_11_3.glb_netwk_6 <X> T_11_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 62)  (539 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (564 62)  (564 62)  routing T_11_3.lc_trk_g1_4 <X> T_11_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (565 62)  (565 62)  routing T_11_3.lc_trk_g1_3 <X> T_11_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (567 62)  (567 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (570 62)  (570 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (571 62)  (571 62)  routing T_11_3.lc_trk_g2_0 <X> T_11_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (574 62)  (574 62)  LC_7 Logic Functioning bit
 (38 14)  (576 62)  (576 62)  LC_7 Logic Functioning bit
 (0 15)  (538 63)  (538 63)  routing T_11_3.glb_netwk_6 <X> T_11_3.wire_logic_cluster/lc_7/s_r
 (27 15)  (565 63)  (565 63)  routing T_11_3.lc_trk_g1_4 <X> T_11_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (567 63)  (567 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (568 63)  (568 63)  routing T_11_3.lc_trk_g1_3 <X> T_11_3.wire_logic_cluster/lc_7/in_1
 (36 15)  (574 63)  (574 63)  LC_7 Logic Functioning bit
 (37 15)  (575 63)  (575 63)  LC_7 Logic Functioning bit
 (38 15)  (576 63)  (576 63)  LC_7 Logic Functioning bit
 (39 15)  (577 63)  (577 63)  LC_7 Logic Functioning bit
 (40 15)  (578 63)  (578 63)  LC_7 Logic Functioning bit
 (42 15)  (580 63)  (580 63)  LC_7 Logic Functioning bit


LogicTile_12_3

 (0 0)  (592 48)  (592 48)  Negative Clock bit

 (9 0)  (601 48)  (601 48)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_h_r_1
 (16 1)  (608 49)  (608 49)  routing T_12_3.sp12_h_r_8 <X> T_12_3.lc_trk_g0_0
 (17 1)  (609 49)  (609 49)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (1 2)  (593 50)  (593 50)  routing T_12_3.glb_netwk_4 <X> T_12_3.wire_logic_cluster/lc_7/clk
 (2 2)  (594 50)  (594 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (26 2)  (618 50)  (618 50)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (29 2)  (621 50)  (621 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (624 50)  (624 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (626 50)  (626 50)  routing T_12_3.lc_trk_g1_1 <X> T_12_3.wire_logic_cluster/lc_1/in_3
 (37 2)  (629 50)  (629 50)  LC_1 Logic Functioning bit
 (39 2)  (631 50)  (631 50)  LC_1 Logic Functioning bit
 (40 2)  (632 50)  (632 50)  LC_1 Logic Functioning bit
 (45 2)  (637 50)  (637 50)  LC_1 Logic Functioning bit
 (47 2)  (639 50)  (639 50)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (607 51)  (607 51)  routing T_12_3.bot_op_4 <X> T_12_3.lc_trk_g0_4
 (17 3)  (609 51)  (609 51)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (618 51)  (618 51)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (28 3)  (620 51)  (620 51)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_1/in_0
 (29 3)  (621 51)  (621 51)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (624 51)  (624 51)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (625 51)  (625 51)  routing T_12_3.lc_trk_g3_0 <X> T_12_3.input_2_1
 (34 3)  (626 51)  (626 51)  routing T_12_3.lc_trk_g3_0 <X> T_12_3.input_2_1
 (41 3)  (633 51)  (633 51)  LC_1 Logic Functioning bit
 (15 4)  (607 52)  (607 52)  routing T_12_3.sp4_h_r_1 <X> T_12_3.lc_trk_g1_1
 (16 4)  (608 52)  (608 52)  routing T_12_3.sp4_h_r_1 <X> T_12_3.lc_trk_g1_1
 (17 4)  (609 52)  (609 52)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (18 5)  (610 53)  (610 53)  routing T_12_3.sp4_h_r_1 <X> T_12_3.lc_trk_g1_1
 (22 6)  (614 54)  (614 54)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (616 54)  (616 54)  routing T_12_3.top_op_7 <X> T_12_3.lc_trk_g1_7
 (26 6)  (618 54)  (618 54)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_3/in_0
 (29 6)  (621 54)  (621 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (624 54)  (624 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (626 54)  (626 54)  routing T_12_3.lc_trk_g1_1 <X> T_12_3.wire_logic_cluster/lc_3/in_3
 (37 6)  (629 54)  (629 54)  LC_3 Logic Functioning bit
 (39 6)  (631 54)  (631 54)  LC_3 Logic Functioning bit
 (41 6)  (633 54)  (633 54)  LC_3 Logic Functioning bit
 (42 6)  (634 54)  (634 54)  LC_3 Logic Functioning bit
 (45 6)  (637 54)  (637 54)  LC_3 Logic Functioning bit
 (16 7)  (608 55)  (608 55)  routing T_12_3.sp12_h_r_12 <X> T_12_3.lc_trk_g1_4
 (17 7)  (609 55)  (609 55)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (21 7)  (613 55)  (613 55)  routing T_12_3.top_op_7 <X> T_12_3.lc_trk_g1_7
 (26 7)  (618 55)  (618 55)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (620 55)  (620 55)  routing T_12_3.lc_trk_g2_7 <X> T_12_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (621 55)  (621 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (624 55)  (624 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (625 55)  (625 55)  routing T_12_3.lc_trk_g3_0 <X> T_12_3.input_2_3
 (34 7)  (626 55)  (626 55)  routing T_12_3.lc_trk_g3_0 <X> T_12_3.input_2_3
 (39 7)  (631 55)  (631 55)  LC_3 Logic Functioning bit
 (41 7)  (633 55)  (633 55)  LC_3 Logic Functioning bit
 (42 7)  (634 55)  (634 55)  LC_3 Logic Functioning bit
 (8 10)  (600 58)  (600 58)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_h_l_42
 (9 10)  (601 58)  (601 58)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_h_l_42
 (10 10)  (602 58)  (602 58)  routing T_12_3.sp4_v_t_36 <X> T_12_3.sp4_h_l_42
 (22 10)  (614 58)  (614 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (615 58)  (615 58)  routing T_12_3.sp4_v_b_47 <X> T_12_3.lc_trk_g2_7
 (24 10)  (616 58)  (616 58)  routing T_12_3.sp4_v_b_47 <X> T_12_3.lc_trk_g2_7
 (26 10)  (618 58)  (618 58)  routing T_12_3.lc_trk_g1_4 <X> T_12_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (619 58)  (619 58)  routing T_12_3.lc_trk_g3_7 <X> T_12_3.wire_logic_cluster/lc_5/in_1
 (28 10)  (620 58)  (620 58)  routing T_12_3.lc_trk_g3_7 <X> T_12_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (621 58)  (621 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (622 58)  (622 58)  routing T_12_3.lc_trk_g3_7 <X> T_12_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (624 58)  (624 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (625 58)  (625 58)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (626 58)  (626 58)  routing T_12_3.lc_trk_g3_1 <X> T_12_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (628 58)  (628 58)  LC_5 Logic Functioning bit
 (38 10)  (630 58)  (630 58)  LC_5 Logic Functioning bit
 (27 11)  (619 59)  (619 59)  routing T_12_3.lc_trk_g1_4 <X> T_12_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (621 59)  (621 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (622 59)  (622 59)  routing T_12_3.lc_trk_g3_7 <X> T_12_3.wire_logic_cluster/lc_5/in_1
 (36 11)  (628 59)  (628 59)  LC_5 Logic Functioning bit
 (37 11)  (629 59)  (629 59)  LC_5 Logic Functioning bit
 (38 11)  (630 59)  (630 59)  LC_5 Logic Functioning bit
 (39 11)  (631 59)  (631 59)  LC_5 Logic Functioning bit
 (41 11)  (633 59)  (633 59)  LC_5 Logic Functioning bit
 (43 11)  (635 59)  (635 59)  LC_5 Logic Functioning bit
 (15 12)  (607 60)  (607 60)  routing T_12_3.tnl_op_1 <X> T_12_3.lc_trk_g3_1
 (17 12)  (609 60)  (609 60)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (606 61)  (606 61)  routing T_12_3.sp4_h_r_24 <X> T_12_3.lc_trk_g3_0
 (15 13)  (607 61)  (607 61)  routing T_12_3.sp4_h_r_24 <X> T_12_3.lc_trk_g3_0
 (16 13)  (608 61)  (608 61)  routing T_12_3.sp4_h_r_24 <X> T_12_3.lc_trk_g3_0
 (17 13)  (609 61)  (609 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (610 61)  (610 61)  routing T_12_3.tnl_op_1 <X> T_12_3.lc_trk_g3_1
 (0 14)  (592 62)  (592 62)  routing T_12_3.glb_netwk_6 <X> T_12_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (593 62)  (593 62)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (614 62)  (614 62)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (616 62)  (616 62)  routing T_12_3.tnl_op_7 <X> T_12_3.lc_trk_g3_7
 (26 14)  (618 62)  (618 62)  routing T_12_3.lc_trk_g3_4 <X> T_12_3.wire_logic_cluster/lc_7/in_0
 (27 14)  (619 62)  (619 62)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (621 62)  (621 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (622 62)  (622 62)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (623 62)  (623 62)  routing T_12_3.lc_trk_g0_4 <X> T_12_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (624 62)  (624 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (628 62)  (628 62)  LC_7 Logic Functioning bit
 (38 14)  (630 62)  (630 62)  LC_7 Logic Functioning bit
 (41 14)  (633 62)  (633 62)  LC_7 Logic Functioning bit
 (43 14)  (635 62)  (635 62)  LC_7 Logic Functioning bit
 (0 15)  (592 63)  (592 63)  routing T_12_3.glb_netwk_6 <X> T_12_3.wire_logic_cluster/lc_7/s_r
 (15 15)  (607 63)  (607 63)  routing T_12_3.sp4_v_t_33 <X> T_12_3.lc_trk_g3_4
 (16 15)  (608 63)  (608 63)  routing T_12_3.sp4_v_t_33 <X> T_12_3.lc_trk_g3_4
 (17 15)  (609 63)  (609 63)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (613 63)  (613 63)  routing T_12_3.tnl_op_7 <X> T_12_3.lc_trk_g3_7
 (27 15)  (619 63)  (619 63)  routing T_12_3.lc_trk_g3_4 <X> T_12_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (620 63)  (620 63)  routing T_12_3.lc_trk_g3_4 <X> T_12_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (621 63)  (621 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (622 63)  (622 63)  routing T_12_3.lc_trk_g1_7 <X> T_12_3.wire_logic_cluster/lc_7/in_1
 (37 15)  (629 63)  (629 63)  LC_7 Logic Functioning bit
 (39 15)  (631 63)  (631 63)  LC_7 Logic Functioning bit
 (41 15)  (633 63)  (633 63)  LC_7 Logic Functioning bit
 (43 15)  (635 63)  (635 63)  LC_7 Logic Functioning bit
 (47 15)  (639 63)  (639 63)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (2 0)  (15 32)  (15 32)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_1

 (2 2)  (15 34)  (15 34)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_4

 (3 2)  (14 34)  (14 34)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_5

 (3 5)  (14 37)  (14 37)  PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_6

 (3 6)  (14 38)  (14 38)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_1_2

 (26 0)  (44 32)  (44 32)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 32)  (45 32)  routing T_1_2.lc_trk_g1_0 <X> T_1_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 32)  (47 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 32)  (49 32)  routing T_1_2.lc_trk_g3_6 <X> T_1_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 32)  (50 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 32)  (51 32)  routing T_1_2.lc_trk_g3_6 <X> T_1_2.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 32)  (52 32)  routing T_1_2.lc_trk_g3_6 <X> T_1_2.wire_logic_cluster/lc_0/in_3
 (41 0)  (59 32)  (59 32)  LC_0 Logic Functioning bit
 (43 0)  (61 32)  (61 32)  LC_0 Logic Functioning bit
 (45 0)  (63 32)  (63 32)  LC_0 Logic Functioning bit
 (53 0)  (71 32)  (71 32)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (45 33)  (45 33)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 33)  (46 33)  routing T_1_2.lc_trk_g3_5 <X> T_1_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 33)  (47 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 33)  (49 33)  routing T_1_2.lc_trk_g3_6 <X> T_1_2.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 33)  (54 33)  LC_0 Logic Functioning bit
 (37 1)  (55 33)  (55 33)  LC_0 Logic Functioning bit
 (38 1)  (56 33)  (56 33)  LC_0 Logic Functioning bit
 (39 1)  (57 33)  (57 33)  LC_0 Logic Functioning bit
 (41 1)  (59 33)  (59 33)  LC_0 Logic Functioning bit
 (43 1)  (61 33)  (61 33)  LC_0 Logic Functioning bit
 (45 1)  (63 33)  (63 33)  LC_0 Logic Functioning bit
 (1 2)  (19 34)  (19 34)  routing T_1_2.glb_netwk_4 <X> T_1_2.wire_logic_cluster/lc_7/clk
 (2 2)  (20 34)  (20 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (28 2)  (46 34)  (46 34)  routing T_1_2.lc_trk_g2_6 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 34)  (47 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 34)  (48 34)  routing T_1_2.lc_trk_g2_6 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 34)  (50 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 34)  (51 34)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 34)  (52 34)  routing T_1_2.lc_trk_g3_1 <X> T_1_2.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 34)  (55 34)  LC_1 Logic Functioning bit
 (39 2)  (57 34)  (57 34)  LC_1 Logic Functioning bit
 (41 2)  (59 34)  (59 34)  LC_1 Logic Functioning bit
 (43 2)  (61 34)  (61 34)  LC_1 Logic Functioning bit
 (45 2)  (63 34)  (63 34)  LC_1 Logic Functioning bit
 (30 3)  (48 35)  (48 35)  routing T_1_2.lc_trk_g2_6 <X> T_1_2.wire_logic_cluster/lc_1/in_1
 (37 3)  (55 35)  (55 35)  LC_1 Logic Functioning bit
 (39 3)  (57 35)  (57 35)  LC_1 Logic Functioning bit
 (41 3)  (59 35)  (59 35)  LC_1 Logic Functioning bit
 (43 3)  (61 35)  (61 35)  LC_1 Logic Functioning bit
 (45 3)  (63 35)  (63 35)  LC_1 Logic Functioning bit
 (51 3)  (69 35)  (69 35)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (71 35)  (71 35)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (19 36)  (19 36)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (32 36)  (32 36)  routing T_1_2.wire_logic_cluster/lc_0/out <X> T_1_2.lc_trk_g1_0
 (0 5)  (18 37)  (18 37)  routing T_1_2.glb_netwk_3 <X> T_1_2.wire_logic_cluster/lc_7/cen
 (17 5)  (35 37)  (35 37)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 11)  (40 43)  (40 43)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (42 43)  (42 43)  routing T_1_2.tnr_op_6 <X> T_1_2.lc_trk_g2_6
 (17 12)  (35 44)  (35 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 44)  (36 44)  routing T_1_2.wire_logic_cluster/lc_1/out <X> T_1_2.lc_trk_g3_1
 (0 14)  (18 46)  (18 46)  routing T_1_2.glb_netwk_6 <X> T_1_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 46)  (19 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 46)  (33 46)  routing T_1_2.tnr_op_5 <X> T_1_2.lc_trk_g3_5
 (17 14)  (35 46)  (35 46)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (18 47)  (18 47)  routing T_1_2.glb_netwk_6 <X> T_1_2.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 47)  (40 47)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (41 47)  (41 47)  routing T_1_2.sp12_v_b_14 <X> T_1_2.lc_trk_g3_6


LogicTile_2_2

 (11 0)  (83 32)  (83 32)  routing T_2_2.sp4_v_t_43 <X> T_2_2.sp4_v_b_2
 (13 0)  (85 32)  (85 32)  routing T_2_2.sp4_v_t_43 <X> T_2_2.sp4_v_b_2
 (14 0)  (86 32)  (86 32)  routing T_2_2.wire_logic_cluster/lc_0/out <X> T_2_2.lc_trk_g0_0
 (21 0)  (93 32)  (93 32)  routing T_2_2.wire_logic_cluster/lc_3/out <X> T_2_2.lc_trk_g0_3
 (22 0)  (94 32)  (94 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (97 32)  (97 32)  routing T_2_2.sp4_v_b_2 <X> T_2_2.lc_trk_g0_2
 (26 0)  (98 32)  (98 32)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 32)  (101 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 32)  (104 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 32)  (106 32)  routing T_2_2.lc_trk_g1_0 <X> T_2_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 32)  (108 32)  LC_0 Logic Functioning bit
 (38 0)  (110 32)  (110 32)  LC_0 Logic Functioning bit
 (45 0)  (117 32)  (117 32)  LC_0 Logic Functioning bit
 (17 1)  (89 33)  (89 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (94 33)  (94 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (95 33)  (95 33)  routing T_2_2.sp4_v_b_2 <X> T_2_2.lc_trk_g0_2
 (26 1)  (98 33)  (98 33)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 33)  (99 33)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 33)  (101 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 33)  (102 33)  routing T_2_2.lc_trk_g0_3 <X> T_2_2.wire_logic_cluster/lc_0/in_1
 (36 1)  (108 33)  (108 33)  LC_0 Logic Functioning bit
 (37 1)  (109 33)  (109 33)  LC_0 Logic Functioning bit
 (38 1)  (110 33)  (110 33)  LC_0 Logic Functioning bit
 (39 1)  (111 33)  (111 33)  LC_0 Logic Functioning bit
 (41 1)  (113 33)  (113 33)  LC_0 Logic Functioning bit
 (43 1)  (115 33)  (115 33)  LC_0 Logic Functioning bit
 (45 1)  (117 33)  (117 33)  LC_0 Logic Functioning bit
 (1 2)  (73 34)  (73 34)  routing T_2_2.glb_netwk_4 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (2 2)  (74 34)  (74 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (101 34)  (101 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 34)  (103 34)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 34)  (104 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 34)  (106 34)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (41 2)  (113 34)  (113 34)  LC_1 Logic Functioning bit
 (43 2)  (115 34)  (115 34)  LC_1 Logic Functioning bit
 (45 2)  (117 34)  (117 34)  LC_1 Logic Functioning bit
 (8 3)  (80 35)  (80 35)  routing T_2_2.sp4_h_r_1 <X> T_2_2.sp4_v_t_36
 (9 3)  (81 35)  (81 35)  routing T_2_2.sp4_h_r_1 <X> T_2_2.sp4_v_t_36
 (31 3)  (103 35)  (103 35)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (41 3)  (113 35)  (113 35)  LC_1 Logic Functioning bit
 (43 3)  (115 35)  (115 35)  LC_1 Logic Functioning bit
 (45 3)  (117 35)  (117 35)  LC_1 Logic Functioning bit
 (1 4)  (73 36)  (73 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (87 36)  (87 36)  routing T_2_2.bot_op_1 <X> T_2_2.lc_trk_g1_1
 (17 4)  (89 36)  (89 36)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (94 36)  (94 36)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 36)  (96 36)  routing T_2_2.bot_op_3 <X> T_2_2.lc_trk_g1_3
 (26 4)  (98 36)  (98 36)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (32 4)  (104 36)  (104 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 36)  (105 36)  routing T_2_2.lc_trk_g2_1 <X> T_2_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 36)  (108 36)  LC_2 Logic Functioning bit
 (37 4)  (109 36)  (109 36)  LC_2 Logic Functioning bit
 (38 4)  (110 36)  (110 36)  LC_2 Logic Functioning bit
 (39 4)  (111 36)  (111 36)  LC_2 Logic Functioning bit
 (41 4)  (113 36)  (113 36)  LC_2 Logic Functioning bit
 (43 4)  (115 36)  (115 36)  LC_2 Logic Functioning bit
 (45 4)  (117 36)  (117 36)  LC_2 Logic Functioning bit
 (52 4)  (124 36)  (124 36)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (73 37)  (73 37)  routing T_2_2.lc_trk_g0_2 <X> T_2_2.wire_logic_cluster/lc_7/cen
 (15 5)  (87 37)  (87 37)  routing T_2_2.bot_op_0 <X> T_2_2.lc_trk_g1_0
 (17 5)  (89 37)  (89 37)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (94 37)  (94 37)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 37)  (96 37)  routing T_2_2.bot_op_2 <X> T_2_2.lc_trk_g1_2
 (26 5)  (98 37)  (98 37)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 37)  (99 37)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 37)  (101 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (108 37)  (108 37)  LC_2 Logic Functioning bit
 (37 5)  (109 37)  (109 37)  LC_2 Logic Functioning bit
 (38 5)  (110 37)  (110 37)  LC_2 Logic Functioning bit
 (39 5)  (111 37)  (111 37)  LC_2 Logic Functioning bit
 (40 5)  (112 37)  (112 37)  LC_2 Logic Functioning bit
 (42 5)  (114 37)  (114 37)  LC_2 Logic Functioning bit
 (44 5)  (116 37)  (116 37)  LC_2 Logic Functioning bit
 (45 5)  (117 37)  (117 37)  LC_2 Logic Functioning bit
 (21 6)  (93 38)  (93 38)  routing T_2_2.sp4_h_l_2 <X> T_2_2.lc_trk_g1_7
 (22 6)  (94 38)  (94 38)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (95 38)  (95 38)  routing T_2_2.sp4_h_l_2 <X> T_2_2.lc_trk_g1_7
 (24 6)  (96 38)  (96 38)  routing T_2_2.sp4_h_l_2 <X> T_2_2.lc_trk_g1_7
 (26 6)  (98 38)  (98 38)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 38)  (99 38)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 38)  (101 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 38)  (102 38)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (104 38)  (104 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 38)  (106 38)  routing T_2_2.lc_trk_g1_1 <X> T_2_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 38)  (108 38)  LC_3 Logic Functioning bit
 (38 6)  (110 38)  (110 38)  LC_3 Logic Functioning bit
 (45 6)  (117 38)  (117 38)  LC_3 Logic Functioning bit
 (15 7)  (87 39)  (87 39)  routing T_2_2.bot_op_4 <X> T_2_2.lc_trk_g1_4
 (17 7)  (89 39)  (89 39)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (99 39)  (99 39)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 39)  (100 39)  routing T_2_2.lc_trk_g3_4 <X> T_2_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 39)  (101 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 39)  (102 39)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 39)  (108 39)  LC_3 Logic Functioning bit
 (37 7)  (109 39)  (109 39)  LC_3 Logic Functioning bit
 (38 7)  (110 39)  (110 39)  LC_3 Logic Functioning bit
 (39 7)  (111 39)  (111 39)  LC_3 Logic Functioning bit
 (40 7)  (112 39)  (112 39)  LC_3 Logic Functioning bit
 (42 7)  (114 39)  (114 39)  LC_3 Logic Functioning bit
 (45 7)  (117 39)  (117 39)  LC_3 Logic Functioning bit
 (6 8)  (78 40)  (78 40)  routing T_2_2.sp4_h_r_1 <X> T_2_2.sp4_v_b_6
 (17 8)  (89 40)  (89 40)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 40)  (90 40)  routing T_2_2.wire_logic_cluster/lc_1/out <X> T_2_2.lc_trk_g2_1
 (26 8)  (98 40)  (98 40)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (28 8)  (100 40)  (100 40)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 40)  (102 40)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 40)  (106 40)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 40)  (108 40)  LC_4 Logic Functioning bit
 (38 8)  (110 40)  (110 40)  LC_4 Logic Functioning bit
 (45 8)  (117 40)  (117 40)  LC_4 Logic Functioning bit
 (26 9)  (98 41)  (98 41)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 41)  (99 41)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 41)  (101 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 41)  (103 41)  routing T_2_2.lc_trk_g1_2 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (37 9)  (109 41)  (109 41)  LC_4 Logic Functioning bit
 (38 9)  (110 41)  (110 41)  LC_4 Logic Functioning bit
 (39 9)  (111 41)  (111 41)  LC_4 Logic Functioning bit
 (41 9)  (113 41)  (113 41)  LC_4 Logic Functioning bit
 (43 9)  (115 41)  (115 41)  LC_4 Logic Functioning bit
 (45 9)  (117 41)  (117 41)  LC_4 Logic Functioning bit
 (17 10)  (89 42)  (89 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 42)  (90 42)  routing T_2_2.wire_logic_cluster/lc_5/out <X> T_2_2.lc_trk_g2_5
 (26 10)  (98 42)  (98 42)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (27 10)  (99 42)  (99 42)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 42)  (101 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 42)  (102 42)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 42)  (106 42)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 42)  (108 42)  LC_5 Logic Functioning bit
 (38 10)  (110 42)  (110 42)  LC_5 Logic Functioning bit
 (45 10)  (117 42)  (117 42)  LC_5 Logic Functioning bit
 (26 11)  (98 43)  (98 43)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 43)  (99 43)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 43)  (100 43)  routing T_2_2.lc_trk_g3_6 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 43)  (101 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 43)  (102 43)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 43)  (103 43)  routing T_2_2.lc_trk_g1_3 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 43)  (108 43)  LC_5 Logic Functioning bit
 (37 11)  (109 43)  (109 43)  LC_5 Logic Functioning bit
 (38 11)  (110 43)  (110 43)  LC_5 Logic Functioning bit
 (39 11)  (111 43)  (111 43)  LC_5 Logic Functioning bit
 (40 11)  (112 43)  (112 43)  LC_5 Logic Functioning bit
 (42 11)  (114 43)  (114 43)  LC_5 Logic Functioning bit
 (45 11)  (117 43)  (117 43)  LC_5 Logic Functioning bit
 (26 12)  (98 44)  (98 44)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 44)  (99 44)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 44)  (100 44)  routing T_2_2.lc_trk_g3_0 <X> T_2_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 44)  (101 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 44)  (103 44)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 44)  (104 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 44)  (106 44)  routing T_2_2.lc_trk_g1_4 <X> T_2_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 44)  (108 44)  LC_6 Logic Functioning bit
 (38 12)  (110 44)  (110 44)  LC_6 Logic Functioning bit
 (45 12)  (117 44)  (117 44)  LC_6 Logic Functioning bit
 (16 13)  (88 45)  (88 45)  routing T_2_2.sp12_v_b_8 <X> T_2_2.lc_trk_g3_0
 (17 13)  (89 45)  (89 45)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (98 45)  (98 45)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 45)  (99 45)  routing T_2_2.lc_trk_g1_7 <X> T_2_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 45)  (101 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (108 45)  (108 45)  LC_6 Logic Functioning bit
 (37 13)  (109 45)  (109 45)  LC_6 Logic Functioning bit
 (38 13)  (110 45)  (110 45)  LC_6 Logic Functioning bit
 (39 13)  (111 45)  (111 45)  LC_6 Logic Functioning bit
 (41 13)  (113 45)  (113 45)  LC_6 Logic Functioning bit
 (43 13)  (115 45)  (115 45)  LC_6 Logic Functioning bit
 (45 13)  (117 45)  (117 45)  LC_6 Logic Functioning bit
 (0 14)  (72 46)  (72 46)  routing T_2_2.glb_netwk_6 <X> T_2_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 46)  (73 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 46)  (86 46)  routing T_2_2.wire_logic_cluster/lc_4/out <X> T_2_2.lc_trk_g3_4
 (25 14)  (97 46)  (97 46)  routing T_2_2.wire_logic_cluster/lc_6/out <X> T_2_2.lc_trk_g3_6
 (0 15)  (72 47)  (72 47)  routing T_2_2.glb_netwk_6 <X> T_2_2.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 47)  (89 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (94 47)  (94 47)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_3_2

 (25 0)  (151 32)  (151 32)  routing T_3_2.bnr_op_2 <X> T_3_2.lc_trk_g0_2
 (26 0)  (152 32)  (152 32)  routing T_3_2.lc_trk_g2_4 <X> T_3_2.input0_0
 (28 0)  (154 32)  (154 32)  routing T_3_2.lc_trk_g2_5 <X> T_3_2.wire_bram/ram/WDATA_8
 (29 0)  (155 32)  (155 32)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_5 wire_bram/ram/WDATA_8
 (30 0)  (156 32)  (156 32)  routing T_3_2.lc_trk_g2_5 <X> T_3_2.wire_bram/ram/WDATA_8
 (7 1)  (133 33)  (133 33)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (148 33)  (148 33)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (151 33)  (151 33)  routing T_3_2.bnr_op_2 <X> T_3_2.lc_trk_g0_2
 (28 1)  (154 33)  (154 33)  routing T_3_2.lc_trk_g2_4 <X> T_3_2.input0_0
 (29 1)  (155 33)  (155 33)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (32 1)  (158 33)  (158 33)  Enable bit of Mux _bram/lcb2_0 => lc_trk_g0_2 input2_0
 (35 1)  (161 33)  (161 33)  routing T_3_2.lc_trk_g0_2 <X> T_3_2.input2_0
 (1 2)  (127 34)  (127 34)  routing T_3_2.glb_netwk_4 <X> T_3_2.wire_bram/ram/RCLK
 (2 2)  (128 34)  (128 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_bram/ram/RCLK
 (14 2)  (140 34)  (140 34)  routing T_3_2.sp4_h_r_12 <X> T_3_2.lc_trk_g0_4
 (15 2)  (141 34)  (141 34)  routing T_3_2.sp4_h_r_13 <X> T_3_2.lc_trk_g0_5
 (16 2)  (142 34)  (142 34)  routing T_3_2.sp4_h_r_13 <X> T_3_2.lc_trk_g0_5
 (17 2)  (143 34)  (143 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 34)  (144 34)  routing T_3_2.sp4_h_r_13 <X> T_3_2.lc_trk_g0_5
 (22 2)  (148 34)  (148 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 34)  (149 34)  routing T_3_2.sp4_h_r_7 <X> T_3_2.lc_trk_g0_7
 (24 2)  (150 34)  (150 34)  routing T_3_2.sp4_h_r_7 <X> T_3_2.lc_trk_g0_7
 (26 2)  (152 34)  (152 34)  routing T_3_2.lc_trk_g0_7 <X> T_3_2.input0_1
 (7 3)  (133 35)  (133 35)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (141 35)  (141 35)  routing T_3_2.sp4_h_r_12 <X> T_3_2.lc_trk_g0_4
 (16 3)  (142 35)  (142 35)  routing T_3_2.sp4_h_r_12 <X> T_3_2.lc_trk_g0_4
 (17 3)  (143 35)  (143 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (21 3)  (147 35)  (147 35)  routing T_3_2.sp4_h_r_7 <X> T_3_2.lc_trk_g0_7
 (26 3)  (152 35)  (152 35)  routing T_3_2.lc_trk_g0_7 <X> T_3_2.input0_1
 (29 3)  (155 35)  (155 35)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (14 4)  (140 36)  (140 36)  routing T_3_2.bnr_op_0 <X> T_3_2.lc_trk_g1_0
 (29 4)  (155 36)  (155 36)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_10
 (30 4)  (156 36)  (156 36)  routing T_3_2.lc_trk_g0_5 <X> T_3_2.wire_bram/ram/WDATA_10
 (10 5)  (136 37)  (136 37)  routing T_3_2.sp4_h_r_11 <X> T_3_2.sp4_v_b_4
 (14 5)  (140 37)  (140 37)  routing T_3_2.bnr_op_0 <X> T_3_2.lc_trk_g1_0
 (17 5)  (143 37)  (143 37)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (28 5)  (154 37)  (154 37)  routing T_3_2.lc_trk_g2_0 <X> T_3_2.input0_2
 (29 5)  (155 37)  (155 37)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (17 6)  (143 38)  (143 38)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (144 38)  (144 38)  routing T_3_2.bnr_op_5 <X> T_3_2.lc_trk_g1_5
 (25 6)  (151 38)  (151 38)  routing T_3_2.bnr_op_6 <X> T_3_2.lc_trk_g1_6
 (26 6)  (152 38)  (152 38)  routing T_3_2.lc_trk_g1_6 <X> T_3_2.input0_3
 (18 7)  (144 39)  (144 39)  routing T_3_2.bnr_op_5 <X> T_3_2.lc_trk_g1_5
 (22 7)  (148 39)  (148 39)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (151 39)  (151 39)  routing T_3_2.bnr_op_6 <X> T_3_2.lc_trk_g1_6
 (26 7)  (152 39)  (152 39)  routing T_3_2.lc_trk_g1_6 <X> T_3_2.input0_3
 (27 7)  (153 39)  (153 39)  routing T_3_2.lc_trk_g1_6 <X> T_3_2.input0_3
 (29 7)  (155 39)  (155 39)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_6 input0_3
 (6 8)  (132 40)  (132 40)  routing T_3_2.sp4_h_r_1 <X> T_3_2.sp4_v_b_6
 (14 8)  (140 40)  (140 40)  routing T_3_2.rgt_op_0 <X> T_3_2.lc_trk_g2_0
 (15 8)  (141 40)  (141 40)  routing T_3_2.sp4_h_l_28 <X> T_3_2.lc_trk_g2_1
 (16 8)  (142 40)  (142 40)  routing T_3_2.sp4_h_l_28 <X> T_3_2.lc_trk_g2_1
 (17 8)  (143 40)  (143 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (144 40)  (144 40)  routing T_3_2.sp4_h_l_28 <X> T_3_2.lc_trk_g2_1
 (26 8)  (152 40)  (152 40)  routing T_3_2.lc_trk_g3_7 <X> T_3_2.input0_4
 (28 8)  (154 40)  (154 40)  routing T_3_2.lc_trk_g2_1 <X> T_3_2.wire_bram/ram/WDATA_12
 (29 8)  (155 40)  (155 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_12
 (15 9)  (141 41)  (141 41)  routing T_3_2.rgt_op_0 <X> T_3_2.lc_trk_g2_0
 (17 9)  (143 41)  (143 41)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (144 41)  (144 41)  routing T_3_2.sp4_h_l_28 <X> T_3_2.lc_trk_g2_1
 (26 9)  (152 41)  (152 41)  routing T_3_2.lc_trk_g3_7 <X> T_3_2.input0_4
 (27 9)  (153 41)  (153 41)  routing T_3_2.lc_trk_g3_7 <X> T_3_2.input0_4
 (28 9)  (154 41)  (154 41)  routing T_3_2.lc_trk_g3_7 <X> T_3_2.input0_4
 (29 9)  (155 41)  (155 41)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (14 10)  (140 42)  (140 42)  routing T_3_2.rgt_op_4 <X> T_3_2.lc_trk_g2_4
 (17 10)  (143 42)  (143 42)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (15 11)  (141 43)  (141 43)  routing T_3_2.rgt_op_4 <X> T_3_2.lc_trk_g2_4
 (17 11)  (143 43)  (143 43)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (144 43)  (144 43)  routing T_3_2.sp4_r_v_b_37 <X> T_3_2.lc_trk_g2_5
 (27 11)  (153 43)  (153 43)  routing T_3_2.lc_trk_g3_0 <X> T_3_2.input0_5
 (28 11)  (154 43)  (154 43)  routing T_3_2.lc_trk_g3_0 <X> T_3_2.input0_5
 (29 11)  (155 43)  (155 43)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (26 12)  (152 44)  (152 44)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.input0_6
 (17 13)  (143 45)  (143 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (153 45)  (153 45)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.input0_6
 (29 13)  (155 45)  (155 45)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (1 14)  (127 46)  (127 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (21 14)  (147 46)  (147 46)  routing T_3_2.rgt_op_7 <X> T_3_2.lc_trk_g3_7
 (22 14)  (148 46)  (148 46)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (150 46)  (150 46)  routing T_3_2.rgt_op_7 <X> T_3_2.lc_trk_g3_7
 (1 15)  (127 47)  (127 47)  routing T_3_2.lc_trk_g0_4 <X> T_3_2.wire_bram/ram/RE
 (27 15)  (153 47)  (153 47)  routing T_3_2.lc_trk_g1_0 <X> T_3_2.input0_7
 (29 15)  (155 47)  (155 47)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7


LogicTile_4_2

 (4 0)  (172 32)  (172 32)  routing T_4_2.sp4_h_l_43 <X> T_4_2.sp4_v_b_0
 (6 0)  (174 32)  (174 32)  routing T_4_2.sp4_h_l_43 <X> T_4_2.sp4_v_b_0
 (14 0)  (182 32)  (182 32)  routing T_4_2.wire_logic_cluster/lc_0/out <X> T_4_2.lc_trk_g0_0
 (21 0)  (189 32)  (189 32)  routing T_4_2.wire_logic_cluster/lc_3/out <X> T_4_2.lc_trk_g0_3
 (22 0)  (190 32)  (190 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (195 32)  (195 32)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 32)  (196 32)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 32)  (197 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 32)  (198 32)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 32)  (200 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (205 32)  (205 32)  LC_0 Logic Functioning bit
 (38 0)  (206 32)  (206 32)  LC_0 Logic Functioning bit
 (42 0)  (210 32)  (210 32)  LC_0 Logic Functioning bit
 (43 0)  (211 32)  (211 32)  LC_0 Logic Functioning bit
 (45 0)  (213 32)  (213 32)  LC_0 Logic Functioning bit
 (5 1)  (173 33)  (173 33)  routing T_4_2.sp4_h_l_43 <X> T_4_2.sp4_v_b_0
 (17 1)  (185 33)  (185 33)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (195 33)  (195 33)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 33)  (196 33)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 33)  (197 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 33)  (199 33)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 33)  (200 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (204 33)  (204 33)  LC_0 Logic Functioning bit
 (37 1)  (205 33)  (205 33)  LC_0 Logic Functioning bit
 (42 1)  (210 33)  (210 33)  LC_0 Logic Functioning bit
 (43 1)  (211 33)  (211 33)  LC_0 Logic Functioning bit
 (1 2)  (169 34)  (169 34)  routing T_4_2.glb_netwk_4 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (170 34)  (170 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (190 34)  (190 34)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (32 2)  (200 34)  (200 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 34)  (201 34)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (202 34)  (202 34)  routing T_4_2.lc_trk_g3_1 <X> T_4_2.wire_logic_cluster/lc_1/in_3
 (35 2)  (203 34)  (203 34)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.input_2_1
 (37 2)  (205 34)  (205 34)  LC_1 Logic Functioning bit
 (38 2)  (206 34)  (206 34)  LC_1 Logic Functioning bit
 (39 2)  (207 34)  (207 34)  LC_1 Logic Functioning bit
 (43 2)  (211 34)  (211 34)  LC_1 Logic Functioning bit
 (45 2)  (213 34)  (213 34)  LC_1 Logic Functioning bit
 (46 2)  (214 34)  (214 34)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (183 35)  (183 35)  routing T_4_2.bot_op_4 <X> T_4_2.lc_trk_g0_4
 (17 3)  (185 35)  (185 35)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (194 35)  (194 35)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 35)  (197 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 35)  (200 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (201 35)  (201 35)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.input_2_1
 (34 3)  (202 35)  (202 35)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.input_2_1
 (36 3)  (204 35)  (204 35)  LC_1 Logic Functioning bit
 (38 3)  (206 35)  (206 35)  LC_1 Logic Functioning bit
 (39 3)  (207 35)  (207 35)  LC_1 Logic Functioning bit
 (42 3)  (210 35)  (210 35)  LC_1 Logic Functioning bit
 (29 4)  (197 36)  (197 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 36)  (199 36)  routing T_4_2.lc_trk_g0_7 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 36)  (200 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (204 36)  (204 36)  LC_2 Logic Functioning bit
 (37 4)  (205 36)  (205 36)  LC_2 Logic Functioning bit
 (38 4)  (206 36)  (206 36)  LC_2 Logic Functioning bit
 (39 4)  (207 36)  (207 36)  LC_2 Logic Functioning bit
 (41 4)  (209 36)  (209 36)  LC_2 Logic Functioning bit
 (43 4)  (211 36)  (211 36)  LC_2 Logic Functioning bit
 (30 5)  (198 37)  (198 37)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 37)  (199 37)  routing T_4_2.lc_trk_g0_7 <X> T_4_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 37)  (204 37)  LC_2 Logic Functioning bit
 (37 5)  (205 37)  (205 37)  LC_2 Logic Functioning bit
 (38 5)  (206 37)  (206 37)  LC_2 Logic Functioning bit
 (39 5)  (207 37)  (207 37)  LC_2 Logic Functioning bit
 (41 5)  (209 37)  (209 37)  LC_2 Logic Functioning bit
 (43 5)  (211 37)  (211 37)  LC_2 Logic Functioning bit
 (8 6)  (176 38)  (176 38)  routing T_4_2.sp4_h_r_8 <X> T_4_2.sp4_h_l_41
 (10 6)  (178 38)  (178 38)  routing T_4_2.sp4_h_r_8 <X> T_4_2.sp4_h_l_41
 (21 6)  (189 38)  (189 38)  routing T_4_2.wire_logic_cluster/lc_7/out <X> T_4_2.lc_trk_g1_7
 (22 6)  (190 38)  (190 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (195 38)  (195 38)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 38)  (196 38)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 38)  (197 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 38)  (198 38)  routing T_4_2.lc_trk_g3_5 <X> T_4_2.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 38)  (199 38)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 38)  (200 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 38)  (201 38)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (37 6)  (205 38)  (205 38)  LC_3 Logic Functioning bit
 (39 6)  (207 38)  (207 38)  LC_3 Logic Functioning bit
 (14 7)  (182 39)  (182 39)  routing T_4_2.top_op_4 <X> T_4_2.lc_trk_g1_4
 (15 7)  (183 39)  (183 39)  routing T_4_2.top_op_4 <X> T_4_2.lc_trk_g1_4
 (17 7)  (185 39)  (185 39)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (31 7)  (199 39)  (199 39)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_3/in_3
 (37 7)  (205 39)  (205 39)  LC_3 Logic Functioning bit
 (39 7)  (207 39)  (207 39)  LC_3 Logic Functioning bit
 (31 8)  (199 40)  (199 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 40)  (200 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 40)  (201 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 40)  (202 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (38 8)  (206 40)  (206 40)  LC_4 Logic Functioning bit
 (39 8)  (207 40)  (207 40)  LC_4 Logic Functioning bit
 (42 8)  (210 40)  (210 40)  LC_4 Logic Functioning bit
 (43 8)  (211 40)  (211 40)  LC_4 Logic Functioning bit
 (45 8)  (213 40)  (213 40)  LC_4 Logic Functioning bit
 (50 8)  (218 40)  (218 40)  Cascade bit: LH_LC04_inmux02_5

 (38 9)  (206 41)  (206 41)  LC_4 Logic Functioning bit
 (39 9)  (207 41)  (207 41)  LC_4 Logic Functioning bit
 (42 9)  (210 41)  (210 41)  LC_4 Logic Functioning bit
 (43 9)  (211 41)  (211 41)  LC_4 Logic Functioning bit
 (25 10)  (193 42)  (193 42)  routing T_4_2.wire_logic_cluster/lc_6/out <X> T_4_2.lc_trk_g2_6
 (31 10)  (199 42)  (199 42)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 42)  (200 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 42)  (201 42)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 42)  (204 42)  LC_5 Logic Functioning bit
 (37 10)  (205 42)  (205 42)  LC_5 Logic Functioning bit
 (38 10)  (206 42)  (206 42)  LC_5 Logic Functioning bit
 (39 10)  (207 42)  (207 42)  LC_5 Logic Functioning bit
 (45 10)  (213 42)  (213 42)  LC_5 Logic Functioning bit
 (4 11)  (172 43)  (172 43)  routing T_4_2.sp4_h_r_10 <X> T_4_2.sp4_h_l_43
 (6 11)  (174 43)  (174 43)  routing T_4_2.sp4_h_r_10 <X> T_4_2.sp4_h_l_43
 (22 11)  (190 43)  (190 43)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (199 43)  (199 43)  routing T_4_2.lc_trk_g2_6 <X> T_4_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 43)  (204 43)  LC_5 Logic Functioning bit
 (37 11)  (205 43)  (205 43)  LC_5 Logic Functioning bit
 (38 11)  (206 43)  (206 43)  LC_5 Logic Functioning bit
 (39 11)  (207 43)  (207 43)  LC_5 Logic Functioning bit
 (0 12)  (168 44)  (168 44)  routing T_4_2.glb_netwk_6 <X> T_4_2.glb2local_3
 (1 12)  (169 44)  (169 44)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (185 44)  (185 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 44)  (186 44)  routing T_4_2.wire_logic_cluster/lc_1/out <X> T_4_2.lc_trk_g3_1
 (27 12)  (195 44)  (195 44)  routing T_4_2.lc_trk_g3_0 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 44)  (196 44)  routing T_4_2.lc_trk_g3_0 <X> T_4_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 44)  (197 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 44)  (199 44)  routing T_4_2.lc_trk_g1_4 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 44)  (200 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 44)  (202 44)  routing T_4_2.lc_trk_g1_4 <X> T_4_2.wire_logic_cluster/lc_6/in_3
 (37 12)  (205 44)  (205 44)  LC_6 Logic Functioning bit
 (39 12)  (207 44)  (207 44)  LC_6 Logic Functioning bit
 (45 12)  (213 44)  (213 44)  LC_6 Logic Functioning bit
 (1 13)  (169 45)  (169 45)  routing T_4_2.glb_netwk_6 <X> T_4_2.glb2local_3
 (15 13)  (183 45)  (183 45)  routing T_4_2.sp4_v_t_29 <X> T_4_2.lc_trk_g3_0
 (16 13)  (184 45)  (184 45)  routing T_4_2.sp4_v_t_29 <X> T_4_2.lc_trk_g3_0
 (17 13)  (185 45)  (185 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (37 13)  (205 45)  (205 45)  LC_6 Logic Functioning bit
 (39 13)  (207 45)  (207 45)  LC_6 Logic Functioning bit
 (0 14)  (168 46)  (168 46)  routing T_4_2.glb_netwk_6 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 46)  (169 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 46)  (182 46)  routing T_4_2.wire_logic_cluster/lc_4/out <X> T_4_2.lc_trk_g3_4
 (17 14)  (185 46)  (185 46)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (186 46)  (186 46)  routing T_4_2.wire_logic_cluster/lc_5/out <X> T_4_2.lc_trk_g3_5
 (27 14)  (195 46)  (195 46)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 46)  (197 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 46)  (198 46)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 46)  (199 46)  routing T_4_2.lc_trk_g0_4 <X> T_4_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 46)  (200 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (209 46)  (209 46)  LC_7 Logic Functioning bit
 (43 14)  (211 46)  (211 46)  LC_7 Logic Functioning bit
 (45 14)  (213 46)  (213 46)  LC_7 Logic Functioning bit
 (0 15)  (168 47)  (168 47)  routing T_4_2.glb_netwk_6 <X> T_4_2.wire_logic_cluster/lc_7/s_r
 (17 15)  (185 47)  (185 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (194 47)  (194 47)  routing T_4_2.lc_trk_g0_3 <X> T_4_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 47)  (197 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 47)  (198 47)  routing T_4_2.lc_trk_g1_7 <X> T_4_2.wire_logic_cluster/lc_7/in_1
 (36 15)  (204 47)  (204 47)  LC_7 Logic Functioning bit
 (37 15)  (205 47)  (205 47)  LC_7 Logic Functioning bit
 (38 15)  (206 47)  (206 47)  LC_7 Logic Functioning bit
 (39 15)  (207 47)  (207 47)  LC_7 Logic Functioning bit
 (41 15)  (209 47)  (209 47)  LC_7 Logic Functioning bit
 (43 15)  (211 47)  (211 47)  LC_7 Logic Functioning bit
 (53 15)  (221 47)  (221 47)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_2

 (0 0)  (222 32)  (222 32)  Negative Clock bit

 (21 0)  (243 32)  (243 32)  routing T_5_2.wire_logic_cluster/lc_3/out <X> T_5_2.lc_trk_g0_3
 (22 0)  (244 32)  (244 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (251 32)  (251 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (253 32)  (253 32)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 32)  (254 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 32)  (256 32)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 32)  (257 32)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.input_2_0
 (40 0)  (262 32)  (262 32)  LC_0 Logic Functioning bit
 (28 1)  (250 33)  (250 33)  routing T_5_2.lc_trk_g2_0 <X> T_5_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 33)  (251 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 33)  (252 33)  routing T_5_2.lc_trk_g0_3 <X> T_5_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (253 33)  (253 33)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 33)  (254 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (256 33)  (256 33)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.input_2_0
 (46 1)  (268 33)  (268 33)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (223 34)  (223 34)  routing T_5_2.glb_netwk_4 <X> T_5_2.wire_logic_cluster/lc_7/clk
 (2 2)  (224 34)  (224 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (12 2)  (234 34)  (234 34)  routing T_5_2.sp4_v_t_45 <X> T_5_2.sp4_h_l_39
 (16 2)  (238 34)  (238 34)  routing T_5_2.sp12_h_r_13 <X> T_5_2.lc_trk_g0_5
 (17 2)  (239 34)  (239 34)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 2)  (244 34)  (244 34)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 34)  (246 34)  routing T_5_2.bot_op_7 <X> T_5_2.lc_trk_g0_7
 (27 2)  (249 34)  (249 34)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 34)  (251 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 34)  (252 34)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 34)  (253 34)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 34)  (254 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 34)  (255 34)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (34 2)  (256 34)  (256 34)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (258 34)  (258 34)  LC_1 Logic Functioning bit
 (38 2)  (260 34)  (260 34)  LC_1 Logic Functioning bit
 (11 3)  (233 35)  (233 35)  routing T_5_2.sp4_v_t_45 <X> T_5_2.sp4_h_l_39
 (13 3)  (235 35)  (235 35)  routing T_5_2.sp4_v_t_45 <X> T_5_2.sp4_h_l_39
 (15 3)  (237 35)  (237 35)  routing T_5_2.bot_op_4 <X> T_5_2.lc_trk_g0_4
 (17 3)  (239 35)  (239 35)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (31 3)  (253 35)  (253 35)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 35)  (258 35)  LC_1 Logic Functioning bit
 (38 3)  (260 35)  (260 35)  LC_1 Logic Functioning bit
 (0 4)  (222 36)  (222 36)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (1 4)  (223 36)  (223 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (244 36)  (244 36)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (246 36)  (246 36)  routing T_5_2.bot_op_3 <X> T_5_2.lc_trk_g1_3
 (29 4)  (251 36)  (251 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 36)  (252 36)  routing T_5_2.lc_trk_g0_7 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 36)  (253 36)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 36)  (254 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 36)  (255 36)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (256 36)  (256 36)  routing T_5_2.lc_trk_g3_4 <X> T_5_2.wire_logic_cluster/lc_2/in_3
 (38 4)  (260 36)  (260 36)  LC_2 Logic Functioning bit
 (41 4)  (263 36)  (263 36)  LC_2 Logic Functioning bit
 (43 4)  (265 36)  (265 36)  LC_2 Logic Functioning bit
 (45 4)  (267 36)  (267 36)  LC_2 Logic Functioning bit
 (47 4)  (269 36)  (269 36)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (272 36)  (272 36)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (222 37)  (222 37)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (1 5)  (223 37)  (223 37)  routing T_5_2.lc_trk_g3_3 <X> T_5_2.wire_logic_cluster/lc_7/cen
 (26 5)  (248 37)  (248 37)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 37)  (250 37)  routing T_5_2.lc_trk_g2_2 <X> T_5_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 37)  (251 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 37)  (252 37)  routing T_5_2.lc_trk_g0_7 <X> T_5_2.wire_logic_cluster/lc_2/in_1
 (36 5)  (258 37)  (258 37)  LC_2 Logic Functioning bit
 (37 5)  (259 37)  (259 37)  LC_2 Logic Functioning bit
 (39 5)  (261 37)  (261 37)  LC_2 Logic Functioning bit
 (40 5)  (262 37)  (262 37)  LC_2 Logic Functioning bit
 (42 5)  (264 37)  (264 37)  LC_2 Logic Functioning bit
 (46 5)  (268 37)  (268 37)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (239 38)  (239 38)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 38)  (240 38)  routing T_5_2.wire_logic_cluster/lc_5/out <X> T_5_2.lc_trk_g1_5
 (26 6)  (248 38)  (248 38)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 38)  (251 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 38)  (252 38)  routing T_5_2.lc_trk_g0_4 <X> T_5_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 38)  (254 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 38)  (256 38)  routing T_5_2.lc_trk_g1_3 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (37 6)  (259 38)  (259 38)  LC_3 Logic Functioning bit
 (38 6)  (260 38)  (260 38)  LC_3 Logic Functioning bit
 (42 6)  (264 38)  (264 38)  LC_3 Logic Functioning bit
 (43 6)  (265 38)  (265 38)  LC_3 Logic Functioning bit
 (45 6)  (267 38)  (267 38)  LC_3 Logic Functioning bit
 (51 6)  (273 38)  (273 38)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (244 39)  (244 39)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (246 39)  (246 39)  routing T_5_2.bot_op_6 <X> T_5_2.lc_trk_g1_6
 (26 7)  (248 39)  (248 39)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 39)  (249 39)  routing T_5_2.lc_trk_g1_6 <X> T_5_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 39)  (251 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 39)  (253 39)  routing T_5_2.lc_trk_g1_3 <X> T_5_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 39)  (254 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (257 39)  (257 39)  routing T_5_2.lc_trk_g0_3 <X> T_5_2.input_2_3
 (36 7)  (258 39)  (258 39)  LC_3 Logic Functioning bit
 (37 7)  (259 39)  (259 39)  LC_3 Logic Functioning bit
 (42 7)  (264 39)  (264 39)  LC_3 Logic Functioning bit
 (43 7)  (265 39)  (265 39)  LC_3 Logic Functioning bit
 (14 8)  (236 40)  (236 40)  routing T_5_2.sp4_h_l_21 <X> T_5_2.lc_trk_g2_0
 (25 8)  (247 40)  (247 40)  routing T_5_2.wire_logic_cluster/lc_2/out <X> T_5_2.lc_trk_g2_2
 (31 8)  (253 40)  (253 40)  routing T_5_2.lc_trk_g0_5 <X> T_5_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 40)  (254 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (258 40)  (258 40)  LC_4 Logic Functioning bit
 (38 8)  (260 40)  (260 40)  LC_4 Logic Functioning bit
 (46 8)  (268 40)  (268 40)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (237 41)  (237 41)  routing T_5_2.sp4_h_l_21 <X> T_5_2.lc_trk_g2_0
 (16 9)  (238 41)  (238 41)  routing T_5_2.sp4_h_l_21 <X> T_5_2.lc_trk_g2_0
 (17 9)  (239 41)  (239 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (244 41)  (244 41)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (250 41)  (250 41)  routing T_5_2.lc_trk_g2_0 <X> T_5_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 41)  (251 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 41)  (259 41)  LC_4 Logic Functioning bit
 (39 9)  (261 41)  (261 41)  LC_4 Logic Functioning bit
 (14 10)  (236 42)  (236 42)  routing T_5_2.sp4_h_r_44 <X> T_5_2.lc_trk_g2_4
 (26 10)  (248 42)  (248 42)  routing T_5_2.lc_trk_g0_7 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 42)  (249 42)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 42)  (251 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 42)  (252 42)  routing T_5_2.lc_trk_g1_5 <X> T_5_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 42)  (253 42)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 42)  (254 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 42)  (255 42)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 42)  (256 42)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (38 10)  (260 42)  (260 42)  LC_5 Logic Functioning bit
 (41 10)  (263 42)  (263 42)  LC_5 Logic Functioning bit
 (43 10)  (265 42)  (265 42)  LC_5 Logic Functioning bit
 (45 10)  (267 42)  (267 42)  LC_5 Logic Functioning bit
 (46 10)  (268 42)  (268 42)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (272 42)  (272 42)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (236 43)  (236 43)  routing T_5_2.sp4_h_r_44 <X> T_5_2.lc_trk_g2_4
 (15 11)  (237 43)  (237 43)  routing T_5_2.sp4_h_r_44 <X> T_5_2.lc_trk_g2_4
 (16 11)  (238 43)  (238 43)  routing T_5_2.sp4_h_r_44 <X> T_5_2.lc_trk_g2_4
 (17 11)  (239 43)  (239 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (248 43)  (248 43)  routing T_5_2.lc_trk_g0_7 <X> T_5_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 43)  (251 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 43)  (253 43)  routing T_5_2.lc_trk_g3_7 <X> T_5_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 43)  (258 43)  LC_5 Logic Functioning bit
 (37 11)  (259 43)  (259 43)  LC_5 Logic Functioning bit
 (38 11)  (260 43)  (260 43)  LC_5 Logic Functioning bit
 (41 11)  (263 43)  (263 43)  LC_5 Logic Functioning bit
 (43 11)  (265 43)  (265 43)  LC_5 Logic Functioning bit
 (22 12)  (244 44)  (244 44)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (245 44)  (245 44)  routing T_5_2.sp4_v_t_30 <X> T_5_2.lc_trk_g3_3
 (24 12)  (246 44)  (246 44)  routing T_5_2.sp4_v_t_30 <X> T_5_2.lc_trk_g3_3
 (0 14)  (222 46)  (222 46)  routing T_5_2.lc_trk_g2_4 <X> T_5_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 46)  (223 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 46)  (236 46)  routing T_5_2.wire_logic_cluster/lc_4/out <X> T_5_2.lc_trk_g3_4
 (22 14)  (244 46)  (244 46)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (245 46)  (245 46)  routing T_5_2.sp12_v_b_23 <X> T_5_2.lc_trk_g3_7
 (1 15)  (223 47)  (223 47)  routing T_5_2.lc_trk_g2_4 <X> T_5_2.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 47)  (239 47)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (243 47)  (243 47)  routing T_5_2.sp12_v_b_23 <X> T_5_2.lc_trk_g3_7


LogicTile_6_2

 (0 0)  (276 32)  (276 32)  Negative Clock bit

 (5 0)  (281 32)  (281 32)  routing T_6_2.sp4_v_b_6 <X> T_6_2.sp4_h_r_0
 (21 0)  (297 32)  (297 32)  routing T_6_2.lft_op_3 <X> T_6_2.lc_trk_g0_3
 (22 0)  (298 32)  (298 32)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (300 32)  (300 32)  routing T_6_2.lft_op_3 <X> T_6_2.lc_trk_g0_3
 (26 0)  (302 32)  (302 32)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (28 0)  (304 32)  (304 32)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 32)  (305 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 32)  (307 32)  routing T_6_2.lc_trk_g3_4 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 32)  (308 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 32)  (309 32)  routing T_6_2.lc_trk_g3_4 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (34 0)  (310 32)  (310 32)  routing T_6_2.lc_trk_g3_4 <X> T_6_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 32)  (312 32)  LC_0 Logic Functioning bit
 (37 0)  (313 32)  (313 32)  LC_0 Logic Functioning bit
 (38 0)  (314 32)  (314 32)  LC_0 Logic Functioning bit
 (41 0)  (317 32)  (317 32)  LC_0 Logic Functioning bit
 (43 0)  (319 32)  (319 32)  LC_0 Logic Functioning bit
 (4 1)  (280 33)  (280 33)  routing T_6_2.sp4_v_b_6 <X> T_6_2.sp4_h_r_0
 (6 1)  (282 33)  (282 33)  routing T_6_2.sp4_v_b_6 <X> T_6_2.sp4_h_r_0
 (14 1)  (290 33)  (290 33)  routing T_6_2.sp4_h_r_0 <X> T_6_2.lc_trk_g0_0
 (15 1)  (291 33)  (291 33)  routing T_6_2.sp4_h_r_0 <X> T_6_2.lc_trk_g0_0
 (16 1)  (292 33)  (292 33)  routing T_6_2.sp4_h_r_0 <X> T_6_2.lc_trk_g0_0
 (17 1)  (293 33)  (293 33)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (303 33)  (303 33)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 33)  (305 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 33)  (306 33)  routing T_6_2.lc_trk_g2_3 <X> T_6_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (308 33)  (308 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (312 33)  (312 33)  LC_0 Logic Functioning bit
 (38 1)  (314 33)  (314 33)  LC_0 Logic Functioning bit
 (41 1)  (317 33)  (317 33)  LC_0 Logic Functioning bit
 (47 1)  (323 33)  (323 33)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (277 34)  (277 34)  routing T_6_2.glb_netwk_4 <X> T_6_2.wire_logic_cluster/lc_7/clk
 (2 2)  (278 34)  (278 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (8 2)  (284 34)  (284 34)  routing T_6_2.sp4_h_r_1 <X> T_6_2.sp4_h_l_36
 (14 2)  (290 34)  (290 34)  routing T_6_2.sp4_h_l_1 <X> T_6_2.lc_trk_g0_4
 (15 2)  (291 34)  (291 34)  routing T_6_2.sp4_h_r_5 <X> T_6_2.lc_trk_g0_5
 (16 2)  (292 34)  (292 34)  routing T_6_2.sp4_h_r_5 <X> T_6_2.lc_trk_g0_5
 (17 2)  (293 34)  (293 34)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (297 34)  (297 34)  routing T_6_2.sp4_v_b_15 <X> T_6_2.lc_trk_g0_7
 (22 2)  (298 34)  (298 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (299 34)  (299 34)  routing T_6_2.sp4_v_b_15 <X> T_6_2.lc_trk_g0_7
 (25 2)  (301 34)  (301 34)  routing T_6_2.sp4_h_r_14 <X> T_6_2.lc_trk_g0_6
 (26 2)  (302 34)  (302 34)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 34)  (305 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 34)  (307 34)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 34)  (308 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 34)  (310 34)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 34)  (312 34)  LC_1 Logic Functioning bit
 (38 2)  (314 34)  (314 34)  LC_1 Logic Functioning bit
 (43 2)  (319 34)  (319 34)  LC_1 Logic Functioning bit
 (4 3)  (280 35)  (280 35)  routing T_6_2.sp4_v_b_7 <X> T_6_2.sp4_h_l_37
 (15 3)  (291 35)  (291 35)  routing T_6_2.sp4_h_l_1 <X> T_6_2.lc_trk_g0_4
 (16 3)  (292 35)  (292 35)  routing T_6_2.sp4_h_l_1 <X> T_6_2.lc_trk_g0_4
 (17 3)  (293 35)  (293 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (294 35)  (294 35)  routing T_6_2.sp4_h_r_5 <X> T_6_2.lc_trk_g0_5
 (21 3)  (297 35)  (297 35)  routing T_6_2.sp4_v_b_15 <X> T_6_2.lc_trk_g0_7
 (22 3)  (298 35)  (298 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (299 35)  (299 35)  routing T_6_2.sp4_h_r_14 <X> T_6_2.lc_trk_g0_6
 (24 3)  (300 35)  (300 35)  routing T_6_2.sp4_h_r_14 <X> T_6_2.lc_trk_g0_6
 (29 3)  (305 35)  (305 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (308 35)  (308 35)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (311 35)  (311 35)  routing T_6_2.lc_trk_g0_3 <X> T_6_2.input_2_1
 (37 3)  (313 35)  (313 35)  LC_1 Logic Functioning bit
 (39 3)  (315 35)  (315 35)  LC_1 Logic Functioning bit
 (40 3)  (316 35)  (316 35)  LC_1 Logic Functioning bit
 (42 3)  (318 35)  (318 35)  LC_1 Logic Functioning bit
 (43 3)  (319 35)  (319 35)  LC_1 Logic Functioning bit
 (47 3)  (323 35)  (323 35)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (10 4)  (286 36)  (286 36)  routing T_6_2.sp4_v_t_46 <X> T_6_2.sp4_h_r_4
 (26 4)  (302 36)  (302 36)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (303 36)  (303 36)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 36)  (305 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 36)  (306 36)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 36)  (307 36)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 36)  (308 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 36)  (309 36)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 36)  (312 36)  LC_2 Logic Functioning bit
 (38 4)  (314 36)  (314 36)  LC_2 Logic Functioning bit
 (39 4)  (315 36)  (315 36)  LC_2 Logic Functioning bit
 (27 5)  (303 37)  (303 37)  routing T_6_2.lc_trk_g1_5 <X> T_6_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 37)  (305 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 37)  (306 37)  routing T_6_2.lc_trk_g1_6 <X> T_6_2.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 37)  (308 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (312 37)  (312 37)  LC_2 Logic Functioning bit
 (37 5)  (313 37)  (313 37)  LC_2 Logic Functioning bit
 (38 5)  (314 37)  (314 37)  LC_2 Logic Functioning bit
 (39 5)  (315 37)  (315 37)  LC_2 Logic Functioning bit
 (43 5)  (319 37)  (319 37)  LC_2 Logic Functioning bit
 (47 5)  (323 37)  (323 37)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (291 38)  (291 38)  routing T_6_2.top_op_5 <X> T_6_2.lc_trk_g1_5
 (17 6)  (293 38)  (293 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (302 38)  (302 38)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_3/in_0
 (31 6)  (307 38)  (307 38)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 38)  (308 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (311 38)  (311 38)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.input_2_3
 (36 6)  (312 38)  (312 38)  LC_3 Logic Functioning bit
 (18 7)  (294 39)  (294 39)  routing T_6_2.top_op_5 <X> T_6_2.lc_trk_g1_5
 (22 7)  (298 39)  (298 39)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (299 39)  (299 39)  routing T_6_2.sp12_h_r_14 <X> T_6_2.lc_trk_g1_6
 (29 7)  (305 39)  (305 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (307 39)  (307 39)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 39)  (308 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (309 39)  (309 39)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.input_2_3
 (37 7)  (313 39)  (313 39)  LC_3 Logic Functioning bit
 (46 7)  (322 39)  (322 39)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (297 40)  (297 40)  routing T_6_2.sp4_v_t_22 <X> T_6_2.lc_trk_g2_3
 (22 8)  (298 40)  (298 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (299 40)  (299 40)  routing T_6_2.sp4_v_t_22 <X> T_6_2.lc_trk_g2_3
 (26 8)  (302 40)  (302 40)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 40)  (305 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 40)  (306 40)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 40)  (307 40)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 40)  (308 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (311 40)  (311 40)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.input_2_4
 (43 8)  (319 40)  (319 40)  LC_4 Logic Functioning bit
 (21 9)  (297 41)  (297 41)  routing T_6_2.sp4_v_t_22 <X> T_6_2.lc_trk_g2_3
 (29 9)  (305 41)  (305 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 41)  (307 41)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 41)  (308 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (309 41)  (309 41)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.input_2_4
 (17 10)  (293 42)  (293 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (294 42)  (294 42)  routing T_6_2.wire_logic_cluster/lc_5/out <X> T_6_2.lc_trk_g2_5
 (21 10)  (297 42)  (297 42)  routing T_6_2.wire_logic_cluster/lc_7/out <X> T_6_2.lc_trk_g2_7
 (22 10)  (298 42)  (298 42)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (302 42)  (302 42)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_5/in_0
 (31 10)  (307 42)  (307 42)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 42)  (308 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (313 42)  (313 42)  LC_5 Logic Functioning bit
 (38 10)  (314 42)  (314 42)  LC_5 Logic Functioning bit
 (41 10)  (317 42)  (317 42)  LC_5 Logic Functioning bit
 (43 10)  (319 42)  (319 42)  LC_5 Logic Functioning bit
 (45 10)  (321 42)  (321 42)  LC_5 Logic Functioning bit
 (50 10)  (326 42)  (326 42)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (293 43)  (293 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (304 43)  (304 43)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 43)  (305 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 43)  (307 43)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.wire_logic_cluster/lc_5/in_3
 (36 11)  (312 43)  (312 43)  LC_5 Logic Functioning bit
 (39 11)  (315 43)  (315 43)  LC_5 Logic Functioning bit
 (40 11)  (316 43)  (316 43)  LC_5 Logic Functioning bit
 (42 11)  (318 43)  (318 43)  LC_5 Logic Functioning bit
 (46 11)  (322 43)  (322 43)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (302 44)  (302 44)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_6/in_0
 (28 12)  (304 44)  (304 44)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 44)  (305 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 44)  (306 44)  routing T_6_2.lc_trk_g2_5 <X> T_6_2.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 44)  (307 44)  routing T_6_2.lc_trk_g0_5 <X> T_6_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 44)  (308 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (311 44)  (311 44)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.input_2_6
 (38 12)  (314 44)  (314 44)  LC_6 Logic Functioning bit
 (43 12)  (319 44)  (319 44)  LC_6 Logic Functioning bit
 (46 12)  (322 44)  (322 44)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (29 13)  (305 45)  (305 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (308 45)  (308 45)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (311 45)  (311 45)  routing T_6_2.lc_trk_g0_6 <X> T_6_2.input_2_6
 (36 13)  (312 45)  (312 45)  LC_6 Logic Functioning bit
 (42 13)  (318 45)  (318 45)  LC_6 Logic Functioning bit
 (43 13)  (319 45)  (319 45)  LC_6 Logic Functioning bit
 (0 14)  (276 46)  (276 46)  routing T_6_2.glb_netwk_6 <X> T_6_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 46)  (277 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (281 46)  (281 46)  routing T_6_2.sp4_v_t_38 <X> T_6_2.sp4_h_l_44
 (14 14)  (290 46)  (290 46)  routing T_6_2.sp4_v_b_36 <X> T_6_2.lc_trk_g3_4
 (26 14)  (302 46)  (302 46)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_7/in_0
 (29 14)  (305 46)  (305 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 46)  (306 46)  routing T_6_2.lc_trk_g0_4 <X> T_6_2.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 46)  (307 46)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 46)  (308 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 46)  (309 46)  routing T_6_2.lc_trk_g2_4 <X> T_6_2.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 46)  (311 46)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.input_2_7
 (36 14)  (312 46)  (312 46)  LC_7 Logic Functioning bit
 (37 14)  (313 46)  (313 46)  LC_7 Logic Functioning bit
 (42 14)  (318 46)  (318 46)  LC_7 Logic Functioning bit
 (43 14)  (319 46)  (319 46)  LC_7 Logic Functioning bit
 (45 14)  (321 46)  (321 46)  LC_7 Logic Functioning bit
 (47 14)  (323 46)  (323 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (276 47)  (276 47)  routing T_6_2.glb_netwk_6 <X> T_6_2.wire_logic_cluster/lc_7/s_r
 (4 15)  (280 47)  (280 47)  routing T_6_2.sp4_v_t_38 <X> T_6_2.sp4_h_l_44
 (6 15)  (282 47)  (282 47)  routing T_6_2.sp4_v_t_38 <X> T_6_2.sp4_h_l_44
 (14 15)  (290 47)  (290 47)  routing T_6_2.sp4_v_b_36 <X> T_6_2.lc_trk_g3_4
 (16 15)  (292 47)  (292 47)  routing T_6_2.sp4_v_b_36 <X> T_6_2.lc_trk_g3_4
 (17 15)  (293 47)  (293 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (302 47)  (302 47)  routing T_6_2.lc_trk_g0_7 <X> T_6_2.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 47)  (305 47)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (308 47)  (308 47)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (309 47)  (309 47)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.input_2_7
 (35 15)  (311 47)  (311 47)  routing T_6_2.lc_trk_g2_7 <X> T_6_2.input_2_7
 (37 15)  (313 47)  (313 47)  LC_7 Logic Functioning bit
 (38 15)  (314 47)  (314 47)  LC_7 Logic Functioning bit
 (42 15)  (318 47)  (318 47)  LC_7 Logic Functioning bit
 (43 15)  (319 47)  (319 47)  LC_7 Logic Functioning bit
 (46 15)  (322 47)  (322 47)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_2

 (12 0)  (346 32)  (346 32)  routing T_7_2.sp4_v_t_39 <X> T_7_2.sp4_h_r_2
 (26 0)  (360 32)  (360 32)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_0/in_0
 (28 0)  (362 32)  (362 32)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 32)  (363 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 32)  (365 32)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 32)  (366 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 32)  (367 32)  routing T_7_2.lc_trk_g2_5 <X> T_7_2.wire_logic_cluster/lc_0/in_3
 (40 0)  (374 32)  (374 32)  LC_0 Logic Functioning bit
 (41 0)  (375 32)  (375 32)  LC_0 Logic Functioning bit
 (42 0)  (376 32)  (376 32)  LC_0 Logic Functioning bit
 (6 1)  (340 33)  (340 33)  routing T_7_2.sp4_h_l_37 <X> T_7_2.sp4_h_r_0
 (19 1)  (353 33)  (353 33)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (27 1)  (361 33)  (361 33)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 33)  (362 33)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 33)  (363 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 33)  (364 33)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (366 33)  (366 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (367 33)  (367 33)  routing T_7_2.lc_trk_g3_1 <X> T_7_2.input_2_0
 (34 1)  (368 33)  (368 33)  routing T_7_2.lc_trk_g3_1 <X> T_7_2.input_2_0
 (40 1)  (374 33)  (374 33)  LC_0 Logic Functioning bit
 (42 1)  (376 33)  (376 33)  LC_0 Logic Functioning bit
 (43 1)  (377 33)  (377 33)  LC_0 Logic Functioning bit
 (15 2)  (349 34)  (349 34)  routing T_7_2.bot_op_5 <X> T_7_2.lc_trk_g0_5
 (17 2)  (351 34)  (351 34)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (359 34)  (359 34)  routing T_7_2.sp4_h_r_14 <X> T_7_2.lc_trk_g0_6
 (27 2)  (361 34)  (361 34)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 34)  (362 34)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 34)  (363 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 34)  (364 34)  routing T_7_2.lc_trk_g3_5 <X> T_7_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 34)  (365 34)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 34)  (366 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 34)  (368 34)  routing T_7_2.lc_trk_g1_5 <X> T_7_2.wire_logic_cluster/lc_1/in_3
 (37 2)  (371 34)  (371 34)  LC_1 Logic Functioning bit
 (38 2)  (372 34)  (372 34)  LC_1 Logic Functioning bit
 (41 2)  (375 34)  (375 34)  LC_1 Logic Functioning bit
 (50 2)  (384 34)  (384 34)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (356 35)  (356 35)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (357 35)  (357 35)  routing T_7_2.sp4_h_r_14 <X> T_7_2.lc_trk_g0_6
 (24 3)  (358 35)  (358 35)  routing T_7_2.sp4_h_r_14 <X> T_7_2.lc_trk_g0_6
 (26 3)  (360 35)  (360 35)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 35)  (362 35)  routing T_7_2.lc_trk_g2_3 <X> T_7_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 35)  (363 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (370 35)  (370 35)  LC_1 Logic Functioning bit
 (37 3)  (371 35)  (371 35)  LC_1 Logic Functioning bit
 (38 3)  (372 35)  (372 35)  LC_1 Logic Functioning bit
 (41 3)  (375 35)  (375 35)  LC_1 Logic Functioning bit
 (42 3)  (376 35)  (376 35)  LC_1 Logic Functioning bit
 (25 4)  (359 36)  (359 36)  routing T_7_2.sp12_h_r_2 <X> T_7_2.lc_trk_g1_2
 (28 4)  (362 36)  (362 36)  routing T_7_2.lc_trk_g2_1 <X> T_7_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 36)  (363 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (366 36)  (366 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 36)  (368 36)  routing T_7_2.lc_trk_g1_2 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 36)  (370 36)  LC_2 Logic Functioning bit
 (37 4)  (371 36)  (371 36)  LC_2 Logic Functioning bit
 (38 4)  (372 36)  (372 36)  LC_2 Logic Functioning bit
 (42 4)  (376 36)  (376 36)  LC_2 Logic Functioning bit
 (50 4)  (384 36)  (384 36)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (356 37)  (356 37)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (358 37)  (358 37)  routing T_7_2.sp12_h_r_2 <X> T_7_2.lc_trk_g1_2
 (25 5)  (359 37)  (359 37)  routing T_7_2.sp12_h_r_2 <X> T_7_2.lc_trk_g1_2
 (31 5)  (365 37)  (365 37)  routing T_7_2.lc_trk_g1_2 <X> T_7_2.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 37)  (370 37)  LC_2 Logic Functioning bit
 (37 5)  (371 37)  (371 37)  LC_2 Logic Functioning bit
 (38 5)  (372 37)  (372 37)  LC_2 Logic Functioning bit
 (42 5)  (376 37)  (376 37)  LC_2 Logic Functioning bit
 (15 6)  (349 38)  (349 38)  routing T_7_2.top_op_5 <X> T_7_2.lc_trk_g1_5
 (17 6)  (351 38)  (351 38)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (360 38)  (360 38)  routing T_7_2.lc_trk_g0_5 <X> T_7_2.wire_logic_cluster/lc_3/in_0
 (29 6)  (363 38)  (363 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 38)  (364 38)  routing T_7_2.lc_trk_g0_6 <X> T_7_2.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 38)  (366 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 38)  (367 38)  routing T_7_2.lc_trk_g2_0 <X> T_7_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 38)  (370 38)  LC_3 Logic Functioning bit
 (43 6)  (377 38)  (377 38)  LC_3 Logic Functioning bit
 (50 6)  (384 38)  (384 38)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (352 39)  (352 39)  routing T_7_2.top_op_5 <X> T_7_2.lc_trk_g1_5
 (29 7)  (363 39)  (363 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 39)  (364 39)  routing T_7_2.lc_trk_g0_6 <X> T_7_2.wire_logic_cluster/lc_3/in_1
 (36 7)  (370 39)  (370 39)  LC_3 Logic Functioning bit
 (37 7)  (371 39)  (371 39)  LC_3 Logic Functioning bit
 (38 7)  (372 39)  (372 39)  LC_3 Logic Functioning bit
 (42 7)  (376 39)  (376 39)  LC_3 Logic Functioning bit
 (3 8)  (337 40)  (337 40)  routing T_7_2.sp12_h_r_1 <X> T_7_2.sp12_v_b_1
 (11 8)  (345 40)  (345 40)  routing T_7_2.sp4_h_l_39 <X> T_7_2.sp4_v_b_8
 (13 8)  (347 40)  (347 40)  routing T_7_2.sp4_h_l_39 <X> T_7_2.sp4_v_b_8
 (14 8)  (348 40)  (348 40)  routing T_7_2.rgt_op_0 <X> T_7_2.lc_trk_g2_0
 (15 8)  (349 40)  (349 40)  routing T_7_2.sp4_h_r_41 <X> T_7_2.lc_trk_g2_1
 (16 8)  (350 40)  (350 40)  routing T_7_2.sp4_h_r_41 <X> T_7_2.lc_trk_g2_1
 (17 8)  (351 40)  (351 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (352 40)  (352 40)  routing T_7_2.sp4_h_r_41 <X> T_7_2.lc_trk_g2_1
 (22 8)  (356 40)  (356 40)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (358 40)  (358 40)  routing T_7_2.tnr_op_3 <X> T_7_2.lc_trk_g2_3
 (3 9)  (337 41)  (337 41)  routing T_7_2.sp12_h_r_1 <X> T_7_2.sp12_v_b_1
 (12 9)  (346 41)  (346 41)  routing T_7_2.sp4_h_l_39 <X> T_7_2.sp4_v_b_8
 (15 9)  (349 41)  (349 41)  routing T_7_2.rgt_op_0 <X> T_7_2.lc_trk_g2_0
 (17 9)  (351 41)  (351 41)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (352 41)  (352 41)  routing T_7_2.sp4_h_r_41 <X> T_7_2.lc_trk_g2_1
 (12 10)  (346 42)  (346 42)  routing T_7_2.sp4_h_r_5 <X> T_7_2.sp4_h_l_45
 (15 10)  (349 42)  (349 42)  routing T_7_2.rgt_op_5 <X> T_7_2.lc_trk_g2_5
 (17 10)  (351 42)  (351 42)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (352 42)  (352 42)  routing T_7_2.rgt_op_5 <X> T_7_2.lc_trk_g2_5
 (13 11)  (347 43)  (347 43)  routing T_7_2.sp4_h_r_5 <X> T_7_2.sp4_h_l_45
 (15 12)  (349 44)  (349 44)  routing T_7_2.sp4_v_t_28 <X> T_7_2.lc_trk_g3_1
 (16 12)  (350 44)  (350 44)  routing T_7_2.sp4_v_t_28 <X> T_7_2.lc_trk_g3_1
 (17 12)  (351 44)  (351 44)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (36 12)  (370 44)  (370 44)  LC_6 Logic Functioning bit
 (37 12)  (371 44)  (371 44)  LC_6 Logic Functioning bit
 (38 12)  (372 44)  (372 44)  LC_6 Logic Functioning bit
 (39 12)  (373 44)  (373 44)  LC_6 Logic Functioning bit
 (40 12)  (374 44)  (374 44)  LC_6 Logic Functioning bit
 (41 12)  (375 44)  (375 44)  LC_6 Logic Functioning bit
 (42 12)  (376 44)  (376 44)  LC_6 Logic Functioning bit
 (43 12)  (377 44)  (377 44)  LC_6 Logic Functioning bit
 (8 13)  (342 45)  (342 45)  routing T_7_2.sp4_h_r_10 <X> T_7_2.sp4_v_b_10
 (13 13)  (347 45)  (347 45)  routing T_7_2.sp4_v_t_43 <X> T_7_2.sp4_h_r_11
 (36 13)  (370 45)  (370 45)  LC_6 Logic Functioning bit
 (37 13)  (371 45)  (371 45)  LC_6 Logic Functioning bit
 (38 13)  (372 45)  (372 45)  LC_6 Logic Functioning bit
 (39 13)  (373 45)  (373 45)  LC_6 Logic Functioning bit
 (40 13)  (374 45)  (374 45)  LC_6 Logic Functioning bit
 (41 13)  (375 45)  (375 45)  LC_6 Logic Functioning bit
 (42 13)  (376 45)  (376 45)  LC_6 Logic Functioning bit
 (43 13)  (377 45)  (377 45)  LC_6 Logic Functioning bit
 (46 13)  (380 45)  (380 45)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (386 45)  (386 45)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (12 14)  (346 46)  (346 46)  routing T_7_2.sp4_h_r_8 <X> T_7_2.sp4_h_l_46
 (16 14)  (350 46)  (350 46)  routing T_7_2.sp4_v_b_37 <X> T_7_2.lc_trk_g3_5
 (17 14)  (351 46)  (351 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (352 46)  (352 46)  routing T_7_2.sp4_v_b_37 <X> T_7_2.lc_trk_g3_5
 (13 15)  (347 47)  (347 47)  routing T_7_2.sp4_h_r_8 <X> T_7_2.sp4_h_l_46
 (18 15)  (352 47)  (352 47)  routing T_7_2.sp4_v_b_37 <X> T_7_2.lc_trk_g3_5


LogicTile_8_2

 (0 0)  (388 32)  (388 32)  Negative Clock bit

 (21 0)  (409 32)  (409 32)  routing T_8_2.wire_logic_cluster/lc_3/out <X> T_8_2.lc_trk_g0_3
 (22 0)  (410 32)  (410 32)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (413 32)  (413 32)  routing T_8_2.sp12_h_r_2 <X> T_8_2.lc_trk_g0_2
 (27 0)  (415 32)  (415 32)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (416 32)  (416 32)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 32)  (417 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (420 32)  (420 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 32)  (421 32)  routing T_8_2.lc_trk_g2_3 <X> T_8_2.wire_logic_cluster/lc_0/in_3
 (40 0)  (428 32)  (428 32)  LC_0 Logic Functioning bit
 (41 0)  (429 32)  (429 32)  LC_0 Logic Functioning bit
 (42 0)  (430 32)  (430 32)  LC_0 Logic Functioning bit
 (43 0)  (431 32)  (431 32)  LC_0 Logic Functioning bit
 (9 1)  (397 33)  (397 33)  routing T_8_2.sp4_v_t_36 <X> T_8_2.sp4_v_b_1
 (22 1)  (410 33)  (410 33)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (412 33)  (412 33)  routing T_8_2.sp12_h_r_2 <X> T_8_2.lc_trk_g0_2
 (25 1)  (413 33)  (413 33)  routing T_8_2.sp12_h_r_2 <X> T_8_2.lc_trk_g0_2
 (26 1)  (414 33)  (414 33)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 33)  (417 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (418 33)  (418 33)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (419 33)  (419 33)  routing T_8_2.lc_trk_g2_3 <X> T_8_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (420 33)  (420 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (421 33)  (421 33)  routing T_8_2.lc_trk_g2_0 <X> T_8_2.input_2_0
 (36 1)  (424 33)  (424 33)  LC_0 Logic Functioning bit
 (37 1)  (425 33)  (425 33)  LC_0 Logic Functioning bit
 (42 1)  (430 33)  (430 33)  LC_0 Logic Functioning bit
 (43 1)  (431 33)  (431 33)  LC_0 Logic Functioning bit
 (1 2)  (389 34)  (389 34)  routing T_8_2.glb_netwk_4 <X> T_8_2.wire_logic_cluster/lc_7/clk
 (2 2)  (390 34)  (390 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (402 34)  (402 34)  routing T_8_2.wire_logic_cluster/lc_4/out <X> T_8_2.lc_trk_g0_4
 (15 2)  (403 34)  (403 34)  routing T_8_2.top_op_5 <X> T_8_2.lc_trk_g0_5
 (17 2)  (405 34)  (405 34)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (415 34)  (415 34)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 34)  (417 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (419 34)  (419 34)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 34)  (420 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (422 34)  (422 34)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_1/in_3
 (37 2)  (425 34)  (425 34)  LC_1 Logic Functioning bit
 (39 2)  (427 34)  (427 34)  LC_1 Logic Functioning bit
 (41 2)  (429 34)  (429 34)  LC_1 Logic Functioning bit
 (43 2)  (431 34)  (431 34)  LC_1 Logic Functioning bit
 (17 3)  (405 35)  (405 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (406 35)  (406 35)  routing T_8_2.top_op_5 <X> T_8_2.lc_trk_g0_5
 (30 3)  (418 35)  (418 35)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 35)  (419 35)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_1/in_3
 (37 3)  (425 35)  (425 35)  LC_1 Logic Functioning bit
 (39 3)  (427 35)  (427 35)  LC_1 Logic Functioning bit
 (41 3)  (429 35)  (429 35)  LC_1 Logic Functioning bit
 (43 3)  (431 35)  (431 35)  LC_1 Logic Functioning bit
 (21 4)  (409 36)  (409 36)  routing T_8_2.wire_logic_cluster/lc_3/out <X> T_8_2.lc_trk_g1_3
 (22 4)  (410 36)  (410 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (415 36)  (415 36)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (416 36)  (416 36)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (417 36)  (417 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (419 36)  (419 36)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (420 36)  (420 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (424 36)  (424 36)  LC_2 Logic Functioning bit
 (38 4)  (426 36)  (426 36)  LC_2 Logic Functioning bit
 (45 4)  (433 36)  (433 36)  LC_2 Logic Functioning bit
 (47 4)  (435 36)  (435 36)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (414 37)  (414 37)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 37)  (417 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (418 37)  (418 37)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_2/in_1
 (36 5)  (424 37)  (424 37)  LC_2 Logic Functioning bit
 (38 5)  (426 37)  (426 37)  LC_2 Logic Functioning bit
 (40 5)  (428 37)  (428 37)  LC_2 Logic Functioning bit
 (41 5)  (429 37)  (429 37)  LC_2 Logic Functioning bit
 (42 5)  (430 37)  (430 37)  LC_2 Logic Functioning bit
 (43 5)  (431 37)  (431 37)  LC_2 Logic Functioning bit
 (47 5)  (435 37)  (435 37)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (439 37)  (439 37)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (409 38)  (409 38)  routing T_8_2.wire_logic_cluster/lc_7/out <X> T_8_2.lc_trk_g1_7
 (22 6)  (410 38)  (410 38)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (414 38)  (414 38)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_logic_cluster/lc_3/in_0
 (29 6)  (417 38)  (417 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (420 38)  (420 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (422 38)  (422 38)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (424 38)  (424 38)  LC_3 Logic Functioning bit
 (37 6)  (425 38)  (425 38)  LC_3 Logic Functioning bit
 (38 6)  (426 38)  (426 38)  LC_3 Logic Functioning bit
 (39 6)  (427 38)  (427 38)  LC_3 Logic Functioning bit
 (45 6)  (433 38)  (433 38)  LC_3 Logic Functioning bit
 (29 7)  (417 39)  (417 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 39)  (418 39)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_3/in_1
 (31 7)  (419 39)  (419 39)  routing T_8_2.lc_trk_g1_3 <X> T_8_2.wire_logic_cluster/lc_3/in_3
 (32 7)  (420 39)  (420 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (421 39)  (421 39)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input_2_3
 (34 7)  (422 39)  (422 39)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input_2_3
 (35 7)  (423 39)  (423 39)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.input_2_3
 (37 7)  (425 39)  (425 39)  LC_3 Logic Functioning bit
 (38 7)  (426 39)  (426 39)  LC_3 Logic Functioning bit
 (39 7)  (427 39)  (427 39)  LC_3 Logic Functioning bit
 (43 7)  (431 39)  (431 39)  LC_3 Logic Functioning bit
 (46 7)  (434 39)  (434 39)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (410 40)  (410 40)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (412 40)  (412 40)  routing T_8_2.tnr_op_3 <X> T_8_2.lc_trk_g2_3
 (26 8)  (414 40)  (414 40)  routing T_8_2.lc_trk_g0_4 <X> T_8_2.wire_logic_cluster/lc_4/in_0
 (31 8)  (419 40)  (419 40)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 40)  (420 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (424 40)  (424 40)  LC_4 Logic Functioning bit
 (38 8)  (426 40)  (426 40)  LC_4 Logic Functioning bit
 (41 8)  (429 40)  (429 40)  LC_4 Logic Functioning bit
 (42 8)  (430 40)  (430 40)  LC_4 Logic Functioning bit
 (45 8)  (433 40)  (433 40)  LC_4 Logic Functioning bit
 (14 9)  (402 41)  (402 41)  routing T_8_2.sp4_r_v_b_32 <X> T_8_2.lc_trk_g2_0
 (17 9)  (405 41)  (405 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (29 9)  (417 41)  (417 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (420 41)  (420 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (423 41)  (423 41)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.input_2_4
 (37 9)  (425 41)  (425 41)  LC_4 Logic Functioning bit
 (39 9)  (427 41)  (427 41)  LC_4 Logic Functioning bit
 (40 9)  (428 41)  (428 41)  LC_4 Logic Functioning bit
 (43 9)  (431 41)  (431 41)  LC_4 Logic Functioning bit
 (46 9)  (434 41)  (434 41)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (415 42)  (415 42)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 42)  (417 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (418 42)  (418 42)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_5/in_1
 (31 10)  (419 42)  (419 42)  routing T_8_2.lc_trk_g0_4 <X> T_8_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 42)  (420 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (424 42)  (424 42)  LC_5 Logic Functioning bit
 (38 10)  (426 42)  (426 42)  LC_5 Logic Functioning bit
 (40 10)  (428 42)  (428 42)  LC_5 Logic Functioning bit
 (42 10)  (430 42)  (430 42)  LC_5 Logic Functioning bit
 (26 11)  (414 43)  (414 43)  routing T_8_2.lc_trk_g0_3 <X> T_8_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 43)  (417 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 43)  (418 43)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_5/in_1
 (37 11)  (425 43)  (425 43)  LC_5 Logic Functioning bit
 (39 11)  (427 43)  (427 43)  LC_5 Logic Functioning bit
 (17 12)  (405 44)  (405 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (406 44)  (406 44)  routing T_8_2.wire_logic_cluster/lc_1/out <X> T_8_2.lc_trk_g3_1
 (25 12)  (413 44)  (413 44)  routing T_8_2.wire_logic_cluster/lc_2/out <X> T_8_2.lc_trk_g3_2
 (27 12)  (415 44)  (415 44)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_6/in_1
 (28 12)  (416 44)  (416 44)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 44)  (417 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (419 44)  (419 44)  routing T_8_2.lc_trk_g0_5 <X> T_8_2.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 44)  (420 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (41 12)  (429 44)  (429 44)  LC_6 Logic Functioning bit
 (43 12)  (431 44)  (431 44)  LC_6 Logic Functioning bit
 (5 13)  (393 45)  (393 45)  routing T_8_2.sp4_h_r_9 <X> T_8_2.sp4_v_b_9
 (22 13)  (410 45)  (410 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (414 45)  (414 45)  routing T_8_2.lc_trk_g0_2 <X> T_8_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 45)  (417 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (418 45)  (418 45)  routing T_8_2.lc_trk_g3_2 <X> T_8_2.wire_logic_cluster/lc_6/in_1
 (0 14)  (388 46)  (388 46)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 46)  (389 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (415 46)  (415 46)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_logic_cluster/lc_7/in_1
 (28 14)  (416 46)  (416 46)  routing T_8_2.lc_trk_g3_1 <X> T_8_2.wire_logic_cluster/lc_7/in_1
 (29 14)  (417 46)  (417 46)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (419 46)  (419 46)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (32 14)  (420 46)  (420 46)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (422 46)  (422 46)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (36 14)  (424 46)  (424 46)  LC_7 Logic Functioning bit
 (38 14)  (426 46)  (426 46)  LC_7 Logic Functioning bit
 (39 14)  (427 46)  (427 46)  LC_7 Logic Functioning bit
 (43 14)  (431 46)  (431 46)  LC_7 Logic Functioning bit
 (45 14)  (433 46)  (433 46)  LC_7 Logic Functioning bit
 (47 14)  (435 46)  (435 46)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (438 46)  (438 46)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (439 46)  (439 46)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (388 47)  (388 47)  routing T_8_2.glb_netwk_6 <X> T_8_2.wire_logic_cluster/lc_7/s_r
 (31 15)  (419 47)  (419 47)  routing T_8_2.lc_trk_g1_7 <X> T_8_2.wire_logic_cluster/lc_7/in_3
 (36 15)  (424 47)  (424 47)  LC_7 Logic Functioning bit
 (38 15)  (426 47)  (426 47)  LC_7 Logic Functioning bit
 (39 15)  (427 47)  (427 47)  LC_7 Logic Functioning bit
 (43 15)  (431 47)  (431 47)  LC_7 Logic Functioning bit


LogicTile_9_2

 (0 0)  (442 32)  (442 32)  Negative Clock bit

 (4 0)  (446 32)  (446 32)  routing T_9_2.sp4_h_l_37 <X> T_9_2.sp4_v_b_0
 (11 0)  (453 32)  (453 32)  routing T_9_2.sp4_h_r_9 <X> T_9_2.sp4_v_b_2
 (15 0)  (457 32)  (457 32)  routing T_9_2.lft_op_1 <X> T_9_2.lc_trk_g0_1
 (17 0)  (459 32)  (459 32)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (460 32)  (460 32)  routing T_9_2.lft_op_1 <X> T_9_2.lc_trk_g0_1
 (26 0)  (468 32)  (468 32)  routing T_9_2.lc_trk_g0_4 <X> T_9_2.wire_logic_cluster/lc_0/in_0
 (29 0)  (471 32)  (471 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 32)  (472 32)  routing T_9_2.lc_trk_g0_5 <X> T_9_2.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 32)  (474 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 32)  (475 32)  routing T_9_2.lc_trk_g2_3 <X> T_9_2.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 32)  (477 32)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.input_2_0
 (37 0)  (479 32)  (479 32)  LC_0 Logic Functioning bit
 (38 0)  (480 32)  (480 32)  LC_0 Logic Functioning bit
 (5 1)  (447 33)  (447 33)  routing T_9_2.sp4_h_l_37 <X> T_9_2.sp4_v_b_0
 (14 1)  (456 33)  (456 33)  routing T_9_2.sp4_h_r_0 <X> T_9_2.lc_trk_g0_0
 (15 1)  (457 33)  (457 33)  routing T_9_2.sp4_h_r_0 <X> T_9_2.lc_trk_g0_0
 (16 1)  (458 33)  (458 33)  routing T_9_2.sp4_h_r_0 <X> T_9_2.lc_trk_g0_0
 (17 1)  (459 33)  (459 33)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (29 1)  (471 33)  (471 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (473 33)  (473 33)  routing T_9_2.lc_trk_g2_3 <X> T_9_2.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 33)  (474 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (475 33)  (475 33)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.input_2_0
 (34 1)  (476 33)  (476 33)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.input_2_0
 (35 1)  (477 33)  (477 33)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.input_2_0
 (36 1)  (478 33)  (478 33)  LC_0 Logic Functioning bit
 (39 1)  (481 33)  (481 33)  LC_0 Logic Functioning bit
 (40 1)  (482 33)  (482 33)  LC_0 Logic Functioning bit
 (43 1)  (485 33)  (485 33)  LC_0 Logic Functioning bit
 (1 2)  (443 34)  (443 34)  routing T_9_2.glb_netwk_4 <X> T_9_2.wire_logic_cluster/lc_7/clk
 (2 2)  (444 34)  (444 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (456 34)  (456 34)  routing T_9_2.lft_op_4 <X> T_9_2.lc_trk_g0_4
 (16 2)  (458 34)  (458 34)  routing T_9_2.sp12_h_r_13 <X> T_9_2.lc_trk_g0_5
 (17 2)  (459 34)  (459 34)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (27 2)  (469 34)  (469 34)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 34)  (470 34)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 34)  (471 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 34)  (472 34)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 34)  (473 34)  routing T_9_2.lc_trk_g0_4 <X> T_9_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 34)  (474 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (479 34)  (479 34)  LC_1 Logic Functioning bit
 (39 2)  (481 34)  (481 34)  LC_1 Logic Functioning bit
 (41 2)  (483 34)  (483 34)  LC_1 Logic Functioning bit
 (43 2)  (485 34)  (485 34)  LC_1 Logic Functioning bit
 (15 3)  (457 35)  (457 35)  routing T_9_2.lft_op_4 <X> T_9_2.lc_trk_g0_4
 (17 3)  (459 35)  (459 35)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (30 3)  (472 35)  (472 35)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_1/in_1
 (37 3)  (479 35)  (479 35)  LC_1 Logic Functioning bit
 (39 3)  (481 35)  (481 35)  LC_1 Logic Functioning bit
 (41 3)  (483 35)  (483 35)  LC_1 Logic Functioning bit
 (43 3)  (485 35)  (485 35)  LC_1 Logic Functioning bit
 (47 3)  (489 35)  (489 35)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (4 4)  (446 36)  (446 36)  routing T_9_2.sp4_h_l_38 <X> T_9_2.sp4_v_b_3
 (9 4)  (451 36)  (451 36)  routing T_9_2.sp4_v_t_41 <X> T_9_2.sp4_h_r_4
 (15 4)  (457 36)  (457 36)  routing T_9_2.lft_op_1 <X> T_9_2.lc_trk_g1_1
 (17 4)  (459 36)  (459 36)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (460 36)  (460 36)  routing T_9_2.lft_op_1 <X> T_9_2.lc_trk_g1_1
 (26 4)  (468 36)  (468 36)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (29 4)  (471 36)  (471 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 36)  (473 36)  routing T_9_2.lc_trk_g0_5 <X> T_9_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 36)  (474 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (478 36)  (478 36)  LC_2 Logic Functioning bit
 (39 4)  (481 36)  (481 36)  LC_2 Logic Functioning bit
 (40 4)  (482 36)  (482 36)  LC_2 Logic Functioning bit
 (42 4)  (484 36)  (484 36)  LC_2 Logic Functioning bit
 (46 4)  (488 36)  (488 36)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (492 36)  (492 36)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (447 37)  (447 37)  routing T_9_2.sp4_h_l_38 <X> T_9_2.sp4_v_b_3
 (8 5)  (450 37)  (450 37)  routing T_9_2.sp4_h_l_41 <X> T_9_2.sp4_v_b_4
 (9 5)  (451 37)  (451 37)  routing T_9_2.sp4_h_l_41 <X> T_9_2.sp4_v_b_4
 (26 5)  (468 37)  (468 37)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 37)  (469 37)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (470 37)  (470 37)  routing T_9_2.lc_trk_g3_7 <X> T_9_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 37)  (471 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (479 37)  (479 37)  LC_2 Logic Functioning bit
 (39 5)  (481 37)  (481 37)  LC_2 Logic Functioning bit
 (40 5)  (482 37)  (482 37)  LC_2 Logic Functioning bit
 (43 5)  (485 37)  (485 37)  LC_2 Logic Functioning bit
 (4 6)  (446 38)  (446 38)  routing T_9_2.sp4_h_r_3 <X> T_9_2.sp4_v_t_38
 (14 6)  (456 38)  (456 38)  routing T_9_2.wire_logic_cluster/lc_4/out <X> T_9_2.lc_trk_g1_4
 (25 6)  (467 38)  (467 38)  routing T_9_2.lft_op_6 <X> T_9_2.lc_trk_g1_6
 (29 6)  (471 38)  (471 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 38)  (474 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 38)  (475 38)  routing T_9_2.lc_trk_g2_0 <X> T_9_2.wire_logic_cluster/lc_3/in_3
 (35 6)  (477 38)  (477 38)  routing T_9_2.lc_trk_g2_7 <X> T_9_2.input_2_3
 (37 6)  (479 38)  (479 38)  LC_3 Logic Functioning bit
 (43 6)  (485 38)  (485 38)  LC_3 Logic Functioning bit
 (5 7)  (447 39)  (447 39)  routing T_9_2.sp4_h_r_3 <X> T_9_2.sp4_v_t_38
 (17 7)  (459 39)  (459 39)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (464 39)  (464 39)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (466 39)  (466 39)  routing T_9_2.lft_op_6 <X> T_9_2.lc_trk_g1_6
 (26 7)  (468 39)  (468 39)  routing T_9_2.lc_trk_g2_3 <X> T_9_2.wire_logic_cluster/lc_3/in_0
 (28 7)  (470 39)  (470 39)  routing T_9_2.lc_trk_g2_3 <X> T_9_2.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 39)  (471 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (474 39)  (474 39)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (475 39)  (475 39)  routing T_9_2.lc_trk_g2_7 <X> T_9_2.input_2_3
 (35 7)  (477 39)  (477 39)  routing T_9_2.lc_trk_g2_7 <X> T_9_2.input_2_3
 (36 7)  (478 39)  (478 39)  LC_3 Logic Functioning bit
 (47 7)  (489 39)  (489 39)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (10 8)  (452 40)  (452 40)  routing T_9_2.sp4_v_t_39 <X> T_9_2.sp4_h_r_7
 (14 8)  (456 40)  (456 40)  routing T_9_2.wire_logic_cluster/lc_0/out <X> T_9_2.lc_trk_g2_0
 (15 8)  (457 40)  (457 40)  routing T_9_2.sp4_h_r_41 <X> T_9_2.lc_trk_g2_1
 (16 8)  (458 40)  (458 40)  routing T_9_2.sp4_h_r_41 <X> T_9_2.lc_trk_g2_1
 (17 8)  (459 40)  (459 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (460 40)  (460 40)  routing T_9_2.sp4_h_r_41 <X> T_9_2.lc_trk_g2_1
 (21 8)  (463 40)  (463 40)  routing T_9_2.bnl_op_3 <X> T_9_2.lc_trk_g2_3
 (22 8)  (464 40)  (464 40)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (469 40)  (469 40)  routing T_9_2.lc_trk_g1_4 <X> T_9_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 40)  (471 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 40)  (472 40)  routing T_9_2.lc_trk_g1_4 <X> T_9_2.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 40)  (473 40)  routing T_9_2.lc_trk_g1_6 <X> T_9_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 40)  (474 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 40)  (476 40)  routing T_9_2.lc_trk_g1_6 <X> T_9_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (478 40)  (478 40)  LC_4 Logic Functioning bit
 (38 8)  (480 40)  (480 40)  LC_4 Logic Functioning bit
 (41 8)  (483 40)  (483 40)  LC_4 Logic Functioning bit
 (43 8)  (485 40)  (485 40)  LC_4 Logic Functioning bit
 (45 8)  (487 40)  (487 40)  LC_4 Logic Functioning bit
 (51 8)  (493 40)  (493 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (459 41)  (459 41)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (460 41)  (460 41)  routing T_9_2.sp4_h_r_41 <X> T_9_2.lc_trk_g2_1
 (21 9)  (463 41)  (463 41)  routing T_9_2.bnl_op_3 <X> T_9_2.lc_trk_g2_3
 (22 9)  (464 41)  (464 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (465 41)  (465 41)  routing T_9_2.sp4_h_l_15 <X> T_9_2.lc_trk_g2_2
 (24 9)  (466 41)  (466 41)  routing T_9_2.sp4_h_l_15 <X> T_9_2.lc_trk_g2_2
 (25 9)  (467 41)  (467 41)  routing T_9_2.sp4_h_l_15 <X> T_9_2.lc_trk_g2_2
 (27 9)  (469 41)  (469 41)  routing T_9_2.lc_trk_g1_1 <X> T_9_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 41)  (471 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (473 41)  (473 41)  routing T_9_2.lc_trk_g1_6 <X> T_9_2.wire_logic_cluster/lc_4/in_3
 (37 9)  (479 41)  (479 41)  LC_4 Logic Functioning bit
 (39 9)  (481 41)  (481 41)  LC_4 Logic Functioning bit
 (41 9)  (483 41)  (483 41)  LC_4 Logic Functioning bit
 (43 9)  (485 41)  (485 41)  LC_4 Logic Functioning bit
 (46 9)  (488 41)  (488 41)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (489 41)  (489 41)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (464 42)  (464 42)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (466 42)  (466 42)  routing T_9_2.tnl_op_7 <X> T_9_2.lc_trk_g2_7
 (27 10)  (469 42)  (469 42)  routing T_9_2.lc_trk_g3_5 <X> T_9_2.wire_logic_cluster/lc_5/in_1
 (28 10)  (470 42)  (470 42)  routing T_9_2.lc_trk_g3_5 <X> T_9_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 42)  (471 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 42)  (472 42)  routing T_9_2.lc_trk_g3_5 <X> T_9_2.wire_logic_cluster/lc_5/in_1
 (32 10)  (474 42)  (474 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 42)  (475 42)  routing T_9_2.lc_trk_g2_2 <X> T_9_2.wire_logic_cluster/lc_5/in_3
 (41 10)  (483 42)  (483 42)  LC_5 Logic Functioning bit
 (43 10)  (485 42)  (485 42)  LC_5 Logic Functioning bit
 (51 10)  (493 42)  (493 42)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (463 43)  (463 43)  routing T_9_2.tnl_op_7 <X> T_9_2.lc_trk_g2_7
 (28 11)  (470 43)  (470 43)  routing T_9_2.lc_trk_g2_1 <X> T_9_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 43)  (471 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (473 43)  (473 43)  routing T_9_2.lc_trk_g2_2 <X> T_9_2.wire_logic_cluster/lc_5/in_3
 (13 13)  (455 45)  (455 45)  routing T_9_2.sp4_v_t_43 <X> T_9_2.sp4_h_r_11
 (0 14)  (442 46)  (442 46)  routing T_9_2.glb_netwk_6 <X> T_9_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 46)  (443 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (457 46)  (457 46)  routing T_9_2.sp4_v_t_32 <X> T_9_2.lc_trk_g3_5
 (16 14)  (458 46)  (458 46)  routing T_9_2.sp4_v_t_32 <X> T_9_2.lc_trk_g3_5
 (17 14)  (459 46)  (459 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (463 46)  (463 46)  routing T_9_2.sp4_h_l_34 <X> T_9_2.lc_trk_g3_7
 (22 14)  (464 46)  (464 46)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (465 46)  (465 46)  routing T_9_2.sp4_h_l_34 <X> T_9_2.lc_trk_g3_7
 (24 14)  (466 46)  (466 46)  routing T_9_2.sp4_h_l_34 <X> T_9_2.lc_trk_g3_7
 (0 15)  (442 47)  (442 47)  routing T_9_2.glb_netwk_6 <X> T_9_2.wire_logic_cluster/lc_7/s_r
 (21 15)  (463 47)  (463 47)  routing T_9_2.sp4_h_l_34 <X> T_9_2.lc_trk_g3_7


RAM_Tile_10_2

 (8 4)  (504 36)  (504 36)  routing T_10_2.sp4_v_b_10 <X> T_10_2.sp4_h_r_4
 (9 4)  (505 36)  (505 36)  routing T_10_2.sp4_v_b_10 <X> T_10_2.sp4_h_r_4
 (10 4)  (506 36)  (506 36)  routing T_10_2.sp4_v_b_10 <X> T_10_2.sp4_h_r_4
 (4 8)  (500 40)  (500 40)  routing T_10_2.sp4_h_l_43 <X> T_10_2.sp4_v_b_6
 (5 9)  (501 41)  (501 41)  routing T_10_2.sp4_h_l_43 <X> T_10_2.sp4_v_b_6
 (6 9)  (502 41)  (502 41)  routing T_10_2.sp4_h_l_43 <X> T_10_2.sp4_h_r_6
 (11 9)  (507 41)  (507 41)  routing T_10_2.sp4_h_l_37 <X> T_10_2.sp4_h_r_8
 (13 9)  (509 41)  (509 41)  routing T_10_2.sp4_h_l_37 <X> T_10_2.sp4_h_r_8
 (4 10)  (500 42)  (500 42)  routing T_10_2.sp4_h_r_0 <X> T_10_2.sp4_v_t_43
 (6 10)  (502 42)  (502 42)  routing T_10_2.sp4_h_r_0 <X> T_10_2.sp4_v_t_43
 (5 11)  (501 43)  (501 43)  routing T_10_2.sp4_h_r_0 <X> T_10_2.sp4_v_t_43


LogicTile_11_2

 (26 0)  (564 32)  (564 32)  routing T_11_2.lc_trk_g3_7 <X> T_11_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (565 32)  (565 32)  routing T_11_2.lc_trk_g3_0 <X> T_11_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (566 32)  (566 32)  routing T_11_2.lc_trk_g3_0 <X> T_11_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 32)  (567 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (569 32)  (569 32)  routing T_11_2.lc_trk_g2_5 <X> T_11_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (570 32)  (570 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (571 32)  (571 32)  routing T_11_2.lc_trk_g2_5 <X> T_11_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (574 32)  (574 32)  LC_0 Logic Functioning bit
 (37 0)  (575 32)  (575 32)  LC_0 Logic Functioning bit
 (39 0)  (577 32)  (577 32)  LC_0 Logic Functioning bit
 (43 0)  (581 32)  (581 32)  LC_0 Logic Functioning bit
 (14 1)  (552 33)  (552 33)  routing T_11_2.top_op_0 <X> T_11_2.lc_trk_g0_0
 (15 1)  (553 33)  (553 33)  routing T_11_2.top_op_0 <X> T_11_2.lc_trk_g0_0
 (17 1)  (555 33)  (555 33)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (26 1)  (564 33)  (564 33)  routing T_11_2.lc_trk_g3_7 <X> T_11_2.wire_logic_cluster/lc_0/in_0
 (27 1)  (565 33)  (565 33)  routing T_11_2.lc_trk_g3_7 <X> T_11_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (566 33)  (566 33)  routing T_11_2.lc_trk_g3_7 <X> T_11_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (567 33)  (567 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (570 33)  (570 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (572 33)  (572 33)  routing T_11_2.lc_trk_g1_3 <X> T_11_2.input_2_0
 (35 1)  (573 33)  (573 33)  routing T_11_2.lc_trk_g1_3 <X> T_11_2.input_2_0
 (36 1)  (574 33)  (574 33)  LC_0 Logic Functioning bit
 (37 1)  (575 33)  (575 33)  LC_0 Logic Functioning bit
 (42 1)  (580 33)  (580 33)  LC_0 Logic Functioning bit
 (43 1)  (581 33)  (581 33)  LC_0 Logic Functioning bit
 (16 2)  (554 34)  (554 34)  routing T_11_2.sp12_h_r_13 <X> T_11_2.lc_trk_g0_5
 (17 2)  (555 34)  (555 34)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 2)  (566 34)  (566 34)  routing T_11_2.lc_trk_g2_2 <X> T_11_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 34)  (567 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (569 34)  (569 34)  routing T_11_2.lc_trk_g0_6 <X> T_11_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 34)  (570 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (574 34)  (574 34)  LC_1 Logic Functioning bit
 (37 2)  (575 34)  (575 34)  LC_1 Logic Functioning bit
 (38 2)  (576 34)  (576 34)  LC_1 Logic Functioning bit
 (42 2)  (580 34)  (580 34)  LC_1 Logic Functioning bit
 (47 2)  (585 34)  (585 34)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (588 34)  (588 34)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (560 35)  (560 35)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (562 35)  (562 35)  routing T_11_2.top_op_6 <X> T_11_2.lc_trk_g0_6
 (25 3)  (563 35)  (563 35)  routing T_11_2.top_op_6 <X> T_11_2.lc_trk_g0_6
 (30 3)  (568 35)  (568 35)  routing T_11_2.lc_trk_g2_2 <X> T_11_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (569 35)  (569 35)  routing T_11_2.lc_trk_g0_6 <X> T_11_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (574 35)  (574 35)  LC_1 Logic Functioning bit
 (37 3)  (575 35)  (575 35)  LC_1 Logic Functioning bit
 (38 3)  (576 35)  (576 35)  LC_1 Logic Functioning bit
 (42 3)  (580 35)  (580 35)  LC_1 Logic Functioning bit
 (21 4)  (559 36)  (559 36)  routing T_11_2.wire_logic_cluster/lc_3/out <X> T_11_2.lc_trk_g1_3
 (22 4)  (560 36)  (560 36)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (564 36)  (564 36)  routing T_11_2.lc_trk_g3_5 <X> T_11_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (565 36)  (565 36)  routing T_11_2.lc_trk_g3_4 <X> T_11_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (566 36)  (566 36)  routing T_11_2.lc_trk_g3_4 <X> T_11_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 36)  (567 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (568 36)  (568 36)  routing T_11_2.lc_trk_g3_4 <X> T_11_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (570 36)  (570 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 36)  (571 36)  routing T_11_2.lc_trk_g3_0 <X> T_11_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 36)  (572 36)  routing T_11_2.lc_trk_g3_0 <X> T_11_2.wire_logic_cluster/lc_2/in_3
 (37 4)  (575 36)  (575 36)  LC_2 Logic Functioning bit
 (39 4)  (577 36)  (577 36)  LC_2 Logic Functioning bit
 (3 5)  (541 37)  (541 37)  routing T_11_2.sp12_h_l_23 <X> T_11_2.sp12_h_r_0
 (27 5)  (565 37)  (565 37)  routing T_11_2.lc_trk_g3_5 <X> T_11_2.wire_logic_cluster/lc_2/in_0
 (28 5)  (566 37)  (566 37)  routing T_11_2.lc_trk_g3_5 <X> T_11_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 37)  (567 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (574 37)  (574 37)  LC_2 Logic Functioning bit
 (37 5)  (575 37)  (575 37)  LC_2 Logic Functioning bit
 (38 5)  (576 37)  (576 37)  LC_2 Logic Functioning bit
 (39 5)  (577 37)  (577 37)  LC_2 Logic Functioning bit
 (12 6)  (550 38)  (550 38)  routing T_11_2.sp4_v_b_5 <X> T_11_2.sp4_h_l_40
 (26 6)  (564 38)  (564 38)  routing T_11_2.lc_trk_g0_5 <X> T_11_2.wire_logic_cluster/lc_3/in_0
 (29 6)  (567 38)  (567 38)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (570 38)  (570 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 38)  (571 38)  routing T_11_2.lc_trk_g3_3 <X> T_11_2.wire_logic_cluster/lc_3/in_3
 (34 6)  (572 38)  (572 38)  routing T_11_2.lc_trk_g3_3 <X> T_11_2.wire_logic_cluster/lc_3/in_3
 (36 6)  (574 38)  (574 38)  LC_3 Logic Functioning bit
 (37 6)  (575 38)  (575 38)  LC_3 Logic Functioning bit
 (38 6)  (576 38)  (576 38)  LC_3 Logic Functioning bit
 (39 6)  (577 38)  (577 38)  LC_3 Logic Functioning bit
 (41 6)  (579 38)  (579 38)  LC_3 Logic Functioning bit
 (43 6)  (581 38)  (581 38)  LC_3 Logic Functioning bit
 (29 7)  (567 39)  (567 39)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (569 39)  (569 39)  routing T_11_2.lc_trk_g3_3 <X> T_11_2.wire_logic_cluster/lc_3/in_3
 (36 7)  (574 39)  (574 39)  LC_3 Logic Functioning bit
 (38 7)  (576 39)  (576 39)  LC_3 Logic Functioning bit
 (4 8)  (542 40)  (542 40)  routing T_11_2.sp4_h_l_37 <X> T_11_2.sp4_v_b_6
 (6 8)  (544 40)  (544 40)  routing T_11_2.sp4_h_l_37 <X> T_11_2.sp4_v_b_6
 (8 8)  (546 40)  (546 40)  routing T_11_2.sp4_h_l_46 <X> T_11_2.sp4_h_r_7
 (10 8)  (548 40)  (548 40)  routing T_11_2.sp4_h_l_46 <X> T_11_2.sp4_h_r_7
 (21 8)  (559 40)  (559 40)  routing T_11_2.sp4_h_r_43 <X> T_11_2.lc_trk_g2_3
 (22 8)  (560 40)  (560 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (561 40)  (561 40)  routing T_11_2.sp4_h_r_43 <X> T_11_2.lc_trk_g2_3
 (24 8)  (562 40)  (562 40)  routing T_11_2.sp4_h_r_43 <X> T_11_2.lc_trk_g2_3
 (25 8)  (563 40)  (563 40)  routing T_11_2.wire_logic_cluster/lc_2/out <X> T_11_2.lc_trk_g2_2
 (29 8)  (567 40)  (567 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (568 40)  (568 40)  routing T_11_2.lc_trk_g0_5 <X> T_11_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (570 40)  (570 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (571 40)  (571 40)  routing T_11_2.lc_trk_g2_3 <X> T_11_2.wire_logic_cluster/lc_4/in_3
 (37 8)  (575 40)  (575 40)  LC_4 Logic Functioning bit
 (39 8)  (577 40)  (577 40)  LC_4 Logic Functioning bit
 (41 8)  (579 40)  (579 40)  LC_4 Logic Functioning bit
 (43 8)  (581 40)  (581 40)  LC_4 Logic Functioning bit
 (46 8)  (584 40)  (584 40)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (543 41)  (543 41)  routing T_11_2.sp4_h_l_37 <X> T_11_2.sp4_v_b_6
 (21 9)  (559 41)  (559 41)  routing T_11_2.sp4_h_r_43 <X> T_11_2.lc_trk_g2_3
 (22 9)  (560 41)  (560 41)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (569 41)  (569 41)  routing T_11_2.lc_trk_g2_3 <X> T_11_2.wire_logic_cluster/lc_4/in_3
 (37 9)  (575 41)  (575 41)  LC_4 Logic Functioning bit
 (39 9)  (577 41)  (577 41)  LC_4 Logic Functioning bit
 (41 9)  (579 41)  (579 41)  LC_4 Logic Functioning bit
 (43 9)  (581 41)  (581 41)  LC_4 Logic Functioning bit
 (12 10)  (550 42)  (550 42)  routing T_11_2.sp4_h_r_5 <X> T_11_2.sp4_h_l_45
 (15 10)  (553 42)  (553 42)  routing T_11_2.tnr_op_5 <X> T_11_2.lc_trk_g2_5
 (17 10)  (555 42)  (555 42)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (3 11)  (541 43)  (541 43)  routing T_11_2.sp12_v_b_1 <X> T_11_2.sp12_h_l_22
 (13 11)  (551 43)  (551 43)  routing T_11_2.sp4_h_r_5 <X> T_11_2.sp4_h_l_45
 (14 12)  (552 44)  (552 44)  routing T_11_2.sp4_h_l_21 <X> T_11_2.lc_trk_g3_0
 (22 12)  (560 44)  (560 44)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (562 44)  (562 44)  routing T_11_2.tnr_op_3 <X> T_11_2.lc_trk_g3_3
 (15 13)  (553 45)  (553 45)  routing T_11_2.sp4_h_l_21 <X> T_11_2.lc_trk_g3_0
 (16 13)  (554 45)  (554 45)  routing T_11_2.sp4_h_l_21 <X> T_11_2.lc_trk_g3_0
 (17 13)  (555 45)  (555 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (15 14)  (553 46)  (553 46)  routing T_11_2.sp4_h_r_45 <X> T_11_2.lc_trk_g3_5
 (16 14)  (554 46)  (554 46)  routing T_11_2.sp4_h_r_45 <X> T_11_2.lc_trk_g3_5
 (17 14)  (555 46)  (555 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (556 46)  (556 46)  routing T_11_2.sp4_h_r_45 <X> T_11_2.lc_trk_g3_5
 (22 14)  (560 46)  (560 46)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (561 46)  (561 46)  routing T_11_2.sp4_h_r_31 <X> T_11_2.lc_trk_g3_7
 (24 14)  (562 46)  (562 46)  routing T_11_2.sp4_h_r_31 <X> T_11_2.lc_trk_g3_7
 (14 15)  (552 47)  (552 47)  routing T_11_2.sp4_h_l_17 <X> T_11_2.lc_trk_g3_4
 (15 15)  (553 47)  (553 47)  routing T_11_2.sp4_h_l_17 <X> T_11_2.lc_trk_g3_4
 (16 15)  (554 47)  (554 47)  routing T_11_2.sp4_h_l_17 <X> T_11_2.lc_trk_g3_4
 (17 15)  (555 47)  (555 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (556 47)  (556 47)  routing T_11_2.sp4_h_r_45 <X> T_11_2.lc_trk_g3_5
 (21 15)  (559 47)  (559 47)  routing T_11_2.sp4_h_r_31 <X> T_11_2.lc_trk_g3_7


LogicTile_12_2

 (0 0)  (592 32)  (592 32)  Negative Clock bit

 (27 0)  (619 32)  (619 32)  routing T_12_2.lc_trk_g1_2 <X> T_12_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (621 32)  (621 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (624 32)  (624 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (625 32)  (625 32)  routing T_12_2.lc_trk_g2_1 <X> T_12_2.wire_logic_cluster/lc_0/in_3
 (36 0)  (628 32)  (628 32)  LC_0 Logic Functioning bit
 (37 0)  (629 32)  (629 32)  LC_0 Logic Functioning bit
 (38 0)  (630 32)  (630 32)  LC_0 Logic Functioning bit
 (39 0)  (631 32)  (631 32)  LC_0 Logic Functioning bit
 (46 0)  (638 32)  (638 32)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (620 33)  (620 33)  routing T_12_2.lc_trk_g2_0 <X> T_12_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (621 33)  (621 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (622 33)  (622 33)  routing T_12_2.lc_trk_g1_2 <X> T_12_2.wire_logic_cluster/lc_0/in_1
 (32 1)  (624 33)  (624 33)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (626 33)  (626 33)  routing T_12_2.lc_trk_g1_3 <X> T_12_2.input_2_0
 (35 1)  (627 33)  (627 33)  routing T_12_2.lc_trk_g1_3 <X> T_12_2.input_2_0
 (36 1)  (628 33)  (628 33)  LC_0 Logic Functioning bit
 (37 1)  (629 33)  (629 33)  LC_0 Logic Functioning bit
 (38 1)  (630 33)  (630 33)  LC_0 Logic Functioning bit
 (42 1)  (634 33)  (634 33)  LC_0 Logic Functioning bit
 (1 2)  (593 34)  (593 34)  routing T_12_2.glb_netwk_4 <X> T_12_2.wire_logic_cluster/lc_7/clk
 (2 2)  (594 34)  (594 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (617 34)  (617 34)  routing T_12_2.wire_logic_cluster/lc_6/out <X> T_12_2.lc_trk_g0_6
 (27 2)  (619 34)  (619 34)  routing T_12_2.lc_trk_g3_1 <X> T_12_2.wire_logic_cluster/lc_1/in_1
 (28 2)  (620 34)  (620 34)  routing T_12_2.lc_trk_g3_1 <X> T_12_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (621 34)  (621 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (623 34)  (623 34)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (624 34)  (624 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (625 34)  (625 34)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (628 34)  (628 34)  LC_1 Logic Functioning bit
 (38 2)  (630 34)  (630 34)  LC_1 Logic Functioning bit
 (40 2)  (632 34)  (632 34)  LC_1 Logic Functioning bit
 (42 2)  (634 34)  (634 34)  LC_1 Logic Functioning bit
 (45 2)  (637 34)  (637 34)  LC_1 Logic Functioning bit
 (47 2)  (639 34)  (639 34)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (606 35)  (606 35)  routing T_12_2.sp12_h_r_20 <X> T_12_2.lc_trk_g0_4
 (16 3)  (608 35)  (608 35)  routing T_12_2.sp12_h_r_20 <X> T_12_2.lc_trk_g0_4
 (17 3)  (609 35)  (609 35)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (614 35)  (614 35)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (31 3)  (623 35)  (623 35)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (628 35)  (628 35)  LC_1 Logic Functioning bit
 (38 3)  (630 35)  (630 35)  LC_1 Logic Functioning bit
 (40 3)  (632 35)  (632 35)  LC_1 Logic Functioning bit
 (42 3)  (634 35)  (634 35)  LC_1 Logic Functioning bit
 (21 4)  (613 36)  (613 36)  routing T_12_2.sp12_h_r_3 <X> T_12_2.lc_trk_g1_3
 (22 4)  (614 36)  (614 36)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (616 36)  (616 36)  routing T_12_2.sp12_h_r_3 <X> T_12_2.lc_trk_g1_3
 (25 4)  (617 36)  (617 36)  routing T_12_2.sp4_h_l_7 <X> T_12_2.lc_trk_g1_2
 (26 4)  (618 36)  (618 36)  routing T_12_2.lc_trk_g0_4 <X> T_12_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (619 36)  (619 36)  routing T_12_2.lc_trk_g3_6 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (28 4)  (620 36)  (620 36)  routing T_12_2.lc_trk_g3_6 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (621 36)  (621 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (622 36)  (622 36)  routing T_12_2.lc_trk_g3_6 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (31 4)  (623 36)  (623 36)  routing T_12_2.lc_trk_g3_4 <X> T_12_2.wire_logic_cluster/lc_2/in_3
 (32 4)  (624 36)  (624 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (625 36)  (625 36)  routing T_12_2.lc_trk_g3_4 <X> T_12_2.wire_logic_cluster/lc_2/in_3
 (34 4)  (626 36)  (626 36)  routing T_12_2.lc_trk_g3_4 <X> T_12_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (628 36)  (628 36)  LC_2 Logic Functioning bit
 (21 5)  (613 37)  (613 37)  routing T_12_2.sp12_h_r_3 <X> T_12_2.lc_trk_g1_3
 (22 5)  (614 37)  (614 37)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (615 37)  (615 37)  routing T_12_2.sp4_h_l_7 <X> T_12_2.lc_trk_g1_2
 (24 5)  (616 37)  (616 37)  routing T_12_2.sp4_h_l_7 <X> T_12_2.lc_trk_g1_2
 (25 5)  (617 37)  (617 37)  routing T_12_2.sp4_h_l_7 <X> T_12_2.lc_trk_g1_2
 (29 5)  (621 37)  (621 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (622 37)  (622 37)  routing T_12_2.lc_trk_g3_6 <X> T_12_2.wire_logic_cluster/lc_2/in_1
 (32 5)  (624 37)  (624 37)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (625 37)  (625 37)  routing T_12_2.lc_trk_g3_1 <X> T_12_2.input_2_2
 (34 5)  (626 37)  (626 37)  routing T_12_2.lc_trk_g3_1 <X> T_12_2.input_2_2
 (14 6)  (606 38)  (606 38)  routing T_12_2.wire_logic_cluster/lc_4/out <X> T_12_2.lc_trk_g1_4
 (25 6)  (617 38)  (617 38)  routing T_12_2.wire_logic_cluster/lc_6/out <X> T_12_2.lc_trk_g1_6
 (31 6)  (623 38)  (623 38)  routing T_12_2.lc_trk_g0_6 <X> T_12_2.wire_logic_cluster/lc_3/in_3
 (32 6)  (624 38)  (624 38)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (628 38)  (628 38)  LC_3 Logic Functioning bit
 (37 6)  (629 38)  (629 38)  LC_3 Logic Functioning bit
 (50 6)  (642 38)  (642 38)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (609 39)  (609 39)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (614 39)  (614 39)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (623 39)  (623 39)  routing T_12_2.lc_trk_g0_6 <X> T_12_2.wire_logic_cluster/lc_3/in_3
 (36 7)  (628 39)  (628 39)  LC_3 Logic Functioning bit
 (37 7)  (629 39)  (629 39)  LC_3 Logic Functioning bit
 (47 7)  (639 39)  (639 39)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (606 40)  (606 40)  routing T_12_2.sp4_h_l_21 <X> T_12_2.lc_trk_g2_0
 (15 8)  (607 40)  (607 40)  routing T_12_2.sp4_h_r_41 <X> T_12_2.lc_trk_g2_1
 (16 8)  (608 40)  (608 40)  routing T_12_2.sp4_h_r_41 <X> T_12_2.lc_trk_g2_1
 (17 8)  (609 40)  (609 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (610 40)  (610 40)  routing T_12_2.sp4_h_r_41 <X> T_12_2.lc_trk_g2_1
 (25 8)  (617 40)  (617 40)  routing T_12_2.sp4_h_r_42 <X> T_12_2.lc_trk_g2_2
 (26 8)  (618 40)  (618 40)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_4/in_0
 (31 8)  (623 40)  (623 40)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (624 40)  (624 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (626 40)  (626 40)  routing T_12_2.lc_trk_g1_4 <X> T_12_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (628 40)  (628 40)  LC_4 Logic Functioning bit
 (38 8)  (630 40)  (630 40)  LC_4 Logic Functioning bit
 (40 8)  (632 40)  (632 40)  LC_4 Logic Functioning bit
 (42 8)  (634 40)  (634 40)  LC_4 Logic Functioning bit
 (45 8)  (637 40)  (637 40)  LC_4 Logic Functioning bit
 (46 8)  (638 40)  (638 40)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (607 41)  (607 41)  routing T_12_2.sp4_h_l_21 <X> T_12_2.lc_trk_g2_0
 (16 9)  (608 41)  (608 41)  routing T_12_2.sp4_h_l_21 <X> T_12_2.lc_trk_g2_0
 (17 9)  (609 41)  (609 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (610 41)  (610 41)  routing T_12_2.sp4_h_r_41 <X> T_12_2.lc_trk_g2_1
 (22 9)  (614 41)  (614 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (615 41)  (615 41)  routing T_12_2.sp4_h_r_42 <X> T_12_2.lc_trk_g2_2
 (24 9)  (616 41)  (616 41)  routing T_12_2.sp4_h_r_42 <X> T_12_2.lc_trk_g2_2
 (25 9)  (617 41)  (617 41)  routing T_12_2.sp4_h_r_42 <X> T_12_2.lc_trk_g2_2
 (26 9)  (618 41)  (618 41)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (620 41)  (620 41)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (621 41)  (621 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (629 41)  (629 41)  LC_4 Logic Functioning bit
 (39 9)  (631 41)  (631 41)  LC_4 Logic Functioning bit
 (41 9)  (633 41)  (633 41)  LC_4 Logic Functioning bit
 (43 9)  (635 41)  (635 41)  LC_4 Logic Functioning bit
 (25 10)  (617 42)  (617 42)  routing T_12_2.sp4_h_r_46 <X> T_12_2.lc_trk_g2_6
 (32 10)  (624 42)  (624 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (625 42)  (625 42)  routing T_12_2.lc_trk_g2_2 <X> T_12_2.wire_logic_cluster/lc_5/in_3
 (36 10)  (628 42)  (628 42)  LC_5 Logic Functioning bit
 (38 10)  (630 42)  (630 42)  LC_5 Logic Functioning bit
 (22 11)  (614 43)  (614 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (615 43)  (615 43)  routing T_12_2.sp4_h_r_46 <X> T_12_2.lc_trk_g2_6
 (24 11)  (616 43)  (616 43)  routing T_12_2.sp4_h_r_46 <X> T_12_2.lc_trk_g2_6
 (25 11)  (617 43)  (617 43)  routing T_12_2.sp4_h_r_46 <X> T_12_2.lc_trk_g2_6
 (28 11)  (620 43)  (620 43)  routing T_12_2.lc_trk_g2_1 <X> T_12_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (621 43)  (621 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (623 43)  (623 43)  routing T_12_2.lc_trk_g2_2 <X> T_12_2.wire_logic_cluster/lc_5/in_3
 (37 11)  (629 43)  (629 43)  LC_5 Logic Functioning bit
 (39 11)  (631 43)  (631 43)  LC_5 Logic Functioning bit
 (17 12)  (609 44)  (609 44)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (610 44)  (610 44)  routing T_12_2.wire_logic_cluster/lc_1/out <X> T_12_2.lc_trk_g3_1
 (25 12)  (617 44)  (617 44)  routing T_12_2.wire_logic_cluster/lc_2/out <X> T_12_2.lc_trk_g3_2
 (26 12)  (618 44)  (618 44)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_6/in_0
 (27 12)  (619 44)  (619 44)  routing T_12_2.lc_trk_g1_6 <X> T_12_2.wire_logic_cluster/lc_6/in_1
 (29 12)  (621 44)  (621 44)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (622 44)  (622 44)  routing T_12_2.lc_trk_g1_6 <X> T_12_2.wire_logic_cluster/lc_6/in_1
 (32 12)  (624 44)  (624 44)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (625 44)  (625 44)  routing T_12_2.lc_trk_g3_2 <X> T_12_2.wire_logic_cluster/lc_6/in_3
 (34 12)  (626 44)  (626 44)  routing T_12_2.lc_trk_g3_2 <X> T_12_2.wire_logic_cluster/lc_6/in_3
 (36 12)  (628 44)  (628 44)  LC_6 Logic Functioning bit
 (37 12)  (629 44)  (629 44)  LC_6 Logic Functioning bit
 (38 12)  (630 44)  (630 44)  LC_6 Logic Functioning bit
 (39 12)  (631 44)  (631 44)  LC_6 Logic Functioning bit
 (41 12)  (633 44)  (633 44)  LC_6 Logic Functioning bit
 (43 12)  (635 44)  (635 44)  LC_6 Logic Functioning bit
 (45 12)  (637 44)  (637 44)  LC_6 Logic Functioning bit
 (50 12)  (642 44)  (642 44)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (643 44)  (643 44)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (614 45)  (614 45)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (618 45)  (618 45)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_6/in_0
 (28 13)  (620 45)  (620 45)  routing T_12_2.lc_trk_g2_6 <X> T_12_2.wire_logic_cluster/lc_6/in_0
 (29 13)  (621 45)  (621 45)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (622 45)  (622 45)  routing T_12_2.lc_trk_g1_6 <X> T_12_2.wire_logic_cluster/lc_6/in_1
 (31 13)  (623 45)  (623 45)  routing T_12_2.lc_trk_g3_2 <X> T_12_2.wire_logic_cluster/lc_6/in_3
 (36 13)  (628 45)  (628 45)  LC_6 Logic Functioning bit
 (41 13)  (633 45)  (633 45)  LC_6 Logic Functioning bit
 (43 13)  (635 45)  (635 45)  LC_6 Logic Functioning bit
 (44 13)  (636 45)  (636 45)  LC_6 Logic Functioning bit
 (47 13)  (639 45)  (639 45)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (592 46)  (592 46)  routing T_12_2.glb_netwk_6 <X> T_12_2.wire_logic_cluster/lc_7/s_r
 (1 14)  (593 46)  (593 46)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (592 47)  (592 47)  routing T_12_2.glb_netwk_6 <X> T_12_2.wire_logic_cluster/lc_7/s_r
 (14 15)  (606 47)  (606 47)  routing T_12_2.sp4_h_l_17 <X> T_12_2.lc_trk_g3_4
 (15 15)  (607 47)  (607 47)  routing T_12_2.sp4_h_l_17 <X> T_12_2.lc_trk_g3_4
 (16 15)  (608 47)  (608 47)  routing T_12_2.sp4_h_l_17 <X> T_12_2.lc_trk_g3_4
 (17 15)  (609 47)  (609 47)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (614 47)  (614 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (615 47)  (615 47)  routing T_12_2.sp4_h_r_30 <X> T_12_2.lc_trk_g3_6
 (24 15)  (616 47)  (616 47)  routing T_12_2.sp4_h_r_30 <X> T_12_2.lc_trk_g3_6
 (25 15)  (617 47)  (617 47)  routing T_12_2.sp4_h_r_30 <X> T_12_2.lc_trk_g3_6


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 2)  (14 18)  (14 18)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_5

 (2 4)  (15 20)  (15 20)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_7

 (3 4)  (14 20)  (14 20)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_8

 (14 4)  (3 20)  (3 20)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 4)  (2 20)  (2 20)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
 (3 5)  (14 21)  (14 21)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_6

 (14 5)  (3 21)  (3 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (15 5)  (2 21)  (2 21)  routing T_0_1.lc_trk_g1_6 <X> T_0_1.fabout
 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 7)  (14 23)  (14 23)  PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_9

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0

 (4 14)  (13 30)  (13 30)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (5 15)  (12 31)  (12 31)  routing T_0_1.span4_vert_b_14 <X> T_0_1.lc_trk_g1_6
 (7 15)  (10 31)  (10 31)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_1_1

 (27 0)  (45 16)  (45 16)  routing T_1_1.lc_trk_g1_0 <X> T_1_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 16)  (47 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 16)  (49 16)  routing T_1_1.lc_trk_g0_7 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 16)  (50 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (55 16)  (55 16)  LC_0 Logic Functioning bit
 (39 0)  (57 16)  (57 16)  LC_0 Logic Functioning bit
 (41 0)  (59 16)  (59 16)  LC_0 Logic Functioning bit
 (43 0)  (61 16)  (61 16)  LC_0 Logic Functioning bit
 (45 0)  (63 16)  (63 16)  LC_0 Logic Functioning bit
 (46 0)  (64 16)  (64 16)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (31 1)  (49 17)  (49 17)  routing T_1_1.lc_trk_g0_7 <X> T_1_1.wire_logic_cluster/lc_0/in_3
 (37 1)  (55 17)  (55 17)  LC_0 Logic Functioning bit
 (39 1)  (57 17)  (57 17)  LC_0 Logic Functioning bit
 (41 1)  (59 17)  (59 17)  LC_0 Logic Functioning bit
 (43 1)  (61 17)  (61 17)  LC_0 Logic Functioning bit
 (44 1)  (62 17)  (62 17)  LC_0 Logic Functioning bit
 (45 1)  (63 17)  (63 17)  LC_0 Logic Functioning bit
 (46 1)  (64 17)  (64 17)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (19 18)  (19 18)  routing T_1_1.glb_netwk_4 <X> T_1_1.wire_logic_cluster/lc_7/clk
 (2 2)  (20 18)  (20 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (21 2)  (39 18)  (39 18)  routing T_1_1.sp4_h_l_10 <X> T_1_1.lc_trk_g0_7
 (22 2)  (40 18)  (40 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (41 18)  (41 18)  routing T_1_1.sp4_h_l_10 <X> T_1_1.lc_trk_g0_7
 (24 2)  (42 18)  (42 18)  routing T_1_1.sp4_h_l_10 <X> T_1_1.lc_trk_g0_7
 (32 2)  (50 18)  (50 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 18)  (51 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 18)  (52 18)  routing T_1_1.lc_trk_g3_1 <X> T_1_1.wire_logic_cluster/lc_1/in_3
 (40 2)  (58 18)  (58 18)  LC_1 Logic Functioning bit
 (41 2)  (59 18)  (59 18)  LC_1 Logic Functioning bit
 (42 2)  (60 18)  (60 18)  LC_1 Logic Functioning bit
 (43 2)  (61 18)  (61 18)  LC_1 Logic Functioning bit
 (45 2)  (63 18)  (63 18)  LC_1 Logic Functioning bit
 (21 3)  (39 19)  (39 19)  routing T_1_1.sp4_h_l_10 <X> T_1_1.lc_trk_g0_7
 (40 3)  (58 19)  (58 19)  LC_1 Logic Functioning bit
 (41 3)  (59 19)  (59 19)  LC_1 Logic Functioning bit
 (42 3)  (60 19)  (60 19)  LC_1 Logic Functioning bit
 (43 3)  (61 19)  (61 19)  LC_1 Logic Functioning bit
 (45 3)  (63 19)  (63 19)  LC_1 Logic Functioning bit
 (51 3)  (69 19)  (69 19)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (32 20)  (32 20)  routing T_1_1.wire_logic_cluster/lc_0/out <X> T_1_1.lc_trk_g1_0
 (17 5)  (35 21)  (35 21)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 12)  (35 28)  (35 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 28)  (36 28)  routing T_1_1.wire_logic_cluster/lc_1/out <X> T_1_1.lc_trk_g3_1
 (0 14)  (18 30)  (18 30)  routing T_1_1.glb_netwk_6 <X> T_1_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 30)  (19 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (18 31)  (18 31)  routing T_1_1.glb_netwk_6 <X> T_1_1.wire_logic_cluster/lc_7/s_r


LogicTile_2_1

 (0 0)  (72 16)  (72 16)  Negative Clock bit

 (36 0)  (108 16)  (108 16)  LC_0 Logic Functioning bit
 (38 0)  (110 16)  (110 16)  LC_0 Logic Functioning bit
 (41 0)  (113 16)  (113 16)  LC_0 Logic Functioning bit
 (43 0)  (115 16)  (115 16)  LC_0 Logic Functioning bit
 (45 0)  (117 16)  (117 16)  LC_0 Logic Functioning bit
 (28 1)  (100 17)  (100 17)  routing T_2_1.lc_trk_g2_0 <X> T_2_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 17)  (101 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (109 17)  (109 17)  LC_0 Logic Functioning bit
 (39 1)  (111 17)  (111 17)  LC_0 Logic Functioning bit
 (40 1)  (112 17)  (112 17)  LC_0 Logic Functioning bit
 (42 1)  (114 17)  (114 17)  LC_0 Logic Functioning bit
 (1 2)  (73 18)  (73 18)  routing T_2_1.glb_netwk_4 <X> T_2_1.wire_logic_cluster/lc_7/clk
 (2 2)  (74 18)  (74 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (36 2)  (108 18)  (108 18)  LC_1 Logic Functioning bit
 (38 2)  (110 18)  (110 18)  LC_1 Logic Functioning bit
 (41 2)  (113 18)  (113 18)  LC_1 Logic Functioning bit
 (43 2)  (115 18)  (115 18)  LC_1 Logic Functioning bit
 (45 2)  (117 18)  (117 18)  LC_1 Logic Functioning bit
 (26 3)  (98 19)  (98 19)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (99 19)  (99 19)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 19)  (100 19)  routing T_2_1.lc_trk_g3_2 <X> T_2_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 19)  (101 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 19)  (109 19)  LC_1 Logic Functioning bit
 (39 3)  (111 19)  (111 19)  LC_1 Logic Functioning bit
 (40 3)  (112 19)  (112 19)  LC_1 Logic Functioning bit
 (42 3)  (114 19)  (114 19)  LC_1 Logic Functioning bit
 (0 4)  (72 20)  (72 20)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_7/cen
 (1 4)  (73 20)  (73 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (98 20)  (98 20)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.wire_logic_cluster/lc_2/in_0
 (36 4)  (108 20)  (108 20)  LC_2 Logic Functioning bit
 (38 4)  (110 20)  (110 20)  LC_2 Logic Functioning bit
 (41 4)  (113 20)  (113 20)  LC_2 Logic Functioning bit
 (43 4)  (115 20)  (115 20)  LC_2 Logic Functioning bit
 (45 4)  (117 20)  (117 20)  LC_2 Logic Functioning bit
 (0 5)  (72 21)  (72 21)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_7/cen
 (1 5)  (73 21)  (73 21)  routing T_2_1.lc_trk_g3_3 <X> T_2_1.wire_logic_cluster/lc_7/cen
 (28 5)  (100 21)  (100 21)  routing T_2_1.lc_trk_g2_4 <X> T_2_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 21)  (101 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 21)  (109 21)  LC_2 Logic Functioning bit
 (39 5)  (111 21)  (111 21)  LC_2 Logic Functioning bit
 (40 5)  (112 21)  (112 21)  LC_2 Logic Functioning bit
 (42 5)  (114 21)  (114 21)  LC_2 Logic Functioning bit
 (31 6)  (103 22)  (103 22)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 22)  (104 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 22)  (105 22)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 22)  (108 22)  LC_3 Logic Functioning bit
 (37 6)  (109 22)  (109 22)  LC_3 Logic Functioning bit
 (38 6)  (110 22)  (110 22)  LC_3 Logic Functioning bit
 (39 6)  (111 22)  (111 22)  LC_3 Logic Functioning bit
 (45 6)  (117 22)  (117 22)  LC_3 Logic Functioning bit
 (31 7)  (103 23)  (103 23)  routing T_2_1.lc_trk_g2_6 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 23)  (108 23)  LC_3 Logic Functioning bit
 (37 7)  (109 23)  (109 23)  LC_3 Logic Functioning bit
 (38 7)  (110 23)  (110 23)  LC_3 Logic Functioning bit
 (39 7)  (111 23)  (111 23)  LC_3 Logic Functioning bit
 (14 8)  (86 24)  (86 24)  routing T_2_1.rgt_op_0 <X> T_2_1.lc_trk_g2_0
 (32 8)  (104 24)  (104 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 24)  (105 24)  routing T_2_1.lc_trk_g3_0 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 24)  (106 24)  routing T_2_1.lc_trk_g3_0 <X> T_2_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 24)  (108 24)  LC_4 Logic Functioning bit
 (37 8)  (109 24)  (109 24)  LC_4 Logic Functioning bit
 (38 8)  (110 24)  (110 24)  LC_4 Logic Functioning bit
 (39 8)  (111 24)  (111 24)  LC_4 Logic Functioning bit
 (45 8)  (117 24)  (117 24)  LC_4 Logic Functioning bit
 (15 9)  (87 25)  (87 25)  routing T_2_1.rgt_op_0 <X> T_2_1.lc_trk_g2_0
 (17 9)  (89 25)  (89 25)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (94 25)  (94 25)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (96 25)  (96 25)  routing T_2_1.tnr_op_2 <X> T_2_1.lc_trk_g2_2
 (36 9)  (108 25)  (108 25)  LC_4 Logic Functioning bit
 (37 9)  (109 25)  (109 25)  LC_4 Logic Functioning bit
 (38 9)  (110 25)  (110 25)  LC_4 Logic Functioning bit
 (39 9)  (111 25)  (111 25)  LC_4 Logic Functioning bit
 (14 10)  (86 26)  (86 26)  routing T_2_1.rgt_op_4 <X> T_2_1.lc_trk_g2_4
 (25 10)  (97 26)  (97 26)  routing T_2_1.rgt_op_6 <X> T_2_1.lc_trk_g2_6
 (32 10)  (104 26)  (104 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 26)  (105 26)  routing T_2_1.lc_trk_g2_2 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 26)  (108 26)  LC_5 Logic Functioning bit
 (37 10)  (109 26)  (109 26)  LC_5 Logic Functioning bit
 (38 10)  (110 26)  (110 26)  LC_5 Logic Functioning bit
 (39 10)  (111 26)  (111 26)  LC_5 Logic Functioning bit
 (45 10)  (117 26)  (117 26)  LC_5 Logic Functioning bit
 (52 10)  (124 26)  (124 26)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (87 27)  (87 27)  routing T_2_1.rgt_op_4 <X> T_2_1.lc_trk_g2_4
 (17 11)  (89 27)  (89 27)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (94 27)  (94 27)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (96 27)  (96 27)  routing T_2_1.rgt_op_6 <X> T_2_1.lc_trk_g2_6
 (31 11)  (103 27)  (103 27)  routing T_2_1.lc_trk_g2_2 <X> T_2_1.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 27)  (108 27)  LC_5 Logic Functioning bit
 (37 11)  (109 27)  (109 27)  LC_5 Logic Functioning bit
 (38 11)  (110 27)  (110 27)  LC_5 Logic Functioning bit
 (39 11)  (111 27)  (111 27)  LC_5 Logic Functioning bit
 (21 12)  (93 28)  (93 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (22 12)  (94 28)  (94 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (95 28)  (95 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (24 12)  (96 28)  (96 28)  routing T_2_1.sp4_h_r_35 <X> T_2_1.lc_trk_g3_3
 (25 12)  (97 28)  (97 28)  routing T_2_1.rgt_op_2 <X> T_2_1.lc_trk_g3_2
 (31 12)  (103 28)  (103 28)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 28)  (104 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 28)  (105 28)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (106 28)  (106 28)  routing T_2_1.lc_trk_g3_4 <X> T_2_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 28)  (108 28)  LC_6 Logic Functioning bit
 (37 12)  (109 28)  (109 28)  LC_6 Logic Functioning bit
 (38 12)  (110 28)  (110 28)  LC_6 Logic Functioning bit
 (39 12)  (111 28)  (111 28)  LC_6 Logic Functioning bit
 (45 12)  (117 28)  (117 28)  LC_6 Logic Functioning bit
 (52 12)  (124 28)  (124 28)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (87 29)  (87 29)  routing T_2_1.tnr_op_0 <X> T_2_1.lc_trk_g3_0
 (17 13)  (89 29)  (89 29)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (94 29)  (94 29)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (96 29)  (96 29)  routing T_2_1.rgt_op_2 <X> T_2_1.lc_trk_g3_2
 (36 13)  (108 29)  (108 29)  LC_6 Logic Functioning bit
 (37 13)  (109 29)  (109 29)  LC_6 Logic Functioning bit
 (38 13)  (110 29)  (110 29)  LC_6 Logic Functioning bit
 (39 13)  (111 29)  (111 29)  LC_6 Logic Functioning bit
 (26 14)  (98 30)  (98 30)  routing T_2_1.lc_trk_g3_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (36 14)  (108 30)  (108 30)  LC_7 Logic Functioning bit
 (38 14)  (110 30)  (110 30)  LC_7 Logic Functioning bit
 (41 14)  (113 30)  (113 30)  LC_7 Logic Functioning bit
 (43 14)  (115 30)  (115 30)  LC_7 Logic Functioning bit
 (45 14)  (117 30)  (117 30)  LC_7 Logic Functioning bit
 (52 14)  (124 30)  (124 30)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (87 31)  (87 31)  routing T_2_1.tnr_op_4 <X> T_2_1.lc_trk_g3_4
 (17 15)  (89 31)  (89 31)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (94 31)  (94 31)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (96 31)  (96 31)  routing T_2_1.tnr_op_6 <X> T_2_1.lc_trk_g3_6
 (26 15)  (98 31)  (98 31)  routing T_2_1.lc_trk_g3_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 31)  (99 31)  routing T_2_1.lc_trk_g3_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 31)  (100 31)  routing T_2_1.lc_trk_g3_6 <X> T_2_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 31)  (101 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (109 31)  (109 31)  LC_7 Logic Functioning bit
 (39 15)  (111 31)  (111 31)  LC_7 Logic Functioning bit
 (40 15)  (112 31)  (112 31)  LC_7 Logic Functioning bit
 (42 15)  (114 31)  (114 31)  LC_7 Logic Functioning bit


RAM_Tile_3_1

 (14 0)  (140 16)  (140 16)  routing T_3_1.sp4_h_r_8 <X> T_3_1.lc_trk_g0_0
 (15 0)  (141 16)  (141 16)  routing T_3_1.sp4_h_r_9 <X> T_3_1.lc_trk_g0_1
 (16 0)  (142 16)  (142 16)  routing T_3_1.sp4_h_r_9 <X> T_3_1.lc_trk_g0_1
 (17 0)  (143 16)  (143 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (144 16)  (144 16)  routing T_3_1.sp4_h_r_9 <X> T_3_1.lc_trk_g0_1
 (21 0)  (147 16)  (147 16)  routing T_3_1.sp12_h_r_3 <X> T_3_1.lc_trk_g0_3
 (22 0)  (148 16)  (148 16)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (150 16)  (150 16)  routing T_3_1.sp12_h_r_3 <X> T_3_1.lc_trk_g0_3
 (25 0)  (151 16)  (151 16)  routing T_3_1.sp4_h_r_10 <X> T_3_1.lc_trk_g0_2
 (29 0)  (155 16)  (155 16)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_1 wire_bram/ram/WDATA_0
 (15 1)  (141 17)  (141 17)  routing T_3_1.sp4_h_r_8 <X> T_3_1.lc_trk_g0_0
 (16 1)  (142 17)  (142 17)  routing T_3_1.sp4_h_r_8 <X> T_3_1.lc_trk_g0_0
 (17 1)  (143 17)  (143 17)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (147 17)  (147 17)  routing T_3_1.sp12_h_r_3 <X> T_3_1.lc_trk_g0_3
 (22 1)  (148 17)  (148 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (149 17)  (149 17)  routing T_3_1.sp4_h_r_10 <X> T_3_1.lc_trk_g0_2
 (24 1)  (150 17)  (150 17)  routing T_3_1.sp4_h_r_10 <X> T_3_1.lc_trk_g0_2
 (29 1)  (155 17)  (155 17)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_0 input0_0
 (32 1)  (158 17)  (158 17)  Enable bit of Mux _bram/lcb2_0 => lc_trk_g1_1 input2_0
 (34 1)  (160 17)  (160 17)  routing T_3_1.lc_trk_g1_1 <X> T_3_1.input2_0
 (1 2)  (127 18)  (127 18)  routing T_3_1.glb_netwk_4 <X> T_3_1.wire_bram/ram/WCLK
 (2 2)  (128 18)  (128 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_bram/ram/WCLK
 (15 2)  (141 18)  (141 18)  routing T_3_1.sp4_h_r_13 <X> T_3_1.lc_trk_g0_5
 (16 2)  (142 18)  (142 18)  routing T_3_1.sp4_h_r_13 <X> T_3_1.lc_trk_g0_5
 (17 2)  (143 18)  (143 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (144 18)  (144 18)  routing T_3_1.sp4_h_r_13 <X> T_3_1.lc_trk_g0_5
 (22 2)  (148 18)  (148 18)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (149 18)  (149 18)  routing T_3_1.sp4_h_r_7 <X> T_3_1.lc_trk_g0_7
 (24 2)  (150 18)  (150 18)  routing T_3_1.sp4_h_r_7 <X> T_3_1.lc_trk_g0_7
 (26 2)  (152 18)  (152 18)  routing T_3_1.lc_trk_g1_4 <X> T_3_1.input0_1
 (21 3)  (147 19)  (147 19)  routing T_3_1.sp4_h_r_7 <X> T_3_1.lc_trk_g0_7
 (22 3)  (148 19)  (148 19)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (149 19)  (149 19)  routing T_3_1.sp12_h_r_14 <X> T_3_1.lc_trk_g0_6
 (27 3)  (153 19)  (153 19)  routing T_3_1.lc_trk_g1_4 <X> T_3_1.input0_1
 (29 3)  (155 19)  (155 19)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (1 4)  (127 20)  (127 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (14 4)  (140 20)  (140 20)  routing T_3_1.sp12_h_r_0 <X> T_3_1.lc_trk_g1_0
 (15 4)  (141 20)  (141 20)  routing T_3_1.sp4_v_t_4 <X> T_3_1.lc_trk_g1_1
 (16 4)  (142 20)  (142 20)  routing T_3_1.sp4_v_t_4 <X> T_3_1.lc_trk_g1_1
 (17 4)  (143 20)  (143 20)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (22 4)  (148 20)  (148 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_t_6 lc_trk_g1_3
 (23 4)  (149 20)  (149 20)  routing T_3_1.sp4_v_t_6 <X> T_3_1.lc_trk_g1_3
 (24 4)  (150 20)  (150 20)  routing T_3_1.sp4_v_t_6 <X> T_3_1.lc_trk_g1_3
 (26 4)  (152 20)  (152 20)  routing T_3_1.lc_trk_g0_6 <X> T_3_1.input0_2
 (29 4)  (155 20)  (155 20)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_2
 (30 4)  (156 20)  (156 20)  routing T_3_1.lc_trk_g0_7 <X> T_3_1.wire_bram/ram/WDATA_2
 (1 5)  (127 21)  (127 21)  routing T_3_1.lc_trk_g0_2 <X> T_3_1.wire_bram/ram/WCLKE
 (14 5)  (140 21)  (140 21)  routing T_3_1.sp12_h_r_0 <X> T_3_1.lc_trk_g1_0
 (15 5)  (141 21)  (141 21)  routing T_3_1.sp12_h_r_0 <X> T_3_1.lc_trk_g1_0
 (17 5)  (143 21)  (143 21)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (26 5)  (152 21)  (152 21)  routing T_3_1.lc_trk_g0_6 <X> T_3_1.input0_2
 (29 5)  (155 21)  (155 21)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_6 input0_2
 (30 5)  (156 21)  (156 21)  routing T_3_1.lc_trk_g0_7 <X> T_3_1.wire_bram/ram/WDATA_2
 (14 6)  (140 22)  (140 22)  routing T_3_1.sp4_h_l_1 <X> T_3_1.lc_trk_g1_4
 (21 6)  (147 22)  (147 22)  routing T_3_1.sp4_h_r_23 <X> T_3_1.lc_trk_g1_7
 (22 6)  (148 22)  (148 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_23 lc_trk_g1_7
 (23 6)  (149 22)  (149 22)  routing T_3_1.sp4_h_r_23 <X> T_3_1.lc_trk_g1_7
 (24 6)  (150 22)  (150 22)  routing T_3_1.sp4_h_r_23 <X> T_3_1.lc_trk_g1_7
 (26 6)  (152 22)  (152 22)  routing T_3_1.lc_trk_g2_5 <X> T_3_1.input0_3
 (15 7)  (141 23)  (141 23)  routing T_3_1.sp4_h_l_1 <X> T_3_1.lc_trk_g1_4
 (16 7)  (142 23)  (142 23)  routing T_3_1.sp4_h_l_1 <X> T_3_1.lc_trk_g1_4
 (17 7)  (143 23)  (143 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (147 23)  (147 23)  routing T_3_1.sp4_h_r_23 <X> T_3_1.lc_trk_g1_7
 (22 7)  (148 23)  (148 23)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (151 23)  (151 23)  routing T_3_1.sp4_r_v_b_30 <X> T_3_1.lc_trk_g1_6
 (28 7)  (154 23)  (154 23)  routing T_3_1.lc_trk_g2_5 <X> T_3_1.input0_3
 (29 7)  (155 23)  (155 23)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (27 8)  (153 24)  (153 24)  routing T_3_1.lc_trk_g1_6 <X> T_3_1.wire_bram/ram/WDATA_4
 (29 8)  (155 24)  (155 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_4
 (30 8)  (156 24)  (156 24)  routing T_3_1.lc_trk_g1_6 <X> T_3_1.wire_bram/ram/WDATA_4
 (26 9)  (152 25)  (152 25)  routing T_3_1.lc_trk_g1_3 <X> T_3_1.input0_4
 (27 9)  (153 25)  (153 25)  routing T_3_1.lc_trk_g1_3 <X> T_3_1.input0_4
 (29 9)  (155 25)  (155 25)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (30 9)  (156 25)  (156 25)  routing T_3_1.lc_trk_g1_6 <X> T_3_1.wire_bram/ram/WDATA_4
 (17 10)  (143 26)  (143 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 11)  (153 27)  (153 27)  routing T_3_1.lc_trk_g1_0 <X> T_3_1.input0_5
 (29 11)  (155 27)  (155 27)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (26 12)  (152 28)  (152 28)  routing T_3_1.lc_trk_g1_7 <X> T_3_1.input0_6
 (29 12)  (155 28)  (155 28)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_3 wire_bram/ram/WDATA_6
 (26 13)  (152 29)  (152 29)  routing T_3_1.lc_trk_g1_7 <X> T_3_1.input0_6
 (27 13)  (153 29)  (153 29)  routing T_3_1.lc_trk_g1_7 <X> T_3_1.input0_6
 (29 13)  (155 29)  (155 29)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (30 13)  (156 29)  (156 29)  routing T_3_1.lc_trk_g0_3 <X> T_3_1.wire_bram/ram/WDATA_6
 (0 14)  (126 30)  (126 30)  routing T_3_1.lc_trk_g3_5 <X> T_3_1.wire_bram/ram/WE
 (1 14)  (127 30)  (127 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (141 30)  (141 30)  routing T_3_1.sp4_h_r_29 <X> T_3_1.lc_trk_g3_5
 (16 14)  (142 30)  (142 30)  routing T_3_1.sp4_h_r_29 <X> T_3_1.lc_trk_g3_5
 (17 14)  (143 30)  (143 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_29 lc_trk_g3_5
 (26 14)  (152 30)  (152 30)  routing T_3_1.lc_trk_g0_5 <X> T_3_1.input0_7
 (0 15)  (126 31)  (126 31)  routing T_3_1.lc_trk_g3_5 <X> T_3_1.wire_bram/ram/WE
 (1 15)  (127 31)  (127 31)  routing T_3_1.lc_trk_g3_5 <X> T_3_1.wire_bram/ram/WE
 (18 15)  (144 31)  (144 31)  routing T_3_1.sp4_h_r_29 <X> T_3_1.lc_trk_g3_5
 (29 15)  (155 31)  (155 31)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7


LogicTile_4_1

 (15 0)  (183 16)  (183 16)  routing T_4_1.top_op_1 <X> T_4_1.lc_trk_g0_1
 (17 0)  (185 16)  (185 16)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (189 16)  (189 16)  routing T_4_1.wire_logic_cluster/lc_3/out <X> T_4_1.lc_trk_g0_3
 (22 0)  (190 16)  (190 16)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (194 16)  (194 16)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (28 0)  (196 16)  (196 16)  routing T_4_1.lc_trk_g2_1 <X> T_4_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 16)  (197 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 16)  (199 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 16)  (200 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 16)  (201 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 16)  (202 16)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 16)  (205 16)  LC_0 Logic Functioning bit
 (38 0)  (206 16)  (206 16)  LC_0 Logic Functioning bit
 (42 0)  (210 16)  (210 16)  LC_0 Logic Functioning bit
 (43 0)  (211 16)  (211 16)  LC_0 Logic Functioning bit
 (45 0)  (213 16)  (213 16)  LC_0 Logic Functioning bit
 (14 1)  (182 17)  (182 17)  routing T_4_1.top_op_0 <X> T_4_1.lc_trk_g0_0
 (15 1)  (183 17)  (183 17)  routing T_4_1.top_op_0 <X> T_4_1.lc_trk_g0_0
 (17 1)  (185 17)  (185 17)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (186 17)  (186 17)  routing T_4_1.top_op_1 <X> T_4_1.lc_trk_g0_1
 (22 1)  (190 17)  (190 17)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (192 17)  (192 17)  routing T_4_1.top_op_2 <X> T_4_1.lc_trk_g0_2
 (25 1)  (193 17)  (193 17)  routing T_4_1.top_op_2 <X> T_4_1.lc_trk_g0_2
 (27 1)  (195 17)  (195 17)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 17)  (197 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 17)  (200 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 17)  (201 17)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.input_2_0
 (36 1)  (204 17)  (204 17)  LC_0 Logic Functioning bit
 (37 1)  (205 17)  (205 17)  LC_0 Logic Functioning bit
 (42 1)  (210 17)  (210 17)  LC_0 Logic Functioning bit
 (43 1)  (211 17)  (211 17)  LC_0 Logic Functioning bit
 (1 2)  (169 18)  (169 18)  routing T_4_1.glb_netwk_4 <X> T_4_1.wire_logic_cluster/lc_7/clk
 (2 2)  (170 18)  (170 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (4 2)  (172 18)  (172 18)  routing T_4_1.sp4_h_r_0 <X> T_4_1.sp4_v_t_37
 (31 2)  (199 18)  (199 18)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 18)  (200 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 18)  (202 18)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 18)  (204 18)  LC_1 Logic Functioning bit
 (38 2)  (206 18)  (206 18)  LC_1 Logic Functioning bit
 (5 3)  (173 19)  (173 19)  routing T_4_1.sp4_h_r_0 <X> T_4_1.sp4_v_t_37
 (27 3)  (195 19)  (195 19)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 19)  (197 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (199 19)  (199 19)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_1/in_3
 (37 3)  (205 19)  (205 19)  LC_1 Logic Functioning bit
 (39 3)  (207 19)  (207 19)  LC_1 Logic Functioning bit
 (1 4)  (169 20)  (169 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (171 20)  (171 20)  routing T_4_1.sp12_v_t_23 <X> T_4_1.sp12_h_r_0
 (29 4)  (197 20)  (197 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 20)  (199 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 20)  (200 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 20)  (201 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 20)  (202 20)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_2/in_3
 (38 4)  (206 20)  (206 20)  LC_2 Logic Functioning bit
 (41 4)  (209 20)  (209 20)  LC_2 Logic Functioning bit
 (43 4)  (211 20)  (211 20)  LC_2 Logic Functioning bit
 (45 4)  (213 20)  (213 20)  LC_2 Logic Functioning bit
 (50 4)  (218 20)  (218 20)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (169 21)  (169 21)  routing T_4_1.lc_trk_g0_2 <X> T_4_1.wire_logic_cluster/lc_7/cen
 (14 5)  (182 21)  (182 21)  routing T_4_1.sp4_r_v_b_24 <X> T_4_1.lc_trk_g1_0
 (17 5)  (185 21)  (185 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (194 21)  (194 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 21)  (196 21)  routing T_4_1.lc_trk_g2_2 <X> T_4_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 21)  (197 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 21)  (198 21)  routing T_4_1.lc_trk_g0_3 <X> T_4_1.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 21)  (204 21)  LC_2 Logic Functioning bit
 (37 5)  (205 21)  (205 21)  LC_2 Logic Functioning bit
 (39 5)  (207 21)  (207 21)  LC_2 Logic Functioning bit
 (40 5)  (208 21)  (208 21)  LC_2 Logic Functioning bit
 (42 5)  (210 21)  (210 21)  LC_2 Logic Functioning bit
 (17 6)  (185 22)  (185 22)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 22)  (186 22)  routing T_4_1.wire_logic_cluster/lc_5/out <X> T_4_1.lc_trk_g1_5
 (22 6)  (190 22)  (190 22)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (192 22)  (192 22)  routing T_4_1.top_op_7 <X> T_4_1.lc_trk_g1_7
 (28 6)  (196 22)  (196 22)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 22)  (197 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 22)  (199 22)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 22)  (200 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 22)  (202 22)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (204 22)  (204 22)  LC_3 Logic Functioning bit
 (38 6)  (206 22)  (206 22)  LC_3 Logic Functioning bit
 (12 7)  (180 23)  (180 23)  routing T_4_1.sp4_h_l_40 <X> T_4_1.sp4_v_t_40
 (14 7)  (182 23)  (182 23)  routing T_4_1.top_op_4 <X> T_4_1.lc_trk_g1_4
 (15 7)  (183 23)  (183 23)  routing T_4_1.top_op_4 <X> T_4_1.lc_trk_g1_4
 (17 7)  (185 23)  (185 23)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (189 23)  (189 23)  routing T_4_1.top_op_7 <X> T_4_1.lc_trk_g1_7
 (36 7)  (204 23)  (204 23)  LC_3 Logic Functioning bit
 (38 7)  (206 23)  (206 23)  LC_3 Logic Functioning bit
 (14 8)  (182 24)  (182 24)  routing T_4_1.wire_logic_cluster/lc_0/out <X> T_4_1.lc_trk_g2_0
 (17 8)  (185 24)  (185 24)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (186 24)  (186 24)  routing T_4_1.wire_logic_cluster/lc_1/out <X> T_4_1.lc_trk_g2_1
 (25 8)  (193 24)  (193 24)  routing T_4_1.wire_logic_cluster/lc_2/out <X> T_4_1.lc_trk_g2_2
 (29 8)  (197 24)  (197 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 24)  (199 24)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 24)  (200 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 24)  (202 24)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 24)  (203 24)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_4
 (36 8)  (204 24)  (204 24)  LC_4 Logic Functioning bit
 (53 8)  (221 24)  (221 24)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (17 9)  (185 25)  (185 25)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (190 25)  (190 25)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (197 25)  (197 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 25)  (200 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (201 25)  (201 25)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_4
 (35 9)  (203 25)  (203 25)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_4
 (25 10)  (193 26)  (193 26)  routing T_4_1.wire_logic_cluster/lc_6/out <X> T_4_1.lc_trk_g2_6
 (27 10)  (195 26)  (195 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 26)  (197 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 26)  (198 26)  routing T_4_1.lc_trk_g1_5 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (31 10)  (199 26)  (199 26)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 26)  (200 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 26)  (202 26)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (38 10)  (206 26)  (206 26)  LC_5 Logic Functioning bit
 (41 10)  (209 26)  (209 26)  LC_5 Logic Functioning bit
 (43 10)  (211 26)  (211 26)  LC_5 Logic Functioning bit
 (45 10)  (213 26)  (213 26)  LC_5 Logic Functioning bit
 (50 10)  (218 26)  (218 26)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (190 27)  (190 27)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (195 27)  (195 27)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 27)  (197 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 27)  (199 27)  routing T_4_1.lc_trk_g1_7 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (36 11)  (204 27)  (204 27)  LC_5 Logic Functioning bit
 (37 11)  (205 27)  (205 27)  LC_5 Logic Functioning bit
 (38 11)  (206 27)  (206 27)  LC_5 Logic Functioning bit
 (41 11)  (209 27)  (209 27)  LC_5 Logic Functioning bit
 (43 11)  (211 27)  (211 27)  LC_5 Logic Functioning bit
 (29 12)  (197 28)  (197 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 28)  (199 28)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 28)  (200 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 28)  (202 28)  routing T_4_1.lc_trk_g1_4 <X> T_4_1.wire_logic_cluster/lc_6/in_3
 (35 12)  (203 28)  (203 28)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_6
 (37 12)  (205 28)  (205 28)  LC_6 Logic Functioning bit
 (38 12)  (206 28)  (206 28)  LC_6 Logic Functioning bit
 (42 12)  (210 28)  (210 28)  LC_6 Logic Functioning bit
 (43 12)  (211 28)  (211 28)  LC_6 Logic Functioning bit
 (45 12)  (213 28)  (213 28)  LC_6 Logic Functioning bit
 (29 13)  (197 29)  (197 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 29)  (200 29)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (201 29)  (201 29)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_6
 (35 13)  (203 29)  (203 29)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.input_2_6
 (36 13)  (204 29)  (204 29)  LC_6 Logic Functioning bit
 (37 13)  (205 29)  (205 29)  LC_6 Logic Functioning bit
 (42 13)  (210 29)  (210 29)  LC_6 Logic Functioning bit
 (43 13)  (211 29)  (211 29)  LC_6 Logic Functioning bit
 (0 14)  (168 30)  (168 30)  routing T_4_1.glb_netwk_6 <X> T_4_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 30)  (169 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (176 30)  (176 30)  routing T_4_1.sp4_v_t_47 <X> T_4_1.sp4_h_l_47
 (9 14)  (177 30)  (177 30)  routing T_4_1.sp4_v_t_47 <X> T_4_1.sp4_h_l_47
 (14 14)  (182 30)  (182 30)  routing T_4_1.wire_logic_cluster/lc_4/out <X> T_4_1.lc_trk_g3_4
 (0 15)  (168 31)  (168 31)  routing T_4_1.glb_netwk_6 <X> T_4_1.wire_logic_cluster/lc_7/s_r
 (11 15)  (179 31)  (179 31)  routing T_4_1.sp4_h_r_3 <X> T_4_1.sp4_h_l_46
 (13 15)  (181 31)  (181 31)  routing T_4_1.sp4_h_r_3 <X> T_4_1.sp4_h_l_46
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_5_1

 (0 0)  (222 16)  (222 16)  Negative Clock bit

 (21 0)  (243 16)  (243 16)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g0_3
 (22 0)  (244 16)  (244 16)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (249 16)  (249 16)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 16)  (251 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 16)  (252 16)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (32 0)  (254 16)  (254 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 16)  (255 16)  routing T_5_1.lc_trk_g2_1 <X> T_5_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 16)  (258 16)  LC_0 Logic Functioning bit
 (38 0)  (260 16)  (260 16)  LC_0 Logic Functioning bit
 (39 0)  (261 16)  (261 16)  LC_0 Logic Functioning bit
 (26 1)  (248 17)  (248 17)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 17)  (250 17)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 17)  (251 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 17)  (252 17)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 17)  (254 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (255 17)  (255 17)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_0
 (34 1)  (256 17)  (256 17)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_0
 (35 1)  (257 17)  (257 17)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_0
 (36 1)  (258 17)  (258 17)  LC_0 Logic Functioning bit
 (37 1)  (259 17)  (259 17)  LC_0 Logic Functioning bit
 (38 1)  (260 17)  (260 17)  LC_0 Logic Functioning bit
 (39 1)  (261 17)  (261 17)  LC_0 Logic Functioning bit
 (43 1)  (265 17)  (265 17)  LC_0 Logic Functioning bit
 (47 1)  (269 17)  (269 17)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (223 18)  (223 18)  routing T_5_1.glb_netwk_4 <X> T_5_1.wire_logic_cluster/lc_7/clk
 (2 2)  (224 18)  (224 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (236 18)  (236 18)  routing T_5_1.wire_logic_cluster/lc_4/out <X> T_5_1.lc_trk_g0_4
 (27 2)  (249 18)  (249 18)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (250 18)  (250 18)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 18)  (251 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 18)  (254 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 18)  (255 18)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (37 2)  (259 18)  (259 18)  LC_1 Logic Functioning bit
 (39 2)  (261 18)  (261 18)  LC_1 Logic Functioning bit
 (40 2)  (262 18)  (262 18)  LC_1 Logic Functioning bit
 (41 2)  (263 18)  (263 18)  LC_1 Logic Functioning bit
 (42 2)  (264 18)  (264 18)  LC_1 Logic Functioning bit
 (43 2)  (265 18)  (265 18)  LC_1 Logic Functioning bit
 (17 3)  (239 19)  (239 19)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (248 19)  (248 19)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 19)  (249 19)  routing T_5_1.lc_trk_g1_2 <X> T_5_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 19)  (251 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (252 19)  (252 19)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (253 19)  (253 19)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 19)  (258 19)  LC_1 Logic Functioning bit
 (38 3)  (260 19)  (260 19)  LC_1 Logic Functioning bit
 (41 3)  (263 19)  (263 19)  LC_1 Logic Functioning bit
 (43 3)  (265 19)  (265 19)  LC_1 Logic Functioning bit
 (46 3)  (268 19)  (268 19)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (269 19)  (269 19)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (9 4)  (231 20)  (231 20)  routing T_5_1.sp4_v_t_41 <X> T_5_1.sp4_h_r_4
 (21 4)  (243 20)  (243 20)  routing T_5_1.wire_logic_cluster/lc_3/out <X> T_5_1.lc_trk_g1_3
 (22 4)  (244 20)  (244 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (247 20)  (247 20)  routing T_5_1.bnr_op_2 <X> T_5_1.lc_trk_g1_2
 (29 4)  (251 20)  (251 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 20)  (253 20)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 20)  (254 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 20)  (256 20)  routing T_5_1.lc_trk_g1_4 <X> T_5_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 20)  (258 20)  LC_2 Logic Functioning bit
 (38 4)  (260 20)  (260 20)  LC_2 Logic Functioning bit
 (39 4)  (261 20)  (261 20)  LC_2 Logic Functioning bit
 (22 5)  (244 21)  (244 21)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (247 21)  (247 21)  routing T_5_1.bnr_op_2 <X> T_5_1.lc_trk_g1_2
 (26 5)  (248 21)  (248 21)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 21)  (250 21)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 21)  (251 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (252 21)  (252 21)  routing T_5_1.lc_trk_g0_3 <X> T_5_1.wire_logic_cluster/lc_2/in_1
 (32 5)  (254 21)  (254 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (255 21)  (255 21)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_2
 (34 5)  (256 21)  (256 21)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_2
 (35 5)  (257 21)  (257 21)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.input_2_2
 (36 5)  (258 21)  (258 21)  LC_2 Logic Functioning bit
 (37 5)  (259 21)  (259 21)  LC_2 Logic Functioning bit
 (38 5)  (260 21)  (260 21)  LC_2 Logic Functioning bit
 (39 5)  (261 21)  (261 21)  LC_2 Logic Functioning bit
 (43 5)  (265 21)  (265 21)  LC_2 Logic Functioning bit
 (47 5)  (269 21)  (269 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (3 6)  (225 22)  (225 22)  routing T_5_1.sp12_h_r_0 <X> T_5_1.sp12_v_t_23
 (11 6)  (233 22)  (233 22)  routing T_5_1.sp4_h_l_37 <X> T_5_1.sp4_v_t_40
 (12 6)  (234 22)  (234 22)  routing T_5_1.sp4_h_r_2 <X> T_5_1.sp4_h_l_40
 (14 6)  (236 22)  (236 22)  routing T_5_1.sp4_h_l_1 <X> T_5_1.lc_trk_g1_4
 (25 6)  (247 22)  (247 22)  routing T_5_1.wire_logic_cluster/lc_6/out <X> T_5_1.lc_trk_g1_6
 (32 6)  (254 22)  (254 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 22)  (256 22)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 22)  (257 22)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.input_2_3
 (37 6)  (259 22)  (259 22)  LC_3 Logic Functioning bit
 (38 6)  (260 22)  (260 22)  LC_3 Logic Functioning bit
 (39 6)  (261 22)  (261 22)  LC_3 Logic Functioning bit
 (43 6)  (265 22)  (265 22)  LC_3 Logic Functioning bit
 (45 6)  (267 22)  (267 22)  LC_3 Logic Functioning bit
 (47 6)  (269 22)  (269 22)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (225 23)  (225 23)  routing T_5_1.sp12_h_r_0 <X> T_5_1.sp12_v_t_23
 (13 7)  (235 23)  (235 23)  routing T_5_1.sp4_h_r_2 <X> T_5_1.sp4_h_l_40
 (15 7)  (237 23)  (237 23)  routing T_5_1.sp4_h_l_1 <X> T_5_1.lc_trk_g1_4
 (16 7)  (238 23)  (238 23)  routing T_5_1.sp4_h_l_1 <X> T_5_1.lc_trk_g1_4
 (17 7)  (239 23)  (239 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (244 23)  (244 23)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (248 23)  (248 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 23)  (249 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 23)  (250 23)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 23)  (251 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 23)  (253 23)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 23)  (254 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (256 23)  (256 23)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.input_2_3
 (35 7)  (257 23)  (257 23)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.input_2_3
 (36 7)  (258 23)  (258 23)  LC_3 Logic Functioning bit
 (38 7)  (260 23)  (260 23)  LC_3 Logic Functioning bit
 (39 7)  (261 23)  (261 23)  LC_3 Logic Functioning bit
 (42 7)  (264 23)  (264 23)  LC_3 Logic Functioning bit
 (15 8)  (237 24)  (237 24)  routing T_5_1.sp4_h_r_25 <X> T_5_1.lc_trk_g2_1
 (16 8)  (238 24)  (238 24)  routing T_5_1.sp4_h_r_25 <X> T_5_1.lc_trk_g2_1
 (17 8)  (239 24)  (239 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (249 24)  (249 24)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 24)  (251 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 24)  (252 24)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 24)  (254 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 24)  (255 24)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 24)  (256 24)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (257 24)  (257 24)  routing T_5_1.lc_trk_g0_4 <X> T_5_1.input_2_4
 (37 8)  (259 24)  (259 24)  LC_4 Logic Functioning bit
 (38 8)  (260 24)  (260 24)  LC_4 Logic Functioning bit
 (42 8)  (264 24)  (264 24)  LC_4 Logic Functioning bit
 (43 8)  (265 24)  (265 24)  LC_4 Logic Functioning bit
 (45 8)  (267 24)  (267 24)  LC_4 Logic Functioning bit
 (18 9)  (240 25)  (240 25)  routing T_5_1.sp4_h_r_25 <X> T_5_1.lc_trk_g2_1
 (22 9)  (244 25)  (244 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (247 25)  (247 25)  routing T_5_1.sp4_r_v_b_34 <X> T_5_1.lc_trk_g2_2
 (26 9)  (248 25)  (248 25)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 25)  (249 25)  routing T_5_1.lc_trk_g1_3 <X> T_5_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 25)  (251 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 25)  (252 25)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_4/in_1
 (31 9)  (253 25)  (253 25)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_4/in_3
 (32 9)  (254 25)  (254 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (258 25)  (258 25)  LC_4 Logic Functioning bit
 (37 9)  (259 25)  (259 25)  LC_4 Logic Functioning bit
 (42 9)  (264 25)  (264 25)  LC_4 Logic Functioning bit
 (43 9)  (265 25)  (265 25)  LC_4 Logic Functioning bit
 (46 9)  (268 25)  (268 25)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (236 26)  (236 26)  routing T_5_1.sp4_v_t_17 <X> T_5_1.lc_trk_g2_4
 (22 10)  (244 26)  (244 26)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (246 26)  (246 26)  routing T_5_1.tnr_op_7 <X> T_5_1.lc_trk_g2_7
 (26 10)  (248 26)  (248 26)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 26)  (249 26)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (28 10)  (250 26)  (250 26)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 26)  (251 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 26)  (254 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 26)  (255 26)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 26)  (257 26)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (36 10)  (258 26)  (258 26)  LC_5 Logic Functioning bit
 (37 10)  (259 26)  (259 26)  LC_5 Logic Functioning bit
 (41 10)  (263 26)  (263 26)  LC_5 Logic Functioning bit
 (42 10)  (264 26)  (264 26)  LC_5 Logic Functioning bit
 (43 10)  (265 26)  (265 26)  LC_5 Logic Functioning bit
 (48 10)  (270 26)  (270 26)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (16 11)  (238 27)  (238 27)  routing T_5_1.sp4_v_t_17 <X> T_5_1.lc_trk_g2_4
 (17 11)  (239 27)  (239 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (27 11)  (249 27)  (249 27)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 27)  (250 27)  routing T_5_1.lc_trk_g3_4 <X> T_5_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 27)  (251 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 27)  (252 27)  routing T_5_1.lc_trk_g3_3 <X> T_5_1.wire_logic_cluster/lc_5/in_1
 (31 11)  (253 27)  (253 27)  routing T_5_1.lc_trk_g2_2 <X> T_5_1.wire_logic_cluster/lc_5/in_3
 (32 11)  (254 27)  (254 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (255 27)  (255 27)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (35 11)  (257 27)  (257 27)  routing T_5_1.lc_trk_g2_7 <X> T_5_1.input_2_5
 (36 11)  (258 27)  (258 27)  LC_5 Logic Functioning bit
 (37 11)  (259 27)  (259 27)  LC_5 Logic Functioning bit
 (42 11)  (264 27)  (264 27)  LC_5 Logic Functioning bit
 (16 12)  (238 28)  (238 28)  routing T_5_1.sp12_v_t_6 <X> T_5_1.lc_trk_g3_1
 (17 12)  (239 28)  (239 28)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (244 28)  (244 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (249 28)  (249 28)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 28)  (251 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 28)  (252 28)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 28)  (254 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 28)  (255 28)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 28)  (256 28)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (37 12)  (259 28)  (259 28)  LC_6 Logic Functioning bit
 (39 12)  (261 28)  (261 28)  LC_6 Logic Functioning bit
 (41 12)  (263 28)  (263 28)  LC_6 Logic Functioning bit
 (43 12)  (265 28)  (265 28)  LC_6 Logic Functioning bit
 (45 12)  (267 28)  (267 28)  LC_6 Logic Functioning bit
 (21 13)  (243 29)  (243 29)  routing T_5_1.sp4_r_v_b_43 <X> T_5_1.lc_trk_g3_3
 (22 13)  (244 29)  (244 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (247 29)  (247 29)  routing T_5_1.sp4_r_v_b_42 <X> T_5_1.lc_trk_g3_2
 (30 13)  (252 29)  (252 29)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 29)  (253 29)  routing T_5_1.lc_trk_g3_2 <X> T_5_1.wire_logic_cluster/lc_6/in_3
 (37 13)  (259 29)  (259 29)  LC_6 Logic Functioning bit
 (39 13)  (261 29)  (261 29)  LC_6 Logic Functioning bit
 (41 13)  (263 29)  (263 29)  LC_6 Logic Functioning bit
 (43 13)  (265 29)  (265 29)  LC_6 Logic Functioning bit
 (0 14)  (222 30)  (222 30)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 30)  (223 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (236 30)  (236 30)  routing T_5_1.wire_logic_cluster/lc_4/out <X> T_5_1.lc_trk_g3_4
 (26 14)  (248 30)  (248 30)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 30)  (251 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 30)  (252 30)  routing T_5_1.lc_trk_g0_4 <X> T_5_1.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 30)  (254 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 30)  (255 30)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 30)  (256 30)  routing T_5_1.lc_trk_g3_1 <X> T_5_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 30)  (258 30)  LC_7 Logic Functioning bit
 (47 14)  (269 30)  (269 30)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (223 31)  (223 31)  routing T_5_1.lc_trk_g2_4 <X> T_5_1.wire_logic_cluster/lc_7/s_r
 (17 15)  (239 31)  (239 31)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (248 31)  (248 31)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 31)  (249 31)  routing T_5_1.lc_trk_g1_6 <X> T_5_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 31)  (251 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (254 31)  (254 31)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (257 31)  (257 31)  routing T_5_1.lc_trk_g0_3 <X> T_5_1.input_2_7


LogicTile_6_1

 (17 0)  (293 16)  (293 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (298 16)  (298 16)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (300 16)  (300 16)  routing T_6_1.top_op_3 <X> T_6_1.lc_trk_g0_3
 (25 0)  (301 16)  (301 16)  routing T_6_1.wire_logic_cluster/lc_2/out <X> T_6_1.lc_trk_g0_2
 (27 0)  (303 16)  (303 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 16)  (304 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 16)  (305 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 16)  (306 16)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_0/in_1
 (32 0)  (308 16)  (308 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 16)  (309 16)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 16)  (312 16)  LC_0 Logic Functioning bit
 (37 0)  (313 16)  (313 16)  LC_0 Logic Functioning bit
 (38 0)  (314 16)  (314 16)  LC_0 Logic Functioning bit
 (39 0)  (315 16)  (315 16)  LC_0 Logic Functioning bit
 (41 0)  (317 16)  (317 16)  LC_0 Logic Functioning bit
 (42 0)  (318 16)  (318 16)  LC_0 Logic Functioning bit
 (43 0)  (319 16)  (319 16)  LC_0 Logic Functioning bit
 (47 0)  (323 16)  (323 16)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (284 17)  (284 17)  routing T_6_1.sp4_h_r_1 <X> T_6_1.sp4_v_b_1
 (21 1)  (297 17)  (297 17)  routing T_6_1.top_op_3 <X> T_6_1.lc_trk_g0_3
 (22 1)  (298 17)  (298 17)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (304 17)  (304 17)  routing T_6_1.lc_trk_g2_0 <X> T_6_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 17)  (305 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 17)  (307 17)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 17)  (308 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (311 17)  (311 17)  routing T_6_1.lc_trk_g0_2 <X> T_6_1.input_2_0
 (37 1)  (313 17)  (313 17)  LC_0 Logic Functioning bit
 (39 1)  (315 17)  (315 17)  LC_0 Logic Functioning bit
 (42 1)  (318 17)  (318 17)  LC_0 Logic Functioning bit
 (5 2)  (281 18)  (281 18)  routing T_6_1.sp4_h_r_9 <X> T_6_1.sp4_h_l_37
 (26 2)  (302 18)  (302 18)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (29 2)  (305 18)  (305 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 18)  (307 18)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 18)  (308 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 18)  (310 18)  routing T_6_1.lc_trk_g1_5 <X> T_6_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 18)  (312 18)  LC_1 Logic Functioning bit
 (37 2)  (313 18)  (313 18)  LC_1 Logic Functioning bit
 (38 2)  (314 18)  (314 18)  LC_1 Logic Functioning bit
 (39 2)  (315 18)  (315 18)  LC_1 Logic Functioning bit
 (40 2)  (316 18)  (316 18)  LC_1 Logic Functioning bit
 (42 2)  (318 18)  (318 18)  LC_1 Logic Functioning bit
 (4 3)  (280 19)  (280 19)  routing T_6_1.sp4_h_r_9 <X> T_6_1.sp4_h_l_37
 (27 3)  (303 19)  (303 19)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 19)  (304 19)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 19)  (305 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 19)  (306 19)  routing T_6_1.lc_trk_g0_2 <X> T_6_1.wire_logic_cluster/lc_1/in_1
 (37 3)  (313 19)  (313 19)  LC_1 Logic Functioning bit
 (39 3)  (315 19)  (315 19)  LC_1 Logic Functioning bit
 (48 3)  (324 19)  (324 19)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (287 20)  (287 20)  routing T_6_1.sp4_v_t_39 <X> T_6_1.sp4_v_b_5
 (21 4)  (297 20)  (297 20)  routing T_6_1.wire_logic_cluster/lc_3/out <X> T_6_1.lc_trk_g1_3
 (22 4)  (298 20)  (298 20)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (305 20)  (305 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 20)  (308 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (312 20)  (312 20)  LC_2 Logic Functioning bit
 (12 5)  (288 21)  (288 21)  routing T_6_1.sp4_v_t_39 <X> T_6_1.sp4_v_b_5
 (27 5)  (303 21)  (303 21)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 21)  (304 21)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 21)  (305 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 21)  (307 21)  routing T_6_1.lc_trk_g0_3 <X> T_6_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 21)  (308 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (309 21)  (309 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (34 5)  (310 21)  (310 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (35 5)  (311 21)  (311 21)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.input_2_2
 (36 5)  (312 21)  (312 21)  LC_2 Logic Functioning bit
 (37 5)  (313 21)  (313 21)  LC_2 Logic Functioning bit
 (16 6)  (292 22)  (292 22)  routing T_6_1.sp4_v_b_5 <X> T_6_1.lc_trk_g1_5
 (17 6)  (293 22)  (293 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (294 22)  (294 22)  routing T_6_1.sp4_v_b_5 <X> T_6_1.lc_trk_g1_5
 (27 6)  (303 22)  (303 22)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 22)  (304 22)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 22)  (305 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (308 22)  (308 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 22)  (309 22)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 22)  (310 22)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_3/in_3
 (38 6)  (314 22)  (314 22)  LC_3 Logic Functioning bit
 (43 6)  (319 22)  (319 22)  LC_3 Logic Functioning bit
 (26 7)  (302 23)  (302 23)  routing T_6_1.lc_trk_g0_3 <X> T_6_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 23)  (305 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 23)  (306 23)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_3/in_1
 (32 7)  (308 23)  (308 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (22 8)  (298 24)  (298 24)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (300 24)  (300 24)  routing T_6_1.tnr_op_3 <X> T_6_1.lc_trk_g2_3
 (26 8)  (302 24)  (302 24)  routing T_6_1.lc_trk_g2_4 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (31 8)  (307 24)  (307 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 24)  (308 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (309 24)  (309 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (310 24)  (310 24)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 24)  (312 24)  LC_4 Logic Functioning bit
 (38 8)  (314 24)  (314 24)  LC_4 Logic Functioning bit
 (42 8)  (318 24)  (318 24)  LC_4 Logic Functioning bit
 (43 8)  (319 24)  (319 24)  LC_4 Logic Functioning bit
 (46 8)  (322 24)  (322 24)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (326 24)  (326 24)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (290 25)  (290 25)  routing T_6_1.sp12_v_b_16 <X> T_6_1.lc_trk_g2_0
 (16 9)  (292 25)  (292 25)  routing T_6_1.sp12_v_b_16 <X> T_6_1.lc_trk_g2_0
 (17 9)  (293 25)  (293 25)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (28 9)  (304 25)  (304 25)  routing T_6_1.lc_trk_g2_4 <X> T_6_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 25)  (305 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (313 25)  (313 25)  LC_4 Logic Functioning bit
 (39 9)  (315 25)  (315 25)  LC_4 Logic Functioning bit
 (42 9)  (318 25)  (318 25)  LC_4 Logic Functioning bit
 (43 9)  (319 25)  (319 25)  LC_4 Logic Functioning bit
 (22 10)  (298 26)  (298 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (299 26)  (299 26)  routing T_6_1.sp4_v_b_47 <X> T_6_1.lc_trk_g2_7
 (24 10)  (300 26)  (300 26)  routing T_6_1.sp4_v_b_47 <X> T_6_1.lc_trk_g2_7
 (25 10)  (301 26)  (301 26)  routing T_6_1.sp4_v_b_38 <X> T_6_1.lc_trk_g2_6
 (26 10)  (302 26)  (302 26)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_5/in_0
 (27 10)  (303 26)  (303 26)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 26)  (305 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (307 26)  (307 26)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (308 26)  (308 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 26)  (309 26)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_5/in_3
 (36 10)  (312 26)  (312 26)  LC_5 Logic Functioning bit
 (37 10)  (313 26)  (313 26)  LC_5 Logic Functioning bit
 (38 10)  (314 26)  (314 26)  LC_5 Logic Functioning bit
 (42 10)  (318 26)  (318 26)  LC_5 Logic Functioning bit
 (15 11)  (291 27)  (291 27)  routing T_6_1.sp4_v_t_33 <X> T_6_1.lc_trk_g2_4
 (16 11)  (292 27)  (292 27)  routing T_6_1.sp4_v_t_33 <X> T_6_1.lc_trk_g2_4
 (17 11)  (293 27)  (293 27)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (298 27)  (298 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 27)  (299 27)  routing T_6_1.sp4_v_b_38 <X> T_6_1.lc_trk_g2_6
 (25 11)  (301 27)  (301 27)  routing T_6_1.sp4_v_b_38 <X> T_6_1.lc_trk_g2_6
 (27 11)  (303 27)  (303 27)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 27)  (304 27)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 27)  (305 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 27)  (306 27)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 27)  (307 27)  routing T_6_1.lc_trk_g2_6 <X> T_6_1.wire_logic_cluster/lc_5/in_3
 (32 11)  (308 27)  (308 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (309 27)  (309 27)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.input_2_5
 (35 11)  (311 27)  (311 27)  routing T_6_1.lc_trk_g2_3 <X> T_6_1.input_2_5
 (36 11)  (312 27)  (312 27)  LC_5 Logic Functioning bit
 (37 11)  (313 27)  (313 27)  LC_5 Logic Functioning bit
 (38 11)  (314 27)  (314 27)  LC_5 Logic Functioning bit
 (39 11)  (315 27)  (315 27)  LC_5 Logic Functioning bit
 (41 11)  (317 27)  (317 27)  LC_5 Logic Functioning bit
 (43 11)  (319 27)  (319 27)  LC_5 Logic Functioning bit
 (47 11)  (323 27)  (323 27)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (291 28)  (291 28)  routing T_6_1.sp4_h_r_25 <X> T_6_1.lc_trk_g3_1
 (16 12)  (292 28)  (292 28)  routing T_6_1.sp4_h_r_25 <X> T_6_1.lc_trk_g3_1
 (17 12)  (293 28)  (293 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (297 28)  (297 28)  routing T_6_1.rgt_op_3 <X> T_6_1.lc_trk_g3_3
 (22 12)  (298 28)  (298 28)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (300 28)  (300 28)  routing T_6_1.rgt_op_3 <X> T_6_1.lc_trk_g3_3
 (28 12)  (304 28)  (304 28)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_6/in_1
 (29 12)  (305 28)  (305 28)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 28)  (306 28)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_6/in_1
 (31 12)  (307 28)  (307 28)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_6/in_3
 (32 12)  (308 28)  (308 28)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (309 28)  (309 28)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_6/in_3
 (34 12)  (310 28)  (310 28)  routing T_6_1.lc_trk_g3_4 <X> T_6_1.wire_logic_cluster/lc_6/in_3
 (36 12)  (312 28)  (312 28)  LC_6 Logic Functioning bit
 (38 12)  (314 28)  (314 28)  LC_6 Logic Functioning bit
 (41 12)  (317 28)  (317 28)  LC_6 Logic Functioning bit
 (43 12)  (319 28)  (319 28)  LC_6 Logic Functioning bit
 (18 13)  (294 29)  (294 29)  routing T_6_1.sp4_h_r_25 <X> T_6_1.lc_trk_g3_1
 (26 13)  (302 29)  (302 29)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_6/in_0
 (27 13)  (303 29)  (303 29)  routing T_6_1.lc_trk_g1_3 <X> T_6_1.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 29)  (305 29)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (306 29)  (306 29)  routing T_6_1.lc_trk_g2_7 <X> T_6_1.wire_logic_cluster/lc_6/in_1
 (36 13)  (312 29)  (312 29)  LC_6 Logic Functioning bit
 (38 13)  (314 29)  (314 29)  LC_6 Logic Functioning bit
 (40 13)  (316 29)  (316 29)  LC_6 Logic Functioning bit
 (42 13)  (318 29)  (318 29)  LC_6 Logic Functioning bit
 (47 13)  (323 29)  (323 29)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (9 14)  (285 30)  (285 30)  routing T_6_1.sp4_h_r_7 <X> T_6_1.sp4_h_l_47
 (10 14)  (286 30)  (286 30)  routing T_6_1.sp4_h_r_7 <X> T_6_1.sp4_h_l_47
 (14 14)  (290 30)  (290 30)  routing T_6_1.sp4_v_b_36 <X> T_6_1.lc_trk_g3_4
 (27 14)  (303 30)  (303 30)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 30)  (304 30)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 30)  (305 30)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (308 30)  (308 30)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 30)  (309 30)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_7/in_3
 (34 14)  (310 30)  (310 30)  routing T_6_1.lc_trk_g3_1 <X> T_6_1.wire_logic_cluster/lc_7/in_3
 (36 14)  (312 30)  (312 30)  LC_7 Logic Functioning bit
 (38 14)  (314 30)  (314 30)  LC_7 Logic Functioning bit
 (51 14)  (327 30)  (327 30)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (290 31)  (290 31)  routing T_6_1.sp4_v_b_36 <X> T_6_1.lc_trk_g3_4
 (16 15)  (292 31)  (292 31)  routing T_6_1.sp4_v_b_36 <X> T_6_1.lc_trk_g3_4
 (17 15)  (293 31)  (293 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (19 15)  (295 31)  (295 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (302 31)  (302 31)  routing T_6_1.lc_trk_g0_3 <X> T_6_1.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 31)  (305 31)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 31)  (306 31)  routing T_6_1.lc_trk_g3_3 <X> T_6_1.wire_logic_cluster/lc_7/in_1


LogicTile_7_1

 (8 0)  (342 16)  (342 16)  routing T_7_1.sp4_v_b_1 <X> T_7_1.sp4_h_r_1
 (9 0)  (343 16)  (343 16)  routing T_7_1.sp4_v_b_1 <X> T_7_1.sp4_h_r_1
 (14 0)  (348 16)  (348 16)  routing T_7_1.sp12_h_r_0 <X> T_7_1.lc_trk_g0_0
 (22 0)  (356 16)  (356 16)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (362 16)  (362 16)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 16)  (363 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 16)  (365 16)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 16)  (366 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 16)  (368 16)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 16)  (370 16)  LC_0 Logic Functioning bit
 (37 0)  (371 16)  (371 16)  LC_0 Logic Functioning bit
 (38 0)  (372 16)  (372 16)  LC_0 Logic Functioning bit
 (39 0)  (373 16)  (373 16)  LC_0 Logic Functioning bit
 (47 0)  (381 16)  (381 16)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (348 17)  (348 17)  routing T_7_1.sp12_h_r_0 <X> T_7_1.lc_trk_g0_0
 (15 1)  (349 17)  (349 17)  routing T_7_1.sp12_h_r_0 <X> T_7_1.lc_trk_g0_0
 (17 1)  (351 17)  (351 17)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (355 17)  (355 17)  routing T_7_1.sp4_r_v_b_32 <X> T_7_1.lc_trk_g0_3
 (26 1)  (360 17)  (360 17)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 17)  (362 17)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 17)  (363 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (364 17)  (364 17)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_0/in_1
 (31 1)  (365 17)  (365 17)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_0/in_3
 (32 1)  (366 17)  (366 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (370 17)  (370 17)  LC_0 Logic Functioning bit
 (37 1)  (371 17)  (371 17)  LC_0 Logic Functioning bit
 (38 1)  (372 17)  (372 17)  LC_0 Logic Functioning bit
 (42 1)  (376 17)  (376 17)  LC_0 Logic Functioning bit
 (9 2)  (343 18)  (343 18)  routing T_7_1.sp4_v_b_1 <X> T_7_1.sp4_h_l_36
 (15 2)  (349 18)  (349 18)  routing T_7_1.sp4_v_b_21 <X> T_7_1.lc_trk_g0_5
 (16 2)  (350 18)  (350 18)  routing T_7_1.sp4_v_b_21 <X> T_7_1.lc_trk_g0_5
 (17 2)  (351 18)  (351 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (28 2)  (362 18)  (362 18)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 18)  (363 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (366 18)  (366 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 18)  (368 18)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_1/in_3
 (35 2)  (369 18)  (369 18)  routing T_7_1.lc_trk_g1_4 <X> T_7_1.input_2_1
 (36 2)  (370 18)  (370 18)  LC_1 Logic Functioning bit
 (37 2)  (371 18)  (371 18)  LC_1 Logic Functioning bit
 (38 2)  (372 18)  (372 18)  LC_1 Logic Functioning bit
 (39 2)  (373 18)  (373 18)  LC_1 Logic Functioning bit
 (46 2)  (380 18)  (380 18)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (356 19)  (356 19)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (359 19)  (359 19)  routing T_7_1.sp4_r_v_b_30 <X> T_7_1.lc_trk_g0_6
 (26 3)  (360 19)  (360 19)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 19)  (362 19)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 19)  (363 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (364 19)  (364 19)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (365 19)  (365 19)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 19)  (366 19)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (368 19)  (368 19)  routing T_7_1.lc_trk_g1_4 <X> T_7_1.input_2_1
 (36 3)  (370 19)  (370 19)  LC_1 Logic Functioning bit
 (37 3)  (371 19)  (371 19)  LC_1 Logic Functioning bit
 (39 3)  (373 19)  (373 19)  LC_1 Logic Functioning bit
 (43 3)  (377 19)  (377 19)  LC_1 Logic Functioning bit
 (10 4)  (344 20)  (344 20)  routing T_7_1.sp4_v_t_46 <X> T_7_1.sp4_h_r_4
 (22 4)  (356 20)  (356 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (360 20)  (360 20)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.wire_logic_cluster/lc_2/in_0
 (29 4)  (363 20)  (363 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 20)  (364 20)  routing T_7_1.lc_trk_g0_5 <X> T_7_1.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 20)  (366 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 20)  (367 20)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 20)  (370 20)  LC_2 Logic Functioning bit
 (38 4)  (372 20)  (372 20)  LC_2 Logic Functioning bit
 (41 4)  (375 20)  (375 20)  LC_2 Logic Functioning bit
 (43 4)  (377 20)  (377 20)  LC_2 Logic Functioning bit
 (46 4)  (380 20)  (380 20)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (360 21)  (360 21)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 21)  (363 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 21)  (365 21)  routing T_7_1.lc_trk_g2_3 <X> T_7_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 21)  (366 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (367 21)  (367 21)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.input_2_2
 (35 5)  (369 21)  (369 21)  routing T_7_1.lc_trk_g2_2 <X> T_7_1.input_2_2
 (37 5)  (371 21)  (371 21)  LC_2 Logic Functioning bit
 (39 5)  (373 21)  (373 21)  LC_2 Logic Functioning bit
 (40 5)  (374 21)  (374 21)  LC_2 Logic Functioning bit
 (43 5)  (377 21)  (377 21)  LC_2 Logic Functioning bit
 (14 6)  (348 22)  (348 22)  routing T_7_1.sp12_h_l_3 <X> T_7_1.lc_trk_g1_4
 (22 6)  (356 22)  (356 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (357 22)  (357 22)  routing T_7_1.sp4_v_b_23 <X> T_7_1.lc_trk_g1_7
 (24 6)  (358 22)  (358 22)  routing T_7_1.sp4_v_b_23 <X> T_7_1.lc_trk_g1_7
 (25 6)  (359 22)  (359 22)  routing T_7_1.sp4_h_r_14 <X> T_7_1.lc_trk_g1_6
 (26 6)  (360 22)  (360 22)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_3/in_0
 (29 6)  (363 22)  (363 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (364 22)  (364 22)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (366 22)  (366 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (368 22)  (368 22)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 22)  (370 22)  LC_3 Logic Functioning bit
 (14 7)  (348 23)  (348 23)  routing T_7_1.sp12_h_l_3 <X> T_7_1.lc_trk_g1_4
 (15 7)  (349 23)  (349 23)  routing T_7_1.sp12_h_l_3 <X> T_7_1.lc_trk_g1_4
 (17 7)  (351 23)  (351 23)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (356 23)  (356 23)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (357 23)  (357 23)  routing T_7_1.sp4_h_r_14 <X> T_7_1.lc_trk_g1_6
 (24 7)  (358 23)  (358 23)  routing T_7_1.sp4_h_r_14 <X> T_7_1.lc_trk_g1_6
 (26 7)  (360 23)  (360 23)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_3/in_0
 (27 7)  (361 23)  (361 23)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 23)  (363 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 23)  (364 23)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 23)  (365 23)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (366 23)  (366 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (369 23)  (369 23)  routing T_7_1.lc_trk_g0_3 <X> T_7_1.input_2_3
 (12 8)  (346 24)  (346 24)  routing T_7_1.sp4_v_t_45 <X> T_7_1.sp4_h_r_8
 (21 8)  (355 24)  (355 24)  routing T_7_1.sp4_v_t_22 <X> T_7_1.lc_trk_g2_3
 (22 8)  (356 24)  (356 24)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (357 24)  (357 24)  routing T_7_1.sp4_v_t_22 <X> T_7_1.lc_trk_g2_3
 (29 8)  (363 24)  (363 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (365 24)  (365 24)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (366 24)  (366 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 24)  (368 24)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (369 24)  (369 24)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.input_2_4
 (36 8)  (370 24)  (370 24)  LC_4 Logic Functioning bit
 (37 8)  (371 24)  (371 24)  LC_4 Logic Functioning bit
 (39 8)  (373 24)  (373 24)  LC_4 Logic Functioning bit
 (40 8)  (374 24)  (374 24)  LC_4 Logic Functioning bit
 (41 8)  (375 24)  (375 24)  LC_4 Logic Functioning bit
 (42 8)  (376 24)  (376 24)  LC_4 Logic Functioning bit
 (43 8)  (377 24)  (377 24)  LC_4 Logic Functioning bit
 (21 9)  (355 25)  (355 25)  routing T_7_1.sp4_v_t_22 <X> T_7_1.lc_trk_g2_3
 (22 9)  (356 25)  (356 25)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (357 25)  (357 25)  routing T_7_1.sp4_v_b_42 <X> T_7_1.lc_trk_g2_2
 (24 9)  (358 25)  (358 25)  routing T_7_1.sp4_v_b_42 <X> T_7_1.lc_trk_g2_2
 (26 9)  (360 25)  (360 25)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 25)  (361 25)  routing T_7_1.lc_trk_g1_3 <X> T_7_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 25)  (363 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (364 25)  (364 25)  routing T_7_1.lc_trk_g0_3 <X> T_7_1.wire_logic_cluster/lc_4/in_1
 (31 9)  (365 25)  (365 25)  routing T_7_1.lc_trk_g1_6 <X> T_7_1.wire_logic_cluster/lc_4/in_3
 (32 9)  (366 25)  (366 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (369 25)  (369 25)  routing T_7_1.lc_trk_g0_6 <X> T_7_1.input_2_4
 (36 9)  (370 25)  (370 25)  LC_4 Logic Functioning bit
 (38 9)  (372 25)  (372 25)  LC_4 Logic Functioning bit
 (40 9)  (374 25)  (374 25)  LC_4 Logic Functioning bit
 (41 9)  (375 25)  (375 25)  LC_4 Logic Functioning bit
 (42 9)  (376 25)  (376 25)  LC_4 Logic Functioning bit
 (43 9)  (377 25)  (377 25)  LC_4 Logic Functioning bit
 (14 10)  (348 26)  (348 26)  routing T_7_1.rgt_op_4 <X> T_7_1.lc_trk_g2_4
 (26 10)  (360 26)  (360 26)  routing T_7_1.lc_trk_g3_4 <X> T_7_1.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 26)  (361 26)  routing T_7_1.lc_trk_g1_7 <X> T_7_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 26)  (363 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (364 26)  (364 26)  routing T_7_1.lc_trk_g1_7 <X> T_7_1.wire_logic_cluster/lc_5/in_1
 (31 10)  (365 26)  (365 26)  routing T_7_1.lc_trk_g2_4 <X> T_7_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 26)  (366 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 26)  (367 26)  routing T_7_1.lc_trk_g2_4 <X> T_7_1.wire_logic_cluster/lc_5/in_3
 (38 10)  (372 26)  (372 26)  LC_5 Logic Functioning bit
 (39 10)  (373 26)  (373 26)  LC_5 Logic Functioning bit
 (40 10)  (374 26)  (374 26)  LC_5 Logic Functioning bit
 (41 10)  (375 26)  (375 26)  LC_5 Logic Functioning bit
 (50 10)  (384 26)  (384 26)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (349 27)  (349 27)  routing T_7_1.rgt_op_4 <X> T_7_1.lc_trk_g2_4
 (17 11)  (351 27)  (351 27)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (361 27)  (361 27)  routing T_7_1.lc_trk_g3_4 <X> T_7_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 27)  (362 27)  routing T_7_1.lc_trk_g3_4 <X> T_7_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 27)  (363 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 27)  (364 27)  routing T_7_1.lc_trk_g1_7 <X> T_7_1.wire_logic_cluster/lc_5/in_1
 (36 11)  (370 27)  (370 27)  LC_5 Logic Functioning bit
 (38 11)  (372 27)  (372 27)  LC_5 Logic Functioning bit
 (17 15)  (351 31)  (351 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_8_1

 (0 0)  (388 16)  (388 16)  Negative Clock bit

 (26 0)  (414 16)  (414 16)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_logic_cluster/lc_0/in_0
 (27 0)  (415 16)  (415 16)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (417 16)  (417 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (418 16)  (418 16)  routing T_8_1.lc_trk_g1_4 <X> T_8_1.wire_logic_cluster/lc_0/in_1
 (31 0)  (419 16)  (419 16)  routing T_8_1.lc_trk_g2_5 <X> T_8_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (420 16)  (420 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (421 16)  (421 16)  routing T_8_1.lc_trk_g2_5 <X> T_8_1.wire_logic_cluster/lc_0/in_3
 (37 0)  (425 16)  (425 16)  LC_0 Logic Functioning bit
 (38 0)  (426 16)  (426 16)  LC_0 Logic Functioning bit
 (39 0)  (427 16)  (427 16)  LC_0 Logic Functioning bit
 (40 0)  (428 16)  (428 16)  LC_0 Logic Functioning bit
 (41 0)  (429 16)  (429 16)  LC_0 Logic Functioning bit
 (42 0)  (430 16)  (430 16)  LC_0 Logic Functioning bit
 (45 0)  (433 16)  (433 16)  LC_0 Logic Functioning bit
 (27 1)  (415 17)  (415 17)  routing T_8_1.lc_trk_g1_5 <X> T_8_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (417 17)  (417 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (420 17)  (420 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (421 17)  (421 17)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.input_2_0
 (34 1)  (422 17)  (422 17)  routing T_8_1.lc_trk_g3_1 <X> T_8_1.input_2_0
 (36 1)  (424 17)  (424 17)  LC_0 Logic Functioning bit
 (37 1)  (425 17)  (425 17)  LC_0 Logic Functioning bit
 (38 1)  (426 17)  (426 17)  LC_0 Logic Functioning bit
 (39 1)  (427 17)  (427 17)  LC_0 Logic Functioning bit
 (40 1)  (428 17)  (428 17)  LC_0 Logic Functioning bit
 (43 1)  (431 17)  (431 17)  LC_0 Logic Functioning bit
 (1 2)  (389 18)  (389 18)  routing T_8_1.glb_netwk_4 <X> T_8_1.wire_logic_cluster/lc_7/clk
 (2 2)  (390 18)  (390 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (8 2)  (396 18)  (396 18)  routing T_8_1.sp4_v_t_36 <X> T_8_1.sp4_h_l_36
 (9 2)  (397 18)  (397 18)  routing T_8_1.sp4_v_t_36 <X> T_8_1.sp4_h_l_36
 (28 2)  (416 18)  (416 18)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 18)  (417 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (420 18)  (420 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (421 18)  (421 18)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (34 2)  (422 18)  (422 18)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (36 2)  (424 18)  (424 18)  LC_1 Logic Functioning bit
 (37 2)  (425 18)  (425 18)  LC_1 Logic Functioning bit
 (38 2)  (426 18)  (426 18)  LC_1 Logic Functioning bit
 (39 2)  (427 18)  (427 18)  LC_1 Logic Functioning bit
 (41 2)  (429 18)  (429 18)  LC_1 Logic Functioning bit
 (43 2)  (431 18)  (431 18)  LC_1 Logic Functioning bit
 (27 3)  (415 19)  (415 19)  routing T_8_1.lc_trk_g1_0 <X> T_8_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (417 19)  (417 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (418 19)  (418 19)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_1/in_1
 (31 3)  (419 19)  (419 19)  routing T_8_1.lc_trk_g3_3 <X> T_8_1.wire_logic_cluster/lc_1/in_3
 (37 3)  (425 19)  (425 19)  LC_1 Logic Functioning bit
 (39 3)  (427 19)  (427 19)  LC_1 Logic Functioning bit
 (53 3)  (441 19)  (441 19)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (402 20)  (402 20)  routing T_8_1.wire_logic_cluster/lc_0/out <X> T_8_1.lc_trk_g1_0
 (32 4)  (420 20)  (420 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (421 20)  (421 20)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (34 4)  (422 20)  (422 20)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (36 4)  (424 20)  (424 20)  LC_2 Logic Functioning bit
 (38 4)  (426 20)  (426 20)  LC_2 Logic Functioning bit
 (40 4)  (428 20)  (428 20)  LC_2 Logic Functioning bit
 (42 4)  (430 20)  (430 20)  LC_2 Logic Functioning bit
 (45 4)  (433 20)  (433 20)  LC_2 Logic Functioning bit
 (5 5)  (393 21)  (393 21)  routing T_8_1.sp4_h_r_3 <X> T_8_1.sp4_v_b_3
 (17 5)  (405 21)  (405 21)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (414 21)  (414 21)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_2/in_0
 (28 5)  (416 21)  (416 21)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (417 21)  (417 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (419 21)  (419 21)  routing T_8_1.lc_trk_g3_2 <X> T_8_1.wire_logic_cluster/lc_2/in_3
 (37 5)  (425 21)  (425 21)  LC_2 Logic Functioning bit
 (39 5)  (427 21)  (427 21)  LC_2 Logic Functioning bit
 (41 5)  (429 21)  (429 21)  LC_2 Logic Functioning bit
 (43 5)  (431 21)  (431 21)  LC_2 Logic Functioning bit
 (51 5)  (439 21)  (439 21)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (393 22)  (393 22)  routing T_8_1.sp4_v_t_44 <X> T_8_1.sp4_h_l_38
 (14 6)  (402 22)  (402 22)  routing T_8_1.sp4_v_t_1 <X> T_8_1.lc_trk_g1_4
 (15 6)  (403 22)  (403 22)  routing T_8_1.sp4_h_r_21 <X> T_8_1.lc_trk_g1_5
 (16 6)  (404 22)  (404 22)  routing T_8_1.sp4_h_r_21 <X> T_8_1.lc_trk_g1_5
 (17 6)  (405 22)  (405 22)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (406 22)  (406 22)  routing T_8_1.sp4_h_r_21 <X> T_8_1.lc_trk_g1_5
 (28 6)  (416 22)  (416 22)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 22)  (417 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (418 22)  (418 22)  routing T_8_1.lc_trk_g2_4 <X> T_8_1.wire_logic_cluster/lc_3/in_1
 (32 6)  (420 22)  (420 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (421 22)  (421 22)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_3/in_3
 (37 6)  (425 22)  (425 22)  LC_3 Logic Functioning bit
 (39 6)  (427 22)  (427 22)  LC_3 Logic Functioning bit
 (41 6)  (429 22)  (429 22)  LC_3 Logic Functioning bit
 (43 6)  (431 22)  (431 22)  LC_3 Logic Functioning bit
 (4 7)  (392 23)  (392 23)  routing T_8_1.sp4_v_t_44 <X> T_8_1.sp4_h_l_38
 (6 7)  (394 23)  (394 23)  routing T_8_1.sp4_v_t_44 <X> T_8_1.sp4_h_l_38
 (14 7)  (402 23)  (402 23)  routing T_8_1.sp4_v_t_1 <X> T_8_1.lc_trk_g1_4
 (16 7)  (404 23)  (404 23)  routing T_8_1.sp4_v_t_1 <X> T_8_1.lc_trk_g1_4
 (17 7)  (405 23)  (405 23)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (406 23)  (406 23)  routing T_8_1.sp4_h_r_21 <X> T_8_1.lc_trk_g1_5
 (31 7)  (419 23)  (419 23)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_3/in_3
 (37 7)  (425 23)  (425 23)  LC_3 Logic Functioning bit
 (39 7)  (427 23)  (427 23)  LC_3 Logic Functioning bit
 (41 7)  (429 23)  (429 23)  LC_3 Logic Functioning bit
 (43 7)  (431 23)  (431 23)  LC_3 Logic Functioning bit
 (25 8)  (413 24)  (413 24)  routing T_8_1.wire_logic_cluster/lc_2/out <X> T_8_1.lc_trk_g2_2
 (27 8)  (415 24)  (415 24)  routing T_8_1.lc_trk_g3_0 <X> T_8_1.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 24)  (416 24)  routing T_8_1.lc_trk_g3_0 <X> T_8_1.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 24)  (417 24)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (419 24)  (419 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 24)  (420 24)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (421 24)  (421 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_4/in_3
 (34 8)  (422 24)  (422 24)  routing T_8_1.lc_trk_g3_4 <X> T_8_1.wire_logic_cluster/lc_4/in_3
 (35 8)  (423 24)  (423 24)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_4
 (36 8)  (424 24)  (424 24)  LC_4 Logic Functioning bit
 (22 9)  (410 25)  (410 25)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (414 25)  (414 25)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_4/in_0
 (28 9)  (416 25)  (416 25)  routing T_8_1.lc_trk_g2_2 <X> T_8_1.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 25)  (417 25)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (420 25)  (420 25)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (421 25)  (421 25)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_4
 (35 9)  (423 25)  (423 25)  routing T_8_1.lc_trk_g2_6 <X> T_8_1.input_2_4
 (41 9)  (429 25)  (429 25)  LC_4 Logic Functioning bit
 (16 10)  (404 26)  (404 26)  routing T_8_1.sp12_v_b_21 <X> T_8_1.lc_trk_g2_5
 (17 10)  (405 26)  (405 26)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (15 11)  (403 27)  (403 27)  routing T_8_1.tnr_op_4 <X> T_8_1.lc_trk_g2_4
 (17 11)  (405 27)  (405 27)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (406 27)  (406 27)  routing T_8_1.sp12_v_b_21 <X> T_8_1.lc_trk_g2_5
 (22 11)  (410 27)  (410 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (402 28)  (402 28)  routing T_8_1.rgt_op_0 <X> T_8_1.lc_trk_g3_0
 (16 12)  (404 28)  (404 28)  routing T_8_1.sp4_v_b_33 <X> T_8_1.lc_trk_g3_1
 (17 12)  (405 28)  (405 28)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (406 28)  (406 28)  routing T_8_1.sp4_v_b_33 <X> T_8_1.lc_trk_g3_1
 (21 12)  (409 28)  (409 28)  routing T_8_1.sp4_v_t_14 <X> T_8_1.lc_trk_g3_3
 (22 12)  (410 28)  (410 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (411 28)  (411 28)  routing T_8_1.sp4_v_t_14 <X> T_8_1.lc_trk_g3_3
 (25 12)  (413 28)  (413 28)  routing T_8_1.sp4_v_t_23 <X> T_8_1.lc_trk_g3_2
 (15 13)  (403 29)  (403 29)  routing T_8_1.rgt_op_0 <X> T_8_1.lc_trk_g3_0
 (17 13)  (405 29)  (405 29)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (406 29)  (406 29)  routing T_8_1.sp4_v_b_33 <X> T_8_1.lc_trk_g3_1
 (22 13)  (410 29)  (410 29)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (411 29)  (411 29)  routing T_8_1.sp4_v_t_23 <X> T_8_1.lc_trk_g3_2
 (25 13)  (413 29)  (413 29)  routing T_8_1.sp4_v_t_23 <X> T_8_1.lc_trk_g3_2
 (0 14)  (388 30)  (388 30)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 30)  (389 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (388 31)  (388 31)  routing T_8_1.glb_netwk_6 <X> T_8_1.wire_logic_cluster/lc_7/s_r
 (15 15)  (403 31)  (403 31)  routing T_8_1.tnr_op_4 <X> T_8_1.lc_trk_g3_4
 (17 15)  (405 31)  (405 31)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_9_1

 (0 0)  (442 16)  (442 16)  Negative Clock bit

 (15 0)  (457 16)  (457 16)  routing T_9_1.sp4_v_b_17 <X> T_9_1.lc_trk_g0_1
 (16 0)  (458 16)  (458 16)  routing T_9_1.sp4_v_b_17 <X> T_9_1.lc_trk_g0_1
 (17 0)  (459 16)  (459 16)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (463 16)  (463 16)  routing T_9_1.wire_logic_cluster/lc_3/out <X> T_9_1.lc_trk_g0_3
 (22 0)  (464 16)  (464 16)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (467 16)  (467 16)  routing T_9_1.sp4_v_b_10 <X> T_9_1.lc_trk_g0_2
 (26 0)  (468 16)  (468 16)  routing T_9_1.lc_trk_g3_5 <X> T_9_1.wire_logic_cluster/lc_0/in_0
 (29 0)  (471 16)  (471 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (473 16)  (473 16)  routing T_9_1.lc_trk_g2_5 <X> T_9_1.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 16)  (474 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (475 16)  (475 16)  routing T_9_1.lc_trk_g2_5 <X> T_9_1.wire_logic_cluster/lc_0/in_3
 (35 0)  (477 16)  (477 16)  routing T_9_1.lc_trk_g1_7 <X> T_9_1.input_2_0
 (37 0)  (479 16)  (479 16)  LC_0 Logic Functioning bit
 (41 0)  (483 16)  (483 16)  LC_0 Logic Functioning bit
 (22 1)  (464 17)  (464 17)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (465 17)  (465 17)  routing T_9_1.sp4_v_b_10 <X> T_9_1.lc_trk_g0_2
 (25 1)  (467 17)  (467 17)  routing T_9_1.sp4_v_b_10 <X> T_9_1.lc_trk_g0_2
 (27 1)  (469 17)  (469 17)  routing T_9_1.lc_trk_g3_5 <X> T_9_1.wire_logic_cluster/lc_0/in_0
 (28 1)  (470 17)  (470 17)  routing T_9_1.lc_trk_g3_5 <X> T_9_1.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 17)  (471 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 17)  (472 17)  routing T_9_1.lc_trk_g0_3 <X> T_9_1.wire_logic_cluster/lc_0/in_1
 (32 1)  (474 17)  (474 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (476 17)  (476 17)  routing T_9_1.lc_trk_g1_7 <X> T_9_1.input_2_0
 (35 1)  (477 17)  (477 17)  routing T_9_1.lc_trk_g1_7 <X> T_9_1.input_2_0
 (38 1)  (480 17)  (480 17)  LC_0 Logic Functioning bit
 (40 1)  (482 17)  (482 17)  LC_0 Logic Functioning bit
 (1 2)  (443 18)  (443 18)  routing T_9_1.glb_netwk_4 <X> T_9_1.wire_logic_cluster/lc_7/clk
 (2 2)  (444 18)  (444 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (456 18)  (456 18)  routing T_9_1.sp4_h_l_1 <X> T_9_1.lc_trk_g0_4
 (16 2)  (458 18)  (458 18)  routing T_9_1.sp4_v_b_13 <X> T_9_1.lc_trk_g0_5
 (17 2)  (459 18)  (459 18)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (460 18)  (460 18)  routing T_9_1.sp4_v_b_13 <X> T_9_1.lc_trk_g0_5
 (29 2)  (471 18)  (471 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 18)  (472 18)  routing T_9_1.lc_trk_g0_4 <X> T_9_1.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 18)  (473 18)  routing T_9_1.lc_trk_g0_6 <X> T_9_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 18)  (474 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (15 3)  (457 19)  (457 19)  routing T_9_1.sp4_h_l_1 <X> T_9_1.lc_trk_g0_4
 (16 3)  (458 19)  (458 19)  routing T_9_1.sp4_h_l_1 <X> T_9_1.lc_trk_g0_4
 (17 3)  (459 19)  (459 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (460 19)  (460 19)  routing T_9_1.sp4_v_b_13 <X> T_9_1.lc_trk_g0_5
 (22 3)  (464 19)  (464 19)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (465 19)  (465 19)  routing T_9_1.sp12_h_l_21 <X> T_9_1.lc_trk_g0_6
 (25 3)  (467 19)  (467 19)  routing T_9_1.sp12_h_l_21 <X> T_9_1.lc_trk_g0_6
 (29 3)  (471 19)  (471 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 19)  (473 19)  routing T_9_1.lc_trk_g0_6 <X> T_9_1.wire_logic_cluster/lc_1/in_3
 (41 3)  (483 19)  (483 19)  LC_1 Logic Functioning bit
 (43 3)  (485 19)  (485 19)  LC_1 Logic Functioning bit
 (1 4)  (443 20)  (443 20)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (6 4)  (448 20)  (448 20)  routing T_9_1.sp4_h_r_10 <X> T_9_1.sp4_v_b_3
 (14 4)  (456 20)  (456 20)  routing T_9_1.sp4_v_b_8 <X> T_9_1.lc_trk_g1_0
 (21 4)  (463 20)  (463 20)  routing T_9_1.sp4_v_b_3 <X> T_9_1.lc_trk_g1_3
 (22 4)  (464 20)  (464 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (465 20)  (465 20)  routing T_9_1.sp4_v_b_3 <X> T_9_1.lc_trk_g1_3
 (27 4)  (469 20)  (469 20)  routing T_9_1.lc_trk_g1_0 <X> T_9_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 20)  (471 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (473 20)  (473 20)  routing T_9_1.lc_trk_g0_5 <X> T_9_1.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 20)  (474 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (479 20)  (479 20)  LC_2 Logic Functioning bit
 (50 4)  (492 20)  (492 20)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (443 21)  (443 21)  routing T_9_1.lc_trk_g0_2 <X> T_9_1.wire_logic_cluster/lc_7/cen
 (14 5)  (456 21)  (456 21)  routing T_9_1.sp4_v_b_8 <X> T_9_1.lc_trk_g1_0
 (16 5)  (458 21)  (458 21)  routing T_9_1.sp4_v_b_8 <X> T_9_1.lc_trk_g1_0
 (17 5)  (459 21)  (459 21)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (468 21)  (468 21)  routing T_9_1.lc_trk_g1_3 <X> T_9_1.wire_logic_cluster/lc_2/in_0
 (27 5)  (469 21)  (469 21)  routing T_9_1.lc_trk_g1_3 <X> T_9_1.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 21)  (471 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (47 5)  (489 21)  (489 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (463 22)  (463 22)  routing T_9_1.sp4_v_b_15 <X> T_9_1.lc_trk_g1_7
 (22 6)  (464 22)  (464 22)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (465 22)  (465 22)  routing T_9_1.sp4_v_b_15 <X> T_9_1.lc_trk_g1_7
 (27 6)  (469 22)  (469 22)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (28 6)  (470 22)  (470 22)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 22)  (471 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (474 22)  (474 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (475 22)  (475 22)  routing T_9_1.lc_trk_g2_2 <X> T_9_1.wire_logic_cluster/lc_3/in_3
 (38 6)  (480 22)  (480 22)  LC_3 Logic Functioning bit
 (41 6)  (483 22)  (483 22)  LC_3 Logic Functioning bit
 (43 6)  (485 22)  (485 22)  LC_3 Logic Functioning bit
 (45 6)  (487 22)  (487 22)  LC_3 Logic Functioning bit
 (53 6)  (495 22)  (495 22)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (463 23)  (463 23)  routing T_9_1.sp4_v_b_15 <X> T_9_1.lc_trk_g1_7
 (26 7)  (468 23)  (468 23)  routing T_9_1.lc_trk_g0_3 <X> T_9_1.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 23)  (471 23)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (472 23)  (472 23)  routing T_9_1.lc_trk_g3_3 <X> T_9_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (473 23)  (473 23)  routing T_9_1.lc_trk_g2_2 <X> T_9_1.wire_logic_cluster/lc_3/in_3
 (32 7)  (474 23)  (474 23)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (475 23)  (475 23)  routing T_9_1.lc_trk_g2_1 <X> T_9_1.input_2_3
 (36 7)  (478 23)  (478 23)  LC_3 Logic Functioning bit
 (37 7)  (479 23)  (479 23)  LC_3 Logic Functioning bit
 (39 7)  (481 23)  (481 23)  LC_3 Logic Functioning bit
 (40 7)  (482 23)  (482 23)  LC_3 Logic Functioning bit
 (42 7)  (484 23)  (484 23)  LC_3 Logic Functioning bit
 (47 7)  (489 23)  (489 23)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (455 24)  (455 24)  routing T_9_1.sp4_h_l_45 <X> T_9_1.sp4_v_b_8
 (15 8)  (457 24)  (457 24)  routing T_9_1.sp4_h_r_25 <X> T_9_1.lc_trk_g2_1
 (16 8)  (458 24)  (458 24)  routing T_9_1.sp4_h_r_25 <X> T_9_1.lc_trk_g2_1
 (17 8)  (459 24)  (459 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (12 9)  (454 25)  (454 25)  routing T_9_1.sp4_h_l_45 <X> T_9_1.sp4_v_b_8
 (18 9)  (460 25)  (460 25)  routing T_9_1.sp4_h_r_25 <X> T_9_1.lc_trk_g2_1
 (22 9)  (464 25)  (464 25)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (466 25)  (466 25)  routing T_9_1.tnl_op_2 <X> T_9_1.lc_trk_g2_2
 (25 9)  (467 25)  (467 25)  routing T_9_1.tnl_op_2 <X> T_9_1.lc_trk_g2_2
 (11 10)  (453 26)  (453 26)  routing T_9_1.sp4_h_l_38 <X> T_9_1.sp4_v_t_45
 (16 10)  (458 26)  (458 26)  routing T_9_1.sp4_v_t_16 <X> T_9_1.lc_trk_g2_5
 (17 10)  (459 26)  (459 26)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (460 26)  (460 26)  routing T_9_1.sp4_v_t_16 <X> T_9_1.lc_trk_g2_5
 (22 12)  (464 28)  (464 28)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (8 13)  (450 29)  (450 29)  routing T_9_1.sp4_h_l_41 <X> T_9_1.sp4_v_b_10
 (9 13)  (451 29)  (451 29)  routing T_9_1.sp4_h_l_41 <X> T_9_1.sp4_v_b_10
 (10 13)  (452 29)  (452 29)  routing T_9_1.sp4_h_l_41 <X> T_9_1.sp4_v_b_10
 (0 14)  (442 30)  (442 30)  routing T_9_1.glb_netwk_6 <X> T_9_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 30)  (443 30)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (458 30)  (458 30)  routing T_9_1.sp4_v_b_37 <X> T_9_1.lc_trk_g3_5
 (17 14)  (459 30)  (459 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (460 30)  (460 30)  routing T_9_1.sp4_v_b_37 <X> T_9_1.lc_trk_g3_5
 (0 15)  (442 31)  (442 31)  routing T_9_1.glb_netwk_6 <X> T_9_1.wire_logic_cluster/lc_7/s_r
 (18 15)  (460 31)  (460 31)  routing T_9_1.sp4_v_b_37 <X> T_9_1.lc_trk_g3_5


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_1

 (0 0)  (538 16)  (538 16)  Negative Clock bit

 (26 0)  (564 16)  (564 16)  routing T_11_1.lc_trk_g0_4 <X> T_11_1.wire_logic_cluster/lc_0/in_0
 (27 0)  (565 16)  (565 16)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_0/in_1
 (29 0)  (567 16)  (567 16)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (570 16)  (570 16)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (572 16)  (572 16)  routing T_11_1.lc_trk_g1_0 <X> T_11_1.wire_logic_cluster/lc_0/in_3
 (37 0)  (575 16)  (575 16)  LC_0 Logic Functioning bit
 (38 0)  (576 16)  (576 16)  LC_0 Logic Functioning bit
 (39 0)  (577 16)  (577 16)  LC_0 Logic Functioning bit
 (43 0)  (581 16)  (581 16)  LC_0 Logic Functioning bit
 (45 0)  (583 16)  (583 16)  LC_0 Logic Functioning bit
 (47 0)  (585 16)  (585 16)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (29 1)  (567 17)  (567 17)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (568 17)  (568 17)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_0/in_1
 (32 1)  (570 17)  (570 17)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (571 17)  (571 17)  routing T_11_1.lc_trk_g3_1 <X> T_11_1.input_2_0
 (34 1)  (572 17)  (572 17)  routing T_11_1.lc_trk_g3_1 <X> T_11_1.input_2_0
 (36 1)  (574 17)  (574 17)  LC_0 Logic Functioning bit
 (37 1)  (575 17)  (575 17)  LC_0 Logic Functioning bit
 (38 1)  (576 17)  (576 17)  LC_0 Logic Functioning bit
 (39 1)  (577 17)  (577 17)  LC_0 Logic Functioning bit
 (48 1)  (586 17)  (586 17)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (539 18)  (539 18)  routing T_11_1.glb_netwk_4 <X> T_11_1.wire_logic_cluster/lc_7/clk
 (2 2)  (540 18)  (540 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (565 18)  (565 18)  routing T_11_1.lc_trk_g3_1 <X> T_11_1.wire_logic_cluster/lc_1/in_1
 (28 2)  (566 18)  (566 18)  routing T_11_1.lc_trk_g3_1 <X> T_11_1.wire_logic_cluster/lc_1/in_1
 (29 2)  (567 18)  (567 18)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (569 18)  (569 18)  routing T_11_1.lc_trk_g0_4 <X> T_11_1.wire_logic_cluster/lc_1/in_3
 (32 2)  (570 18)  (570 18)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (579 18)  (579 18)  LC_1 Logic Functioning bit
 (43 2)  (581 18)  (581 18)  LC_1 Logic Functioning bit
 (45 2)  (583 18)  (583 18)  LC_1 Logic Functioning bit
 (51 2)  (589 18)  (589 18)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (552 19)  (552 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.lc_trk_g0_4
 (15 3)  (553 19)  (553 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.lc_trk_g0_4
 (16 3)  (554 19)  (554 19)  routing T_11_1.sp4_h_r_4 <X> T_11_1.lc_trk_g0_4
 (17 3)  (555 19)  (555 19)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (564 19)  (564 19)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_1/in_0
 (27 3)  (565 19)  (565 19)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_1/in_0
 (29 3)  (567 19)  (567 19)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (574 19)  (574 19)  LC_1 Logic Functioning bit
 (37 3)  (575 19)  (575 19)  LC_1 Logic Functioning bit
 (38 3)  (576 19)  (576 19)  LC_1 Logic Functioning bit
 (39 3)  (577 19)  (577 19)  LC_1 Logic Functioning bit
 (41 3)  (579 19)  (579 19)  LC_1 Logic Functioning bit
 (43 3)  (581 19)  (581 19)  LC_1 Logic Functioning bit
 (47 3)  (585 19)  (585 19)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (546 20)  (546 20)  routing T_11_1.sp4_h_l_41 <X> T_11_1.sp4_h_r_4
 (14 4)  (552 20)  (552 20)  routing T_11_1.wire_logic_cluster/lc_0/out <X> T_11_1.lc_trk_g1_0
 (22 4)  (560 20)  (560 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (561 20)  (561 20)  routing T_11_1.sp4_v_b_19 <X> T_11_1.lc_trk_g1_3
 (24 4)  (562 20)  (562 20)  routing T_11_1.sp4_v_b_19 <X> T_11_1.lc_trk_g1_3
 (26 4)  (564 20)  (564 20)  routing T_11_1.lc_trk_g0_4 <X> T_11_1.wire_logic_cluster/lc_2/in_0
 (27 4)  (565 20)  (565 20)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_2/in_1
 (29 4)  (567 20)  (567 20)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (570 20)  (570 20)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 20)  (571 20)  routing T_11_1.lc_trk_g3_2 <X> T_11_1.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 20)  (572 20)  routing T_11_1.lc_trk_g3_2 <X> T_11_1.wire_logic_cluster/lc_2/in_3
 (37 4)  (575 20)  (575 20)  LC_2 Logic Functioning bit
 (38 4)  (576 20)  (576 20)  LC_2 Logic Functioning bit
 (39 4)  (577 20)  (577 20)  LC_2 Logic Functioning bit
 (43 4)  (581 20)  (581 20)  LC_2 Logic Functioning bit
 (45 4)  (583 20)  (583 20)  LC_2 Logic Functioning bit
 (47 4)  (585 20)  (585 20)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (17 5)  (555 21)  (555 21)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (560 21)  (560 21)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (561 21)  (561 21)  routing T_11_1.sp12_h_l_17 <X> T_11_1.lc_trk_g1_2
 (25 5)  (563 21)  (563 21)  routing T_11_1.sp12_h_l_17 <X> T_11_1.lc_trk_g1_2
 (29 5)  (567 21)  (567 21)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (568 21)  (568 21)  routing T_11_1.lc_trk_g1_2 <X> T_11_1.wire_logic_cluster/lc_2/in_1
 (31 5)  (569 21)  (569 21)  routing T_11_1.lc_trk_g3_2 <X> T_11_1.wire_logic_cluster/lc_2/in_3
 (32 5)  (570 21)  (570 21)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (572 21)  (572 21)  routing T_11_1.lc_trk_g1_3 <X> T_11_1.input_2_2
 (35 5)  (573 21)  (573 21)  routing T_11_1.lc_trk_g1_3 <X> T_11_1.input_2_2
 (36 5)  (574 21)  (574 21)  LC_2 Logic Functioning bit
 (37 5)  (575 21)  (575 21)  LC_2 Logic Functioning bit
 (38 5)  (576 21)  (576 21)  LC_2 Logic Functioning bit
 (39 5)  (577 21)  (577 21)  LC_2 Logic Functioning bit
 (47 5)  (585 21)  (585 21)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 12)  (555 28)  (555 28)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (556 28)  (556 28)  routing T_11_1.wire_logic_cluster/lc_1/out <X> T_11_1.lc_trk_g3_1
 (25 12)  (563 28)  (563 28)  routing T_11_1.wire_logic_cluster/lc_2/out <X> T_11_1.lc_trk_g3_2
 (22 13)  (560 29)  (560 29)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (538 30)  (538 30)  routing T_11_1.lc_trk_g3_5 <X> T_11_1.wire_logic_cluster/lc_7/s_r
 (1 14)  (539 30)  (539 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (553 30)  (553 30)  routing T_11_1.sp12_v_t_2 <X> T_11_1.lc_trk_g3_5
 (17 14)  (555 30)  (555 30)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (556 30)  (556 30)  routing T_11_1.sp12_v_t_2 <X> T_11_1.lc_trk_g3_5
 (0 15)  (538 31)  (538 31)  routing T_11_1.lc_trk_g3_5 <X> T_11_1.wire_logic_cluster/lc_7/s_r
 (1 15)  (539 31)  (539 31)  routing T_11_1.lc_trk_g3_5 <X> T_11_1.wire_logic_cluster/lc_7/s_r
 (18 15)  (556 31)  (556 31)  routing T_11_1.sp12_v_t_2 <X> T_11_1.lc_trk_g3_5


LogicTile_12_1

 (5 6)  (597 22)  (597 22)  routing T_12_1.sp4_v_t_44 <X> T_12_1.sp4_h_l_38
 (4 7)  (596 23)  (596 23)  routing T_12_1.sp4_v_t_44 <X> T_12_1.sp4_h_l_38
 (6 7)  (598 23)  (598 23)  routing T_12_1.sp4_v_t_44 <X> T_12_1.sp4_h_l_38


IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (5 2)  (89 12)  (89 12)  routing T_2_0.span4_vert_19 <X> T_2_0.lc_trk_g0_3
 (6 2)  (90 12)  (90 12)  routing T_2_0.span4_vert_19 <X> T_2_0.lc_trk_g0_3
 (7 2)  (91 12)  (91 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (14 4)  (108 11)  (108 11)  routing T_2_0.lc_trk_g0_3 <X> T_2_0.fabout
 (15 4)  (109 11)  (109 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (11 1)  (309 14)  (309 14)  routing T_6_0.span4_vert_1 <X> T_6_0.span4_vert_25
 (12 1)  (310 14)  (310 14)  routing T_6_0.span4_vert_1 <X> T_6_0.span4_vert_25
 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (17 9)  (281 6)  (281 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (13 12)  (311 3)  (311 3)  routing T_6_0.span4_vert_43 <X> T_6_0.span4_vert_19
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (13 0)  (369 15)  (369 15)  routing T_7_0.span4_vert_25 <X> T_7_0.span4_vert_1
 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


