<stg><name>mpc_LowMC_2</name>


<trans_list>

<trans id="634" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="14" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="20" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="21" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="42" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="48" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="49" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="50" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="53" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="55" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="57" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %views_inputShare_off = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %views_inputShare_offset)

]]></Node>
<StgValue><ssdm name="views_inputShare_off"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="8">
<![CDATA[
:1  %zext_ln1514 = zext i8 %views_inputShare_off to i11

]]></Node>
<StgValue><ssdm name="zext_ln1514"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:2  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %views_inputShare_off, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="10">
<![CDATA[
:3  %zext_ln1514_1 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln1514_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sub_ln1514 = sub i11 %zext_ln1514_1, %zext_ln1514

]]></Node>
<StgValue><ssdm name="sub_ln1514"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %loop_0 = phi i5 [ 0, %0 ], [ %loop, %2 ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln1477 = icmp eq i5 %loop_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln1477"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %loop = add i5 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1477, label %.preheader5.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln1478 = zext i5 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1478"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %slab_addr = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln1478

]]></Node>
<StgValue><ssdm name="slab_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln1478"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln1477"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1477" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0  br label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0  %i_0_i_i = phi i3 [ %i_2, %3 ], [ 0, %.preheader5.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:1  %icmp_ln108 = icmp eq i3 %i_0_i_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader5.preheader:3  %i_2 = add i3 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:4  br i1 %icmp_ln108, label %mpc_xor_constant.1.exit, label %3

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln109 = zext i3 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln109_2 = xor i3 %i_0_i_i, -4

]]></Node>
<StgValue><ssdm name="xor_ln109_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="3">
<![CDATA[
:3  %sext_ln109 = sext i3 %xor_ln109_2 to i4

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln109_1 = zext i4 %sext_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %slab_addr_1 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="slab_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load = load i32* %slab_addr_1, align 4

]]></Node>
<StgValue><ssdm name="slab_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:8  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32">
<![CDATA[
mpc_xor_constant.1.exit:0  call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1487"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load = load i32* %slab_addr_1, align 4

]]></Node>
<StgValue><ssdm name="slab_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="3">
<![CDATA[
:8  %plaintext_load = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="plaintext_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %xor_ln109 = xor i32 %plaintext_load, %slab_load

]]></Node>
<StgValue><ssdm name="xor_ln109"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:10  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_1, i32 %xor_ln109, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32">
<![CDATA[
mpc_xor_constant.1.exit:0  call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1487"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
mpc_xor_constant.1.exit:1  call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1488"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
mpc_xor_constant.1.exit:1  call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1488"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
mpc_xor_constant.1.exit:2  call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1489"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
mpc_xor_constant.1.exit:2  call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 0)

]]></Node>
<StgValue><ssdm name="call_ln1489"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor_constant.1.exit:3  br label %xor_array.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
xor_array.2.exit.i:0  %i_0_i = phi i2 [ 0, %mpc_xor_constant.1.exit ], [ %i_4, %xor_array.2.exit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i:1  %icmp_ln252 = icmp eq i2 %i_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
xor_array.2.exit.i:2  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
xor_array.2.exit.i:3  %i_4 = add i2 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xor_array.2.exit.i:4  br i1 %icmp_ln252, label %mpc_xor.exit.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0_i, label %branch2.i [
    i2 0, label %branch0.i
    i2 1, label %branch1.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln253"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="i_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch1.i:0  br label %branch0.i

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="0"/>
<literal name="i_0_i" val="!0"/>
<literal name="i_0_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch2.i:0  br label %branch0.i

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
mpc_xor.exit.preheader:0  %tapes_pos_0 = alloca i32

]]></Node>
<StgValue><ssdm name="tapes_pos_0"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mpc_xor.exit.preheader:1  store i32 0, i32* %tapes_pos_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor.exit.preheader:2  br label %mpc_xor.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
branch0.i:0  %phi_ln109 = phi i5 [ 1, %branch1.i ], [ 5, %branch2.i ], [ -3, %4 ]

]]></Node>
<StgValue><ssdm name="phi_ln109"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="2">
<![CDATA[
branch0.i:1  %mem_index_phi = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313231, i20 -313227, i20 -313223, i20 -313223, i2 %i_0_i)

]]></Node>
<StgValue><ssdm name="mem_index_phi"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i3 = phi i3 [ 0, %branch0.i ], [ %i_5, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_2 = icmp eq i3 %i_0_i_i3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_2"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_5 = add i3 %i_0_i_i3, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_2, label %xor_array.2.exit.i.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_2 = zext i3 %i_0_i_i3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %add_ln109_1 = add i5 %phi_ln109, %zext_ln109_2

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln109_2 = add i5 15, %add_ln109_1

]]></Node>
<StgValue><ssdm name="add_ln109_2"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln109_5 = zext i5 %add_ln109_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_5"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %slab_addr_2 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_5

]]></Node>
<StgValue><ssdm name="slab_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_1 = load i32* %slab_addr_2, align 4

]]></Node>
<StgValue><ssdm name="slab_load_1"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="3">
<![CDATA[
:7  %zext_ln109_6 = zext i3 %i_0_i_i3 to i4

]]></Node>
<StgValue><ssdm name="zext_ln109_6"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="20">
<![CDATA[
:8  %trunc_ln109 = trunc i20 %mem_index_phi to i4

]]></Node>
<StgValue><ssdm name="trunc_ln109"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %add_ln109_3 = add i4 %trunc_ln109, %zext_ln109_6

]]></Node>
<StgValue><ssdm name="add_ln109_3"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %add_ln109_4 = add i4 -1, %add_ln109_3

]]></Node>
<StgValue><ssdm name="add_ln109_4"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln109_7 = zext i4 %add_ln109_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_7"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %slab_addr_3 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_7

]]></Node>
<StgValue><ssdm name="slab_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
:13  %slab_load_2 = load i32* %slab_addr_3, align 4

]]></Node>
<StgValue><ssdm name="slab_load_2"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
xor_array.2.exit.i.loopexit:0  br label %xor_array.2.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_1 = load i32* %slab_addr_2, align 4

]]></Node>
<StgValue><ssdm name="slab_load_1"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
:13  %slab_load_2 = load i32* %slab_addr_3, align 4

]]></Node>
<StgValue><ssdm name="slab_load_2"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln109_3 = xor i32 %slab_load_2, %slab_load_1

]]></Node>
<StgValue><ssdm name="xor_ln109_3"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32">
<![CDATA[
:15  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_2, i32 %xor_ln109_3, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %5

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
mpc_xor.exit:0  %r_0 = phi i5 [ %r, %mpc_xor.exit38 ], [ 1, %mpc_xor.exit.preheader ]

]]></Node>
<StgValue><ssdm name="r_0"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
mpc_xor.exit:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
mpc_xor.exit:2  %icmp_ln1494 = icmp eq i5 %r_0, -11

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mpc_xor.exit:3  br i1 %icmp_ln1494, label %.preheader4.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32">
<![CDATA[
:0  %ab_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ab_0_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
:1  %ab_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ab_1_1"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
:2  %ab_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ab_2_1"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
:3  %bc_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="bc_0_1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
:4  %bc_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="bc_1_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
:5  %bc_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="bc_2_1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32">
<![CDATA[
:6  %ca_0_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ca_0_1"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
:7  %ca_1_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ca_1_1"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32">
<![CDATA[
:8  %ca_2_1 = alloca i8

]]></Node>
<StgValue><ssdm name="ca_2_1"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
:9  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %r_0, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1497"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln1511"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="155" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call fastcc void @matrix_mul([36 x i32]* %slab, i5 0, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 0, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1497"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:11  call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1498"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:11  call fastcc void @matrix_mul([36 x i32]* %slab, i5 4, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 1, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1498"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="158" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:12  call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1499"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="159" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="32" op_4_bw="8" op_5_bw="4" op_6_bw="14" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:12  call fastcc void @matrix_mul([36 x i32]* %slab, i5 8, [2628 x i32]* %views_inputShare, i8 %views_inputShare_off, i4 2, i14 %shl_ln)

]]></Node>
<StgValue><ssdm name="call_ln1499"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %8

]]></Node>
<StgValue><ssdm name="br_ln1398"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %c_2_038_i = phi i8 [ undef, %7 ], [ %c_2_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="c_2_038_i"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %c_1_037_i = phi i8 [ undef, %7 ], [ %c_1_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="c_1_037_i"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %c_0_036_i = phi i8 [ undef, %7 ], [ %c_0_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="c_0_036_i"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %b_2_035_i = phi i8 [ undef, %7 ], [ %b_2_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="b_2_035_i"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %b_1_034_i = phi i8 [ undef, %7 ], [ %b_1_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="b_1_034_i"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5  %b_0_033_i = phi i8 [ undef, %7 ], [ %b_0_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="b_0_033_i"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:6  %a_2_032_i = phi i8 [ undef, %7 ], [ %a_2_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="a_2_032_i"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:7  %a_1_031_i = phi i8 [ undef, %7 ], [ %a_1_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="a_1_031_i"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:8  %a_0_030_i = phi i8 [ undef, %7 ], [ %a_0_1_i, %13 ]

]]></Node>
<StgValue><ssdm name="a_0_030_i"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:9  %bitNumber_assign_2_i = phi i5 [ 0, %7 ], [ %add_ln1398, %13 ]

]]></Node>
<StgValue><ssdm name="bitNumber_assign_2_i"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="5">
<![CDATA[
:10  %trunc_ln1398 = trunc i5 %bitNumber_assign_2_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1398"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %icmp_ln1398 = icmp ult i5 %bitNumber_assign_2_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln1398"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln1398, label %.preheader.preheader.i, label %mpc_substitution_2.exit

]]></Node>
<StgValue><ssdm name="br_ln1398"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i:0  %add_ln1401 = add i5 %bitNumber_assign_2_i, 2

]]></Node>
<StgValue><ssdm name="add_ln1401"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i:1  %add_ln1402 = add i5 %bitNumber_assign_2_i, 1

]]></Node>
<StgValue><ssdm name="add_ln1402"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:2  %sub_ln54 = sub i3 -3, %trunc_ln1398

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:3  %zext_ln54 = zext i3 %sub_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:4  %sub_ln54_1 = sub i3 -2, %trunc_ln1398

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:5  %zext_ln54_5 = zext i3 %sub_ln54_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader.i:6  %xor_ln54 = xor i3 %trunc_ln1398, -1

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:7  %zext_ln54_6 = zext i3 %xor_ln54 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:8  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln1400"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mpc_substitution_2.exit:0  %add_ln1503 = add i14 %shl_ln, -512

]]></Node>
<StgValue><ssdm name="add_ln1503"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
mpc_substitution_2.exit:1  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 12, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1503"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:0  %c_2_1_i = phi i8 [ %c_2_038_i, %.preheader.preheader.i ], [ %c_2_1_i_be, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="c_2_1_i"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:1  %c_1_1_i = phi i8 [ %c_1_037_i, %.preheader.preheader.i ], [ %c_1_1_i_be, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="c_1_1_i"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:2  %c_0_1_i = phi i8 [ %c_0_036_i, %.preheader.preheader.i ], [ %c_0_1_i_be, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="c_0_1_i"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:3  %b_2_1_i = phi i8 [ %b_2_035_i, %.preheader.preheader.i ], [ %b_2_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="b_2_1_i"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:4  %b_1_1_i = phi i8 [ %b_1_034_i, %.preheader.preheader.i ], [ %b_1_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="b_1_1_i"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:5  %b_0_1_i = phi i8 [ %b_0_033_i, %.preheader.preheader.i ], [ %b_0_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="b_0_1_i"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:6  %a_2_1_i = phi i8 [ %a_2_032_i, %.preheader.preheader.i ], [ %a_2_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="a_2_1_i"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:7  %a_1_1_i = phi i8 [ %a_1_031_i, %.preheader.preheader.i ], [ %a_1_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="a_1_1_i"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i:8  %a_0_1_i = phi i8 [ %a_0_030_i, %.preheader.preheader.i ], [ %a_0_2_i, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="a_0_1_i"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i:9  %j_0_i = phi i2 [ 0, %.preheader.preheader.i ], [ %j_7, %.preheader.i.backedge ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:10  %icmp_ln1400 = icmp eq i2 %j_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1400"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:11  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:12  %j_7 = add i2 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:13  br i1 %icmp_ln1400, label %10, label %9

]]></Node>
<StgValue><ssdm name="br_ln1400"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %j_0_i, label %branch17.i [
    i2 0, label %branch15.i
    i2 1, label %branch16.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1401"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="0"/>
<literal name="j_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch16.i:0  br label %branch15.i

]]></Node>
<StgValue><ssdm name="br_ln1401"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="0"/>
<literal name="j_0_i" val="!0"/>
<literal name="j_0_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch17.i:0  br label %branch15.i

]]></Node>
<StgValue><ssdm name="br_ln1401"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8">
<![CDATA[
:0  %ab_0_1_load = load i8* %ab_0_1

]]></Node>
<StgValue><ssdm name="ab_0_1_load"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8">
<![CDATA[
:1  %ab_1_1_load = load i8* %ab_1_1

]]></Node>
<StgValue><ssdm name="ab_1_1_load"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8">
<![CDATA[
:2  %ab_2_1_load = load i8* %ab_2_1

]]></Node>
<StgValue><ssdm name="ab_2_1_load"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:9  %tapes_pos_0_load = load i32* %tapes_pos_0

]]></Node>
<StgValue><ssdm name="tapes_pos_0_load"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8">
<![CDATA[
:10  %call_ret15_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %ab_0_1_load, i8 %ab_1_1_load, i8 %ab_2_1_load, [498 x i8]* %tapes_tape, i32 %tapes_pos_0_load, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret15_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
branch15.i:0  %phi_ln54 = phi i7 [ 16, %branch16.i ], [ 20, %branch17.i ], [ 12, %9 ]

]]></Node>
<StgValue><ssdm name="phi_ln54"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="7">
<![CDATA[
branch15.i:3  %zext_ln54_7 = zext i7 %phi_ln54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15.i:4  %slab_addr_6 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="slab_addr_6"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
branch15.i:5  %slab_load_5 = load i32* %slab_addr_6, align 4

]]></Node>
<StgValue><ssdm name="slab_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="212" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch15.i:1  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1401, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch15.i:2  %cast_offset = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_19, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
branch15.i:5  %slab_load_5 = load i32* %slab_addr_6, align 4

]]></Node>
<StgValue><ssdm name="slab_load_5"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch15.i:6  %or_ln54 = or i5 %cast_offset, 7

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="216" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch15.i:7  %icmp_ln54 = icmp ugt i5 %cast_offset, %or_ln54

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="5">
<![CDATA[
branch15.i:8  %zext_ln54_8 = zext i5 %cast_offset to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="5">
<![CDATA[
branch15.i:9  %zext_ln54_9 = zext i5 %or_ln54 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch15.i:10  %tmp_20 = call i32 @llvm.part.select.i32(i32 %slab_load_5, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch15.i:11  %sub_ln54_2 = sub i6 %zext_ln54_8, %zext_ln54_9

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch15.i:12  %xor_ln54_3 = xor i6 %zext_ln54_8, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_3"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch15.i:13  %sub_ln54_3 = sub i6 %zext_ln54_9, %zext_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch15.i:14  %select_ln54 = select i1 %icmp_ln54, i6 %sub_ln54_2, i6 %sub_ln54_3

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch15.i:15  %select_ln54_1 = select i1 %icmp_ln54, i32 %tmp_20, i32 %slab_load_5

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch15.i:16  %select_ln54_2 = select i1 %icmp_ln54, i6 %xor_ln54_3, i6 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch15.i:17  %sub_ln54_4 = sub i6 31, %select_ln54

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
branch15.i:18  %zext_ln54_13 = zext i6 %select_ln54_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
branch15.i:19  %zext_ln54_14 = zext i6 %sub_ln54_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i:20  %lshr_ln54_5 = lshr i32 %select_ln54_1, %zext_ln54_13

]]></Node>
<StgValue><ssdm name="lshr_ln54_5"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i:21  %lshr_ln54_6 = lshr i32 -1, %zext_ln54_14

]]></Node>
<StgValue><ssdm name="lshr_ln54_6"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i:22  %and_ln54 = and i32 %lshr_ln54_5, %lshr_ln54_6

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
branch15.i:23  %trunc_ln54 = trunc i32 %and_ln54 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch15.i:24  %lshr_ln54 = lshr i8 %trunc_ln54, %zext_ln54

]]></Node>
<StgValue><ssdm name="lshr_ln54"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8">
<![CDATA[
branch15.i:25  %a_0 = trunc i8 %lshr_ln54 to i1

]]></Node>
<StgValue><ssdm name="a_0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="1">
<![CDATA[
branch15.i:26  %zext_ln54_10 = zext i1 %a_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch15.i:27  switch i2 %j_0_i, label %branch2.i8 [
    i2 0, label %branch12.i
    i2 1, label %branch1.i7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1401"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch1.i7:0  br label %branch12.i

]]></Node>
<StgValue><ssdm name="br_ln1401"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="!0"/>
<literal name="j_0_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch2.i8:0  br label %branch12.i

]]></Node>
<StgValue><ssdm name="br_ln1401"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12.i:3  %icmp_ln1402 = icmp eq i2 %j_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1402"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12.i:4  %icmp_ln1402_1 = icmp eq i2 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1402_1"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch12.i:5  %or_ln1402 = or i1 %icmp_ln1402_1, %icmp_ln1402

]]></Node>
<StgValue><ssdm name="or_ln1402"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch12.i:8  %select_ln54_3 = select i1 %icmp_ln1402_1, i7 16, i7 12

]]></Node>
<StgValue><ssdm name="select_ln54_3"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
branch12.i:9  %select_ln54_4 = select i1 %or_ln1402, i7 %select_ln54_3, i7 20

]]></Node>
<StgValue><ssdm name="select_ln54_4"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="7">
<![CDATA[
branch12.i:10  %zext_ln54_15 = zext i7 %select_ln54_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12.i:11  %slab_addr_10 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="slab_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
branch12.i:12  %slab_load_9 = load i32* %slab_addr_10, align 4

]]></Node>
<StgValue><ssdm name="slab_load_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch12.i:0  %a_2_2_i = phi i8 [ %zext_ln54_10, %branch2.i8 ], [ %a_2_1_i, %branch1.i7 ], [ %a_2_1_i, %branch15.i ]

]]></Node>
<StgValue><ssdm name="a_2_2_i"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch12.i:1  %a_1_2_i = phi i8 [ %a_1_1_i, %branch2.i8 ], [ %zext_ln54_10, %branch1.i7 ], [ %a_1_1_i, %branch15.i ]

]]></Node>
<StgValue><ssdm name="a_1_2_i"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch12.i:2  %a_0_2_i = phi i8 [ %a_0_1_i, %branch2.i8 ], [ %a_0_1_i, %branch1.i7 ], [ %zext_ln54_10, %branch15.i ]

]]></Node>
<StgValue><ssdm name="a_0_2_i"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch12.i:6  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1402, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch12.i:7  %cast_offset4 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_30, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset4"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="6">
<![CDATA[
branch12.i:12  %slab_load_9 = load i32* %slab_addr_10, align 4

]]></Node>
<StgValue><ssdm name="slab_load_9"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch12.i:13  %or_ln54_1 = or i5 %cast_offset4, 7

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch12.i:14  %icmp_ln54_1 = icmp ugt i5 %cast_offset4, %or_ln54_1

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="5">
<![CDATA[
branch12.i:15  %zext_ln54_16 = zext i5 %cast_offset4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="5">
<![CDATA[
branch12.i:16  %zext_ln54_17 = zext i5 %or_ln54_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch12.i:17  %tmp_31 = call i32 @llvm.part.select.i32(i32 %slab_load_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch12.i:18  %sub_ln54_5 = sub i6 %zext_ln54_16, %zext_ln54_17

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch12.i:19  %xor_ln54_4 = xor i6 %zext_ln54_16, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_4"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch12.i:20  %sub_ln54_6 = sub i6 %zext_ln54_17, %zext_ln54_16

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch12.i:21  %select_ln54_5 = select i1 %icmp_ln54_1, i6 %sub_ln54_5, i6 %sub_ln54_6

]]></Node>
<StgValue><ssdm name="select_ln54_5"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch12.i:22  %select_ln54_6 = select i1 %icmp_ln54_1, i32 %tmp_31, i32 %slab_load_9

]]></Node>
<StgValue><ssdm name="select_ln54_6"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch12.i:23  %select_ln54_7 = select i1 %icmp_ln54_1, i6 %xor_ln54_4, i6 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="select_ln54_7"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch12.i:24  %sub_ln54_7 = sub i6 31, %select_ln54_5

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
branch12.i:25  %zext_ln54_18 = zext i6 %select_ln54_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="6">
<![CDATA[
branch12.i:26  %zext_ln54_19 = zext i6 %sub_ln54_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i:27  %lshr_ln54_7 = lshr i32 %select_ln54_6, %zext_ln54_18

]]></Node>
<StgValue><ssdm name="lshr_ln54_7"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i:28  %lshr_ln54_8 = lshr i32 -1, %zext_ln54_19

]]></Node>
<StgValue><ssdm name="lshr_ln54_8"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i:29  %and_ln54_1 = and i32 %lshr_ln54_7, %lshr_ln54_8

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32">
<![CDATA[
branch12.i:30  %trunc_ln54_2 = trunc i32 %and_ln54_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54_2"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch12.i:31  %lshr_ln54_3 = lshr i8 %trunc_ln54_2, %zext_ln54_5

]]></Node>
<StgValue><ssdm name="lshr_ln54_3"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="8">
<![CDATA[
branch12.i:32  %b_0 = trunc i8 %lshr_ln54_3 to i1

]]></Node>
<StgValue><ssdm name="b_0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="1">
<![CDATA[
branch12.i:33  %zext_ln54_11 = zext i1 %b_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch12.i:34  switch i2 %j_0_i, label %branch5.i10 [
    i2 0, label %branch9.i
    i2 1, label %branch4.i9
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1402"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch4.i9:0  br label %branch9.i

]]></Node>
<StgValue><ssdm name="br_ln1402"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="!0"/>
<literal name="j_0_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch5.i10:0  br label %branch9.i

]]></Node>
<StgValue><ssdm name="br_ln1402"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch9.i:3  %tmp_32 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2_i, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch9.i:4  %cast_offset5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_32, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset5"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch9.i:5  %or_ln54_2 = or i5 %cast_offset5, 7

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch9.i:6  %icmp_ln54_2 = icmp ugt i5 %cast_offset5, %or_ln54_2

]]></Node>
<StgValue><ssdm name="icmp_ln54_2"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="5">
<![CDATA[
branch9.i:7  %zext_ln54_20 = zext i5 %cast_offset5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="5">
<![CDATA[
branch9.i:8  %zext_ln54_21 = zext i5 %or_ln54_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch9.i:9  %tmp_33 = call i32 @llvm.part.select.i32(i32 %slab_load_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9.i:10  %sub_ln54_8 = sub i6 %zext_ln54_20, %zext_ln54_21

]]></Node>
<StgValue><ssdm name="sub_ln54_8"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9.i:11  %xor_ln54_5 = xor i6 %zext_ln54_20, 31

]]></Node>
<StgValue><ssdm name="xor_ln54_5"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9.i:12  %sub_ln54_9 = sub i6 %zext_ln54_21, %zext_ln54_20

]]></Node>
<StgValue><ssdm name="sub_ln54_9"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch9.i:13  %select_ln54_8 = select i1 %icmp_ln54_2, i6 %sub_ln54_8, i6 %sub_ln54_9

]]></Node>
<StgValue><ssdm name="select_ln54_8"/></StgValue>
</operation>

<operation id="288" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch9.i:14  %select_ln54_9 = select i1 %icmp_ln54_2, i32 %tmp_33, i32 %slab_load_9

]]></Node>
<StgValue><ssdm name="select_ln54_9"/></StgValue>
</operation>

<operation id="289" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch9.i:15  %select_ln54_10 = select i1 %icmp_ln54_2, i6 %xor_ln54_5, i6 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="select_ln54_10"/></StgValue>
</operation>

<operation id="290" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch9.i:16  %sub_ln54_10 = sub i6 31, %select_ln54_8

]]></Node>
<StgValue><ssdm name="sub_ln54_10"/></StgValue>
</operation>

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="6">
<![CDATA[
branch9.i:17  %zext_ln54_22 = zext i6 %select_ln54_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="6">
<![CDATA[
branch9.i:18  %zext_ln54_23 = zext i6 %sub_ln54_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i:19  %lshr_ln54_9 = lshr i32 %select_ln54_9, %zext_ln54_22

]]></Node>
<StgValue><ssdm name="lshr_ln54_9"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i:20  %lshr_ln54_10 = lshr i32 -1, %zext_ln54_23

]]></Node>
<StgValue><ssdm name="lshr_ln54_10"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i:21  %and_ln54_2 = and i32 %lshr_ln54_9, %lshr_ln54_10

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="32">
<![CDATA[
branch9.i:22  %trunc_ln54_4 = trunc i32 %and_ln54_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln54_4"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch9.i:23  %lshr_ln54_4 = lshr i8 %trunc_ln54_4, %zext_ln54_6

]]></Node>
<StgValue><ssdm name="lshr_ln54_4"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="8">
<![CDATA[
branch9.i:24  %c_0 = trunc i8 %lshr_ln54_4 to i1

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch9.i:0  %b_2_2_i = phi i8 [ %zext_ln54_11, %branch5.i10 ], [ %b_2_1_i, %branch4.i9 ], [ %b_2_1_i, %branch12.i ]

]]></Node>
<StgValue><ssdm name="b_2_2_i"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch9.i:1  %b_1_2_i = phi i8 [ %b_1_1_i, %branch5.i10 ], [ %zext_ln54_11, %branch4.i9 ], [ %b_1_1_i, %branch12.i ]

]]></Node>
<StgValue><ssdm name="b_1_2_i"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
branch9.i:2  %b_0_2_i = phi i8 [ %b_0_1_i, %branch5.i10 ], [ %b_0_1_i, %branch4.i9 ], [ %zext_ln54_11, %branch12.i ]

]]></Node>
<StgValue><ssdm name="b_0_2_i"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1">
<![CDATA[
branch9.i:25  %zext_ln54_12 = zext i1 %c_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch9.i:26  switch i2 %j_0_i, label %branch8.i [
    i2 0, label %.preheader.i.backedge
    i2 1, label %branch7.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1403"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:0  br label %.preheader.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln1403"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_0_i" val="!0"/>
<literal name="j_0_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:0  br label %.preheader.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln1403"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="306" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader.i.backedge:0  %c_2_1_i_be = phi i8 [ %zext_ln54_12, %branch8.i ], [ %c_2_1_i, %branch7.i ], [ %c_2_1_i, %branch9.i ]

]]></Node>
<StgValue><ssdm name="c_2_1_i_be"/></StgValue>
</operation>

<operation id="307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader.i.backedge:1  %c_1_1_i_be = phi i8 [ %c_1_1_i, %branch8.i ], [ %zext_ln54_12, %branch7.i ], [ %c_1_1_i, %branch9.i ]

]]></Node>
<StgValue><ssdm name="c_1_1_i_be"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.preheader.i.backedge:2  %c_0_1_i_be = phi i8 [ %c_0_1_i, %branch8.i ], [ %c_0_1_i, %branch7.i ], [ %zext_ln54_12, %branch9.i ]

]]></Node>
<StgValue><ssdm name="c_0_1_i_be"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.backedge:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="310" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8">
<![CDATA[
:10  %call_ret15_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %ab_0_1_load, i8 %ab_1_1_load, i8 %ab_2_1_load, [498 x i8]* %tapes_tape, i32 %tapes_pos_0_load, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret15_i"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="56">
<![CDATA[
:11  %tmp_i = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="56">
<![CDATA[
:12  %ab_0 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 1

]]></Node>
<StgValue><ssdm name="ab_0"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="56">
<![CDATA[
:13  %ab_1 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 2

]]></Node>
<StgValue><ssdm name="ab_1"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="56">
<![CDATA[
:14  %ab_2 = extractvalue { i32, i8, i8, i8 } %call_ret15_i, 3

]]></Node>
<StgValue><ssdm name="ab_2"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:37  store i8 %ab_2, i8* %ab_2_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:38  store i8 %ab_1, i8* %ab_1_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:39  store i8 %ab_0, i8* %ab_0_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="318" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8">
<![CDATA[
:3  %bc_0_1_load = load i8* %bc_0_1

]]></Node>
<StgValue><ssdm name="bc_0_1_load"/></StgValue>
</operation>

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8">
<![CDATA[
:4  %bc_1_1_load = load i8* %bc_1_1

]]></Node>
<StgValue><ssdm name="bc_1_1_load"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8">
<![CDATA[
:5  %bc_2_1_load = load i8* %bc_2_1

]]></Node>
<StgValue><ssdm name="bc_2_1_load"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="56" op_15_bw="56">
<![CDATA[
:15  %call_ret24_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %bc_0_1_load, i8 %bc_1_1_load, i8 %bc_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret24_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="322" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="56" op_15_bw="56">
<![CDATA[
:15  %call_ret24_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %bc_0_1_load, i8 %bc_1_1_load, i8 %bc_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret24_i"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="56">
<![CDATA[
:16  %tmp_9_i = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 0

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="56">
<![CDATA[
:17  %bc_0 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 1

]]></Node>
<StgValue><ssdm name="bc_0"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="56">
<![CDATA[
:18  %bc_1 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 2

]]></Node>
<StgValue><ssdm name="bc_1"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="56">
<![CDATA[
:19  %bc_2 = extractvalue { i32, i8, i8, i8 } %call_ret24_i, 3

]]></Node>
<StgValue><ssdm name="bc_2"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:34  store i8 %bc_2, i8* %bc_2_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:35  store i8 %bc_1, i8* %bc_1_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  store i8 %bc_0, i8* %bc_0_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="330" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8">
<![CDATA[
:6  %ca_0_1_load = load i8* %ca_0_1

]]></Node>
<StgValue><ssdm name="ca_0_1_load"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8">
<![CDATA[
:7  %ca_1_1_load = load i8* %ca_1_1

]]></Node>
<StgValue><ssdm name="ca_1_1_load"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8">
<![CDATA[
:8  %ca_2_1_load = load i8* %ca_2_1

]]></Node>
<StgValue><ssdm name="ca_2_1_load"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="56" op_15_bw="56">
<![CDATA[
:20  %call_ret3_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %ca_0_1_load, i8 %ca_1_1_load, i8 %ca_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_9_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="334" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="8" op_13_bw="8" op_14_bw="56" op_15_bw="56">
<![CDATA[
:20  %call_ret3_i = call fastcc { i32, i8, i8, i8 } @mpc_AND_2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i8 %ca_0_1_load, i8 %ca_1_1_load, i8 %ca_2_1_load, [498 x i8]* %tapes_tape, i32 %tmp_9_i, [49275 x i8]* %views_communicatedBi, i8 %views_inputShare_off)

]]></Node>
<StgValue><ssdm name="call_ret3_i"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="56">
<![CDATA[
:21  %tmp_1_i = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 0

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="56">
<![CDATA[
:22  %ca_0 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 1

]]></Node>
<StgValue><ssdm name="ca_0"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="56">
<![CDATA[
:23  %ca_1 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 2

]]></Node>
<StgValue><ssdm name="ca_1"/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="56">
<![CDATA[
:24  %ca_2 = extractvalue { i32, i8, i8, i8 } %call_ret3_i, 3

]]></Node>
<StgValue><ssdm name="ca_2"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %shl_ln66 = shl i8 1, %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:26  %xor_ln66 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:27  %shl_ln66_1 = shl i8 1, %zext_ln54_5

]]></Node>
<StgValue><ssdm name="shl_ln66_1"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28  %xor_ln66_1 = xor i8 %shl_ln66_1, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %shl_ln66_2 = shl i8 1, %zext_ln54_6

]]></Node>
<StgValue><ssdm name="shl_ln66_2"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %xor_ln66_2 = xor i8 %shl_ln66_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:31  store i8 %ca_2, i8* %ca_2_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="346" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  store i8 %ca_1, i8* %ca_1_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  store i8 %ca_0, i8* %ca_0_1

]]></Node>
<StgValue><ssdm name="store_ln1410"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %11

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %j_1_i = phi i2 [ 0, %10 ], [ %j, %branch624.i ]

]]></Node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="350" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln1410 = icmp eq i2 %j_1_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1410"/></StgValue>
</operation>

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %j = add i2 %j_1_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln1410, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>

<operation id="354" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %j_1_i, label %branch828.i [
    i2 0, label %branch624.i
    i2 1, label %branch726.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1411"/></StgValue>
</operation>

<operation id="355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
<literal name="j_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch726.i:0  br label %branch624.i

]]></Node>
<StgValue><ssdm name="br_ln1411"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
<literal name="j_1_i" val="!0"/>
<literal name="j_1_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch828.i:0  br label %branch624.i

]]></Node>
<StgValue><ssdm name="br_ln1411"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
branch624.i:0  %phi_ln66 = phi i7 [ 16, %branch726.i ], [ 20, %branch828.i ], [ 12, %12 ]

]]></Node>
<StgValue><ssdm name="phi_ln66"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:1  %tmp_5_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:2  %tmp_6_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %bc_0, i8 %bc_1, i8 %bc_2, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:4  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1401, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="7">
<![CDATA[
branch624.i:6  %zext_ln66 = zext i7 %phi_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch624.i:7  %slab_addr_7 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="slab_addr_7"/></StgValue>
</operation>

<operation id="363" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:8  %slab_load_6 = load i32* %slab_addr_7, align 4

]]></Node>
<StgValue><ssdm name="slab_load_6"/></StgValue>
</operation>

<operation id="364" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:54  %tmp_7_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="365" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:55  %tmp_8_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="366" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:56  %tmp_10_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %ca_0, i8 %ca_1, i8 %ca_2, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="367" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:57  %xor_ln1412 = xor i8 %tmp_7_i, %tmp_10_i

]]></Node>
<StgValue><ssdm name="xor_ln1412"/></StgValue>
</operation>

<operation id="368" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:58  %xor_ln1412_1 = xor i8 %xor_ln1412, %tmp_8_i

]]></Node>
<StgValue><ssdm name="xor_ln1412_1"/></StgValue>
</operation>

<operation id="369" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:59  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %add_ln1402, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="370" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:84  %shl_ln66_4 = shl i8 %xor_ln1412_1, %zext_ln54_5

]]></Node>
<StgValue><ssdm name="shl_ln66_4"/></StgValue>
</operation>

<operation id="371" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:111  %tmp_i_68 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %a_0_1_i, i8 %a_1_1_i, i8 %a_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_i_68"/></StgValue>
</operation>

<operation id="372" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:112  %tmp_11_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_1_i, i8 %b_1_1_i, i8 %b_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="373" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:113  %tmp_12_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %c_0_1_i, i8 %c_1_1_i, i8 %c_2_1_i, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="374" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
branch624.i:114  %tmp_13_i = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %ab_0, i8 %ab_1, i8 %ab_2, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="375" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:115  %xor_ln1413 = xor i8 %tmp_11_i, %tmp_i_68

]]></Node>
<StgValue><ssdm name="xor_ln1413"/></StgValue>
</operation>

<operation id="376" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:116  %xor_ln1413_1 = xor i8 %tmp_12_i, %tmp_13_i

]]></Node>
<StgValue><ssdm name="xor_ln1413_1"/></StgValue>
</operation>

<operation id="377" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:117  %xor_ln1413_2 = xor i8 %xor_ln1413_1, %xor_ln1413

]]></Node>
<StgValue><ssdm name="xor_ln1413_2"/></StgValue>
</operation>

<operation id="378" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:118  %tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %bitNumber_assign_2_i, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="379" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:143  %shl_ln66_5 = shl i8 %xor_ln1413_2, %zext_ln54_6

]]></Node>
<StgValue><ssdm name="shl_ln66_5"/></StgValue>
</operation>

<operation id="380" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln1398 = add i5 %bitNumber_assign_2_i, 3

]]></Node>
<StgValue><ssdm name="add_ln1398"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 %tmp_1_i, i32* %tapes_pos_0

]]></Node>
<StgValue><ssdm name="store_ln1398"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1410" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln1398"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="383" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:3  %xor_ln1411 = xor i8 %tmp_6_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="xor_ln1411"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch624.i:5  %cast_offset1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_21, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset1"/></StgValue>
</operation>

<operation id="385" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:8  %slab_load_6 = load i32* %slab_addr_7, align 4

]]></Node>
<StgValue><ssdm name="slab_load_6"/></StgValue>
</operation>

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:9  %or_ln66_3 = or i5 %cast_offset1, 7

]]></Node>
<StgValue><ssdm name="or_ln66_3"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:10  %icmp_ln66 = icmp ugt i5 %cast_offset1, %or_ln66_3

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:11  %zext_ln66_1 = zext i5 %cast_offset1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:12  %zext_ln66_2 = zext i5 %or_ln66_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:13  %tmp_22 = call i32 @llvm.part.select.i32(i32 %slab_load_6, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:14  %sub_ln66 = sub i6 %zext_ln66_1, %zext_ln66_2

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:15  %xor_ln66_3 = xor i6 %zext_ln66_1, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:16  %sub_ln66_1 = sub i6 %zext_ln66_2, %zext_ln66_1

]]></Node>
<StgValue><ssdm name="sub_ln66_1"/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:17  %select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:18  %select_ln66_1 = select i1 %icmp_ln66, i32 %tmp_22, i32 %slab_load_6

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:19  %select_ln66_2 = select i1 %icmp_ln66, i6 %xor_ln66_3, i6 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:20  %sub_ln66_2 = sub i6 31, %select_ln66

]]></Node>
<StgValue><ssdm name="sub_ln66_2"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:21  %zext_ln66_3 = zext i6 %select_ln66_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:22  %zext_ln66_4 = zext i6 %sub_ln66_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:23  %lshr_ln66 = lshr i32 %select_ln66_1, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:24  %lshr_ln66_1 = lshr i32 -1, %zext_ln66_4

]]></Node>
<StgValue><ssdm name="lshr_ln66_1"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:25  %and_ln66_3 = and i32 %lshr_ln66, %lshr_ln66_1

]]></Node>
<StgValue><ssdm name="and_ln66_3"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="32">
<![CDATA[
branch624.i:26  %trunc_ln66 = trunc i32 %and_ln66_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:27  %shl_ln66_3 = shl i8 %xor_ln1411, %zext_ln54

]]></Node>
<StgValue><ssdm name="shl_ln66_3"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:28  %and_ln66 = and i8 %trunc_ln66, %xor_ln66

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:29  %or_ln66 = or i8 %and_ln66, %shl_ln66_3

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="407" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:30  %icmp_ln66_1 = icmp ugt i5 %cast_offset1, %or_ln66_3

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:31  %zext_ln66_5 = zext i5 %cast_offset1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_5"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:32  %zext_ln66_6 = zext i5 %or_ln66_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_6"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="8">
<![CDATA[
branch624.i:33  %zext_ln66_7 = zext i8 %or_ln66 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_7"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:34  %xor_ln66_4 = xor i6 %zext_ln66_5, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:35  %select_ln66_3 = select i1 %icmp_ln66_1, i6 %zext_ln66_5, i6 %zext_ln66_6

]]></Node>
<StgValue><ssdm name="select_ln66_3"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:36  %select_ln66_4 = select i1 %icmp_ln66_1, i6 %zext_ln66_6, i6 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="select_ln66_4"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:37  %select_ln66_5 = select i1 %icmp_ln66_1, i6 %xor_ln66_4, i6 %zext_ln66_5

]]></Node>
<StgValue><ssdm name="select_ln66_5"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:38  %xor_ln66_5 = xor i6 %select_ln66_3, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:39  %zext_ln66_8 = zext i6 %select_ln66_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_8"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:40  %zext_ln66_9 = zext i6 %select_ln66_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_9"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:41  %zext_ln66_10 = zext i6 %xor_ln66_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_10"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:42  %shl_ln66_6 = shl i32 %zext_ln66_7, %zext_ln66_8

]]></Node>
<StgValue><ssdm name="shl_ln66_6"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:43  %tmp_23 = call i32 @llvm.part.select.i32(i32 %shl_ln66_6, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:44  %select_ln66_6 = select i1 %icmp_ln66_1, i32 %tmp_23, i32 %shl_ln66_6

]]></Node>
<StgValue><ssdm name="select_ln66_6"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:45  %shl_ln66_7 = shl i32 -1, %zext_ln66_9

]]></Node>
<StgValue><ssdm name="shl_ln66_7"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:46  %lshr_ln66_2 = lshr i32 -1, %zext_ln66_10

]]></Node>
<StgValue><ssdm name="lshr_ln66_2"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:47  %and_ln66_4 = and i32 %shl_ln66_7, %lshr_ln66_2

]]></Node>
<StgValue><ssdm name="and_ln66_4"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:48  %and_ln66_5 = and i32 %select_ln66_6, %and_ln66_4

]]></Node>
<StgValue><ssdm name="and_ln66_5"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="2">
<![CDATA[
branch624.i:50  %zext_ln66_11 = zext i2 %tmp_21 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66_11"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch624.i:51  %shl_ln66_8 = shl i4 1, %zext_ln66_11

]]></Node>
<StgValue><ssdm name="shl_ln66_8"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
branch624.i:52  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_7, i32 %and_ln66_5, i4 %shl_ln66_8)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="429" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="2">
<![CDATA[
branch624.i:53  %mem_index_phi1 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313219, i20 -313215, i20 -313211, i20 -313211, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="mem_index_phi1"/></StgValue>
</operation>

<operation id="430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="20">
<![CDATA[
branch624.i:61  %trunc_ln66_1 = trunc i20 %mem_index_phi1 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln66_1"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch624.i:62  %add_ln66 = add i7 15, %trunc_ln66_1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="7">
<![CDATA[
branch624.i:63  %zext_ln66_12 = zext i7 %add_ln66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66_12"/></StgValue>
</operation>

<operation id="433" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch624.i:64  %slab_addr_8 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66_12

]]></Node>
<StgValue><ssdm name="slab_addr_8"/></StgValue>
</operation>

<operation id="434" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch624.i:65  %slab_load_7 = load i32* %slab_addr_8, align 4

]]></Node>
<StgValue><ssdm name="slab_load_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="435" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch624.i:60  %cast_offset2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset2"/></StgValue>
</operation>

<operation id="436" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch624.i:65  %slab_load_7 = load i32* %slab_addr_8, align 4

]]></Node>
<StgValue><ssdm name="slab_load_7"/></StgValue>
</operation>

<operation id="437" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:66  %or_ln66_4 = or i5 %cast_offset2, 7

]]></Node>
<StgValue><ssdm name="or_ln66_4"/></StgValue>
</operation>

<operation id="438" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:67  %icmp_ln66_2 = icmp ugt i5 %cast_offset2, %or_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="439" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:68  %zext_ln66_13 = zext i5 %cast_offset2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_13"/></StgValue>
</operation>

<operation id="440" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:69  %zext_ln66_14 = zext i5 %or_ln66_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_14"/></StgValue>
</operation>

<operation id="441" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:70  %tmp_25 = call i32 @llvm.part.select.i32(i32 %slab_load_7, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="442" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:71  %sub_ln66_3 = sub i6 %zext_ln66_13, %zext_ln66_14

]]></Node>
<StgValue><ssdm name="sub_ln66_3"/></StgValue>
</operation>

<operation id="443" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:72  %xor_ln66_6 = xor i6 %zext_ln66_13, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="444" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:73  %sub_ln66_4 = sub i6 %zext_ln66_14, %zext_ln66_13

]]></Node>
<StgValue><ssdm name="sub_ln66_4"/></StgValue>
</operation>

<operation id="445" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:74  %select_ln66_7 = select i1 %icmp_ln66_2, i6 %sub_ln66_3, i6 %sub_ln66_4

]]></Node>
<StgValue><ssdm name="select_ln66_7"/></StgValue>
</operation>

<operation id="446" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:75  %select_ln66_8 = select i1 %icmp_ln66_2, i32 %tmp_25, i32 %slab_load_7

]]></Node>
<StgValue><ssdm name="select_ln66_8"/></StgValue>
</operation>

<operation id="447" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:76  %select_ln66_9 = select i1 %icmp_ln66_2, i6 %xor_ln66_6, i6 %zext_ln66_13

]]></Node>
<StgValue><ssdm name="select_ln66_9"/></StgValue>
</operation>

<operation id="448" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:77  %sub_ln66_5 = sub i6 31, %select_ln66_7

]]></Node>
<StgValue><ssdm name="sub_ln66_5"/></StgValue>
</operation>

<operation id="449" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:78  %zext_ln66_15 = zext i6 %select_ln66_9 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_15"/></StgValue>
</operation>

<operation id="450" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:79  %zext_ln66_16 = zext i6 %sub_ln66_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_16"/></StgValue>
</operation>

<operation id="451" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:80  %lshr_ln66_3 = lshr i32 %select_ln66_8, %zext_ln66_15

]]></Node>
<StgValue><ssdm name="lshr_ln66_3"/></StgValue>
</operation>

<operation id="452" st_id="38" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:81  %lshr_ln66_4 = lshr i32 -1, %zext_ln66_16

]]></Node>
<StgValue><ssdm name="lshr_ln66_4"/></StgValue>
</operation>

<operation id="453" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:82  %and_ln66_6 = and i32 %lshr_ln66_3, %lshr_ln66_4

]]></Node>
<StgValue><ssdm name="and_ln66_6"/></StgValue>
</operation>

<operation id="454" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="32">
<![CDATA[
branch624.i:83  %trunc_ln66_2 = trunc i32 %and_ln66_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66_2"/></StgValue>
</operation>

<operation id="455" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:85  %and_ln66_1 = and i8 %trunc_ln66_2, %xor_ln66_1

]]></Node>
<StgValue><ssdm name="and_ln66_1"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:86  %or_ln66_1 = or i8 %and_ln66_1, %shl_ln66_4

]]></Node>
<StgValue><ssdm name="or_ln66_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="457" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:87  %icmp_ln66_3 = icmp ugt i5 %cast_offset2, %or_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66_3"/></StgValue>
</operation>

<operation id="458" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:88  %zext_ln66_17 = zext i5 %cast_offset2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_17"/></StgValue>
</operation>

<operation id="459" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:89  %zext_ln66_18 = zext i5 %or_ln66_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_18"/></StgValue>
</operation>

<operation id="460" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="8">
<![CDATA[
branch624.i:90  %zext_ln66_19 = zext i8 %or_ln66_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_19"/></StgValue>
</operation>

<operation id="461" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:91  %xor_ln66_7 = xor i6 %zext_ln66_17, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="462" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:92  %select_ln66_10 = select i1 %icmp_ln66_3, i6 %zext_ln66_17, i6 %zext_ln66_18

]]></Node>
<StgValue><ssdm name="select_ln66_10"/></StgValue>
</operation>

<operation id="463" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:93  %select_ln66_11 = select i1 %icmp_ln66_3, i6 %zext_ln66_18, i6 %zext_ln66_17

]]></Node>
<StgValue><ssdm name="select_ln66_11"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:94  %select_ln66_12 = select i1 %icmp_ln66_3, i6 %xor_ln66_7, i6 %zext_ln66_17

]]></Node>
<StgValue><ssdm name="select_ln66_12"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:95  %xor_ln66_8 = xor i6 %select_ln66_10, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="466" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:96  %zext_ln66_20 = zext i6 %select_ln66_12 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_20"/></StgValue>
</operation>

<operation id="467" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:97  %zext_ln66_21 = zext i6 %select_ln66_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_21"/></StgValue>
</operation>

<operation id="468" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:98  %zext_ln66_22 = zext i6 %xor_ln66_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_22"/></StgValue>
</operation>

<operation id="469" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:99  %shl_ln66_9 = shl i32 %zext_ln66_19, %zext_ln66_20

]]></Node>
<StgValue><ssdm name="shl_ln66_9"/></StgValue>
</operation>

<operation id="470" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:100  %tmp_26 = call i32 @llvm.part.select.i32(i32 %shl_ln66_9, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="471" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:101  %select_ln66_13 = select i1 %icmp_ln66_3, i32 %tmp_26, i32 %shl_ln66_9

]]></Node>
<StgValue><ssdm name="select_ln66_13"/></StgValue>
</operation>

<operation id="472" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:102  %shl_ln66_10 = shl i32 -1, %zext_ln66_21

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="473" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:103  %lshr_ln66_5 = lshr i32 -1, %zext_ln66_22

]]></Node>
<StgValue><ssdm name="lshr_ln66_5"/></StgValue>
</operation>

<operation id="474" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:104  %and_ln66_7 = and i32 %shl_ln66_10, %lshr_ln66_5

]]></Node>
<StgValue><ssdm name="and_ln66_7"/></StgValue>
</operation>

<operation id="475" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:105  %and_ln66_8 = and i32 %select_ln66_13, %and_ln66_7

]]></Node>
<StgValue><ssdm name="and_ln66_8"/></StgValue>
</operation>

<operation id="476" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="2">
<![CDATA[
branch624.i:107  %zext_ln66_23 = zext i2 %tmp_24 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66_23"/></StgValue>
</operation>

<operation id="477" st_id="39" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch624.i:108  %shl_ln66_11 = shl i4 1, %zext_ln66_23

]]></Node>
<StgValue><ssdm name="shl_ln66_11"/></StgValue>
</operation>

<operation id="478" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
branch624.i:109  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_8, i32 %and_ln66_8, i4 %shl_ln66_11)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="479" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="2">
<![CDATA[
branch624.i:110  %mem_index_phi2 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313219, i20 -313215, i20 -313211, i20 -313211, i2 %j_1_i)

]]></Node>
<StgValue><ssdm name="mem_index_phi2"/></StgValue>
</operation>

<operation id="480" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="20">
<![CDATA[
branch624.i:120  %trunc_ln66_3 = trunc i20 %mem_index_phi2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln66_3"/></StgValue>
</operation>

<operation id="481" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch624.i:121  %add_ln66_1 = add i7 15, %trunc_ln66_3

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="482" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="7">
<![CDATA[
branch624.i:122  %zext_ln66_24 = zext i7 %add_ln66_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln66_24"/></StgValue>
</operation>

<operation id="483" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch624.i:123  %slab_addr_9 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln66_24

]]></Node>
<StgValue><ssdm name="slab_addr_9"/></StgValue>
</operation>

<operation id="484" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch624.i:124  %slab_load_8 = load i32* %slab_addr_9, align 4

]]></Node>
<StgValue><ssdm name="slab_load_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="485" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
branch624.i:119  %cast_offset3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_27, i3 0)

]]></Node>
<StgValue><ssdm name="cast_offset3"/></StgValue>
</operation>

<operation id="486" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
branch624.i:124  %slab_load_8 = load i32* %slab_addr_9, align 4

]]></Node>
<StgValue><ssdm name="slab_load_8"/></StgValue>
</operation>

<operation id="487" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:125  %or_ln66_5 = or i5 %cast_offset3, 7

]]></Node>
<StgValue><ssdm name="or_ln66_5"/></StgValue>
</operation>

<operation id="488" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:126  %icmp_ln66_4 = icmp ugt i5 %cast_offset3, %or_ln66_5

]]></Node>
<StgValue><ssdm name="icmp_ln66_4"/></StgValue>
</operation>

<operation id="489" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:127  %zext_ln66_25 = zext i5 %cast_offset3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_25"/></StgValue>
</operation>

<operation id="490" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:128  %zext_ln66_26 = zext i5 %or_ln66_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_26"/></StgValue>
</operation>

<operation id="491" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:129  %tmp_28 = call i32 @llvm.part.select.i32(i32 %slab_load_8, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="492" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:130  %sub_ln66_6 = sub i6 %zext_ln66_25, %zext_ln66_26

]]></Node>
<StgValue><ssdm name="sub_ln66_6"/></StgValue>
</operation>

<operation id="493" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:131  %xor_ln66_9 = xor i6 %zext_ln66_25, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_9"/></StgValue>
</operation>

<operation id="494" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:132  %sub_ln66_7 = sub i6 %zext_ln66_26, %zext_ln66_25

]]></Node>
<StgValue><ssdm name="sub_ln66_7"/></StgValue>
</operation>

<operation id="495" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:133  %select_ln66_14 = select i1 %icmp_ln66_4, i6 %sub_ln66_6, i6 %sub_ln66_7

]]></Node>
<StgValue><ssdm name="select_ln66_14"/></StgValue>
</operation>

<operation id="496" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:134  %select_ln66_15 = select i1 %icmp_ln66_4, i32 %tmp_28, i32 %slab_load_8

]]></Node>
<StgValue><ssdm name="select_ln66_15"/></StgValue>
</operation>

<operation id="497" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:135  %select_ln66_16 = select i1 %icmp_ln66_4, i6 %xor_ln66_9, i6 %zext_ln66_25

]]></Node>
<StgValue><ssdm name="select_ln66_16"/></StgValue>
</operation>

<operation id="498" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:136  %sub_ln66_8 = sub i6 31, %select_ln66_14

]]></Node>
<StgValue><ssdm name="sub_ln66_8"/></StgValue>
</operation>

<operation id="499" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:137  %zext_ln66_27 = zext i6 %select_ln66_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_27"/></StgValue>
</operation>

<operation id="500" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:138  %zext_ln66_28 = zext i6 %sub_ln66_8 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_28"/></StgValue>
</operation>

<operation id="501" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:139  %lshr_ln66_6 = lshr i32 %select_ln66_15, %zext_ln66_27

]]></Node>
<StgValue><ssdm name="lshr_ln66_6"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:140  %lshr_ln66_7 = lshr i32 -1, %zext_ln66_28

]]></Node>
<StgValue><ssdm name="lshr_ln66_7"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:141  %and_ln66_9 = and i32 %lshr_ln66_6, %lshr_ln66_7

]]></Node>
<StgValue><ssdm name="and_ln66_9"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="32">
<![CDATA[
branch624.i:142  %trunc_ln66_4 = trunc i32 %and_ln66_9 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66_4"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:144  %and_ln66_2 = and i8 %trunc_ln66_4, %xor_ln66_2

]]></Node>
<StgValue><ssdm name="and_ln66_2"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch624.i:145  %or_ln66_2 = or i8 %and_ln66_2, %shl_ln66_5

]]></Node>
<StgValue><ssdm name="or_ln66_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="507" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch624.i:49  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln66"/></StgValue>
</operation>

<operation id="508" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch624.i:106  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln66"/></StgValue>
</operation>

<operation id="509" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch624.i:146  %icmp_ln66_5 = icmp ugt i5 %cast_offset3, %or_ln66_5

]]></Node>
<StgValue><ssdm name="icmp_ln66_5"/></StgValue>
</operation>

<operation id="510" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:147  %zext_ln66_29 = zext i5 %cast_offset3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_29"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="5">
<![CDATA[
branch624.i:148  %zext_ln66_30 = zext i5 %or_ln66_5 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_30"/></StgValue>
</operation>

<operation id="512" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="8">
<![CDATA[
branch624.i:149  %zext_ln66_31 = zext i8 %or_ln66_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_31"/></StgValue>
</operation>

<operation id="513" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:150  %xor_ln66_10 = xor i6 %zext_ln66_29, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_10"/></StgValue>
</operation>

<operation id="514" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:151  %select_ln66_17 = select i1 %icmp_ln66_5, i6 %zext_ln66_29, i6 %zext_ln66_30

]]></Node>
<StgValue><ssdm name="select_ln66_17"/></StgValue>
</operation>

<operation id="515" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:152  %select_ln66_18 = select i1 %icmp_ln66_5, i6 %zext_ln66_30, i6 %zext_ln66_29

]]></Node>
<StgValue><ssdm name="select_ln66_18"/></StgValue>
</operation>

<operation id="516" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
branch624.i:153  %select_ln66_19 = select i1 %icmp_ln66_5, i6 %xor_ln66_10, i6 %zext_ln66_29

]]></Node>
<StgValue><ssdm name="select_ln66_19"/></StgValue>
</operation>

<operation id="517" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch624.i:154  %xor_ln66_11 = xor i6 %select_ln66_17, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_11"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:155  %zext_ln66_32 = zext i6 %select_ln66_19 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_32"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:156  %zext_ln66_33 = zext i6 %select_ln66_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_33"/></StgValue>
</operation>

<operation id="520" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="6">
<![CDATA[
branch624.i:157  %zext_ln66_34 = zext i6 %xor_ln66_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_34"/></StgValue>
</operation>

<operation id="521" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:158  %shl_ln66_12 = shl i32 %zext_ln66_31, %zext_ln66_32

]]></Node>
<StgValue><ssdm name="shl_ln66_12"/></StgValue>
</operation>

<operation id="522" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch624.i:159  %tmp_29 = call i32 @llvm.part.select.i32(i32 %shl_ln66_12, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="523" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch624.i:160  %select_ln66_20 = select i1 %icmp_ln66_5, i32 %tmp_29, i32 %shl_ln66_12

]]></Node>
<StgValue><ssdm name="select_ln66_20"/></StgValue>
</operation>

<operation id="524" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:161  %shl_ln66_13 = shl i32 -1, %zext_ln66_33

]]></Node>
<StgValue><ssdm name="shl_ln66_13"/></StgValue>
</operation>

<operation id="525" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:162  %lshr_ln66_8 = lshr i32 -1, %zext_ln66_34

]]></Node>
<StgValue><ssdm name="lshr_ln66_8"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:163  %and_ln66_10 = and i32 %shl_ln66_13, %lshr_ln66_8

]]></Node>
<StgValue><ssdm name="and_ln66_10"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch624.i:164  %and_ln66_11 = and i32 %select_ln66_20, %and_ln66_10

]]></Node>
<StgValue><ssdm name="and_ln66_11"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch624.i:165  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([36 x i32]* %slab)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln66"/></StgValue>
</operation>

<operation id="529" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="2">
<![CDATA[
branch624.i:166  %zext_ln66_35 = zext i2 %tmp_27 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66_35"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch624.i:167  %shl_ln66_14 = shl i4 1, %zext_ln66_35

]]></Node>
<StgValue><ssdm name="shl_ln66_14"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
branch624.i:168  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_9, i32 %and_ln66_11, i4 %shl_ln66_14)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch624.i:169  br label %11

]]></Node>
<StgValue><ssdm name="br_ln1410"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="533" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
mpc_substitution_2.exit:1  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 12, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1503"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="534" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
mpc_substitution_2.exit:2  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 16, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1504"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="535" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
mpc_substitution_2.exit:2  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 16, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1504"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="536" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
mpc_substitution_2.exit:3  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 20, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1505"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="537" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="14" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
mpc_substitution_2.exit:3  call fastcc void @matrix_mul.1([36 x i32]* %slab, i6 20, i14 %add_ln1503)

]]></Node>
<StgValue><ssdm name="call_ln1505"/></StgValue>
</operation>

<operation id="538" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
mpc_substitution_2.exit:4  %shl_ln1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="539" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
mpc_substitution_2.exit:5  %add_ln1507 = add i7 %shl_ln1, -4

]]></Node>
<StgValue><ssdm name="add_ln1507"/></StgValue>
</operation>

<operation id="540" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
mpc_substitution_2.exit:6  br label %14

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="541" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i2 = phi i3 [ 0, %mpc_substitution_2.exit ], [ %i_8, %15 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i2"/></StgValue>
</operation>

<operation id="542" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_1 = icmp eq i3 %i_0_i_i2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_1"/></StgValue>
</operation>

<operation id="543" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="544" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_8 = add i3 %i_0_i_i2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="545" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_1, label %mpc_xor_constant.exit.preheader, label %15

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="546" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_3 = zext i3 %i_0_i_i2 to i7

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="547" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %xor_ln109_5 = xor i3 %i_0_i_i2, -4

]]></Node>
<StgValue><ssdm name="xor_ln109_5"/></StgValue>
</operation>

<operation id="548" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="3">
<![CDATA[
:3  %sext_ln109_1 = sext i3 %xor_ln109_5 to i4

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="549" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln109_8 = zext i4 %sext_ln109_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_8"/></StgValue>
</operation>

<operation id="550" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %slab_addr_4 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_8

]]></Node>
<StgValue><ssdm name="slab_addr_4"/></StgValue>
</operation>

<operation id="551" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_3 = load i32* %slab_addr_4, align 4

]]></Node>
<StgValue><ssdm name="slab_load_3"/></StgValue>
</operation>

<operation id="552" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %add_ln109 = add i7 %zext_ln109_3, %add_ln1507

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="553" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="7">
<![CDATA[
:8  %zext_ln109_4 = zext i7 %add_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_4"/></StgValue>
</operation>

<operation id="554" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %temp_matrix3_addr = getelementptr [80 x i32]* @temp_matrix3, i64 0, i64 %zext_ln109_4

]]></Node>
<StgValue><ssdm name="temp_matrix3_addr"/></StgValue>
</operation>

<operation id="555" st_id="48" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
:10  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="556" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor_constant.exit.preheader:0  br label %mpc_xor_constant.exit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="557" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="558" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_3 = load i32* %slab_addr_4, align 4

]]></Node>
<StgValue><ssdm name="slab_load_3"/></StgValue>
</operation>

<operation id="559" st_id="49" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
:10  %temp_matrix3_load = load i32* %temp_matrix3_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix3_load"/></StgValue>
</operation>

<operation id="560" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %xor_ln109_1 = xor i32 %temp_matrix3_load, %slab_load_3

]]></Node>
<StgValue><ssdm name="xor_ln109_1"/></StgValue>
</operation>

<operation id="561" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_4, i32 %xor_ln109_1, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="562" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %14

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="563" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
mpc_xor_constant.exit:0  %i_0_i11 = phi i2 [ %i_9, %mpc_xor_constant.exit.loopexit ], [ 0, %mpc_xor_constant.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i11"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
mpc_xor_constant.exit:1  %icmp_ln252_1 = icmp eq i2 %i_0_i11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln252_1"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
mpc_xor_constant.exit:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="566" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
mpc_xor_constant.exit:3  %i_9 = add i2 %i_0_i11, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="567" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mpc_xor_constant.exit:4  br i1 %icmp_ln252_1, label %mpc_xor.exit38, label %16

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="568" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i_0_i11, label %branch2.i31 [
    i2 0, label %branch0.i27
    i2 1, label %branch1.i29
  ]

]]></Node>
<StgValue><ssdm name="switch_ln253"/></StgValue>
</operation>

<operation id="569" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="i_0_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch1.i29:0  br label %branch0.i27

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="570" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="i_0_i11" val="!0"/>
<literal name="i_0_i11" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch2.i31:0  br label %branch0.i27

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="571" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
mpc_xor.exit38:0  %r = add i5 %r_0, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="572" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor.exit38:1  br label %mpc_xor.exit

]]></Node>
<StgValue><ssdm name="br_ln1494"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="573" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
branch0.i27:0  %phi_ln109_1 = phi i5 [ 1, %branch1.i29 ], [ 5, %branch2.i31 ], [ -3, %16 ]

]]></Node>
<StgValue><ssdm name="phi_ln109_1"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="20" op_1_bw="20" op_2_bw="20" op_3_bw="20" op_4_bw="20" op_5_bw="2">
<![CDATA[
branch0.i27:1  %mem_index_phi3 = call i20 @_ssdm_op_Mux.ap_auto.4i20.i2(i20 -313231, i20 -313227, i20 -313223, i20 -313223, i2 %i_0_i11)

]]></Node>
<StgValue><ssdm name="mem_index_phi3"/></StgValue>
</operation>

<operation id="575" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch0.i27:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i15 = phi i3 [ 0, %branch0.i27 ], [ %i_10, %18 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i15"/></StgValue>
</operation>

<operation id="577" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln108_3 = icmp eq i3 %i_0_i_i15, -4

]]></Node>
<StgValue><ssdm name="icmp_ln108_3"/></StgValue>
</operation>

<operation id="578" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="579" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_10 = add i3 %i_0_i_i15, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln108_3, label %mpc_xor_constant.exit.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="3">
<![CDATA[
:1  %zext_ln109_9 = zext i3 %i_0_i_i15 to i5

]]></Node>
<StgValue><ssdm name="zext_ln109_9"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %add_ln109_5 = add i5 %phi_ln109_1, %zext_ln109_9

]]></Node>
<StgValue><ssdm name="add_ln109_5"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %add_ln109_6 = add i5 15, %add_ln109_5

]]></Node>
<StgValue><ssdm name="add_ln109_6"/></StgValue>
</operation>

<operation id="584" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln109_10 = zext i5 %add_ln109_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_10"/></StgValue>
</operation>

<operation id="585" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %slab_addr_11 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_10

]]></Node>
<StgValue><ssdm name="slab_addr_11"/></StgValue>
</operation>

<operation id="586" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_10 = load i32* %slab_addr_11, align 4

]]></Node>
<StgValue><ssdm name="slab_load_10"/></StgValue>
</operation>

<operation id="587" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="3">
<![CDATA[
:7  %zext_ln109_11 = zext i3 %i_0_i_i15 to i4

]]></Node>
<StgValue><ssdm name="zext_ln109_11"/></StgValue>
</operation>

<operation id="588" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="20">
<![CDATA[
:8  %trunc_ln109_1 = trunc i20 %mem_index_phi3 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln109_1"/></StgValue>
</operation>

<operation id="589" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %add_ln109_7 = add i4 %trunc_ln109_1, %zext_ln109_11

]]></Node>
<StgValue><ssdm name="add_ln109_7"/></StgValue>
</operation>

<operation id="590" st_id="52" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %add_ln109_8 = add i4 -1, %add_ln109_7

]]></Node>
<StgValue><ssdm name="add_ln109_8"/></StgValue>
</operation>

<operation id="591" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln109_12 = zext i4 %add_ln109_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_12"/></StgValue>
</operation>

<operation id="592" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %slab_addr_12 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln109_12

]]></Node>
<StgValue><ssdm name="slab_addr_12"/></StgValue>
</operation>

<operation id="593" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
:13  %slab_load_11 = load i32* %slab_addr_12, align 4

]]></Node>
<StgValue><ssdm name="slab_load_11"/></StgValue>
</operation>

<operation id="594" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
mpc_xor_constant.exit.loopexit:0  br label %mpc_xor_constant.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="595" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5120) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="596" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="6">
<![CDATA[
:6  %slab_load_10 = load i32* %slab_addr_11, align 4

]]></Node>
<StgValue><ssdm name="slab_load_10"/></StgValue>
</operation>

<operation id="597" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="6">
<![CDATA[
:13  %slab_load_11 = load i32* %slab_addr_12, align 4

]]></Node>
<StgValue><ssdm name="slab_load_11"/></StgValue>
</operation>

<operation id="598" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln109_4 = xor i32 %slab_load_11, %slab_load_10

]]></Node>
<StgValue><ssdm name="xor_ln109_4"/></StgValue>
</operation>

<operation id="599" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32">
<![CDATA[
:15  call void @_ssdm_op_Write.bram.i32(i32* %slab_addr_11, i32 %xor_ln109_4, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="600" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %17

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="601" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader4:0  %i_1 = phi i2 [ %i, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="602" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:1  %icmp_ln1511 = icmp eq i2 %i_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1511"/></StgValue>
</operation>

<operation id="603" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="604" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:3  %i = add i2 %i_1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln1511, label %20, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1511"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln1514_2 = zext i2 %i_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1514_2"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1  %add_ln1514 = add i11 %zext_ln1514_2, %sub_ln1514

]]></Node>
<StgValue><ssdm name="add_ln1514"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_38_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln1514, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1513"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1511" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="611" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_1 = phi i3 [ %loop_21, %branch0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="612" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="613" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln1513 = icmp eq i3 %loop_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln1513"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %loop_21 = add i3 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_21"/></StgValue>
</operation>

<operation id="615" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln1513, label %.preheader4.loopexit, label %19

]]></Node>
<StgValue><ssdm name="br_ln1513"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="3">
<![CDATA[
:0  %zext_ln1514_3 = zext i3 %loop_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln1514_3"/></StgValue>
</operation>

<operation id="617" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %add_ln1514_1 = add i13 %tmp_38_cast, %zext_ln1514_3

]]></Node>
<StgValue><ssdm name="add_ln1514_1"/></StgValue>
</operation>

<operation id="618" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="13">
<![CDATA[
:2  %zext_ln1514_4 = zext i13 %add_ln1514_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1514_4"/></StgValue>
</operation>

<operation id="619" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %views_outputShare_ad = getelementptr [2628 x i32]* %views_outputShare, i64 0, i64 %zext_ln1514_4

]]></Node>
<StgValue><ssdm name="views_outputShare_ad"/></StgValue>
</operation>

<operation id="620" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:4  switch i2 %i_1, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln1514"/></StgValue>
</operation>

<operation id="621" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
<literal name="i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln1514"/></StgValue>
</operation>

<operation id="622" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="0"/>
<literal name="i_1" val="!0"/>
<literal name="i_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln1514"/></StgValue>
</operation>

<operation id="623" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1513" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="624" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
branch0:0  %phi_ln1514 = phi i5 [ 1, %branch1 ], [ 5, %branch2 ], [ -3, %19 ]

]]></Node>
<StgValue><ssdm name="phi_ln1514"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="3">
<![CDATA[
branch0:1  %zext_ln1514_5 = zext i3 %loop_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln1514_5"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch0:2  %add_ln1514_2 = add i5 %zext_ln1514_5, %phi_ln1514

]]></Node>
<StgValue><ssdm name="add_ln1514_2"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch0:3  %add_ln1514_3 = add i5 %add_ln1514_2, 15

]]></Node>
<StgValue><ssdm name="add_ln1514_3"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="5">
<![CDATA[
branch0:4  %zext_ln1514_6 = zext i5 %add_ln1514_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1514_6"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:5  %slab_addr_5 = getelementptr [36 x i32]* %slab, i64 0, i64 %zext_ln1514_6

]]></Node>
<StgValue><ssdm name="slab_addr_5"/></StgValue>
</operation>

<operation id="630" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="6">
<![CDATA[
branch0:6  %slab_load_4 = load i32* %slab_addr_5, align 4

]]></Node>
<StgValue><ssdm name="slab_load_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="631" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="6">
<![CDATA[
branch0:6  %slab_load_4 = load i32* %slab_addr_5, align 4

]]></Node>
<StgValue><ssdm name="slab_load_4"/></StgValue>
</operation>

<operation id="632" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch0:7  store i32 %slab_load_4, i32* %views_outputShare_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln1514"/></StgValue>
</operation>

<operation id="633" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch0:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1513"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
