//This code snippet creates a full adder module in Verilog
module full_adder (input A, B, Cin, output reg S, Cout);
    //Inputs A, B, Cin and outputs S, Cout are declared as input and output ports respectively.
    //reg keyword is used to declare the outputs as registers.
    
    always @ (A or B or Cin) begin
        S = A ^ B ^ Cin;    //XOR operation to generate output S
        Cout = A & B | A & Cin | B & Cin;    //OR and AND operations to generate output Cout
    end
endmodule