/**************************************************************************************************/
/**
 * @file      : Interrupt_Drv_Cfg.c
 * @brief     : Intrrupt control driver configuration source file.
 *              - Platform: Z20K14xM
 *              - Autosar Version: 4.6.0
 * @version   : 2.0.0
 * @author    : Zhixin Semiconductor
 * @note      : None
 *
 * @copyright : Copyright (c) 2021-2025 Zhixin Semiconductor Ltd. All rights reserved.
 **************************************************************************************************/
/** @addtogroup  Platform_Module
 *  @{
 */

/** @addtogroup Interrupt_Drv
 *  @brief Interrupt control driver configuration source file
 *  @{
 */

#ifdef __cplusplus
extern "C" {
#endif

#include "Interrupt_Drv.h"
/** @defgroup Public_MacroDefinition
 *  @{
 */
#define INTERRUPT_DRV_CFG_C_VENDOR_ID                   0x00B3U
#define INTERRUPT_DRV_CFG_C_AR_RELEASE_MAJOR_VERSION    4U
#define INTERRUPT_DRV_CFG_C_AR_RELEASE_MINOR_VERSION    6U
#define INTERRUPT_DRV_CFG_C_AR_RELEASE_REVISION_VERSION 0U
#define INTERRUPT_DRV_CFG_C_SW_MAJOR_VERSION            2U
#define INTERRUPT_DRV_CFG_C_SW_MINOR_VERSION            0U
#define INTERRUPT_DRV_CFG_C_SW_PATCH_VERSION            0U

/* Check if current file and Interrupt_Drv.h are the same vendor */
#if (INTERRUPT_DRV_CFG_C_VENDOR_ID !=INTERRUPT_DRV_H_VENDOR_ID)
    #error "Vendor ID of Interrupt_Drv_Cfg.c and Interrupt_Drv.h are different"
#endif
/* Check if current file and Interrupt_Drv.h are the same Autosar version */
#if ((INTERRUPT_DRV_CFG_C_AR_RELEASE_MAJOR_VERSION    !=INTERRUPT_DRV_H_AR_RELEASE_MAJOR_VERSION) || \
    (INTERRUPT_DRV_CFG_C_AR_RELEASE_MINOR_VERSION    !=INTERRUPT_DRV_H_AR_RELEASE_MINOR_VERSION) || \
    (INTERRUPT_DRV_CFG_C_AR_RELEASE_REVISION_VERSION !=INTERRUPT_DRV_H_AR_RELEASE_REVISION_VERSION) \
    )
    #error "AutoSar Version of Interrupt_Drv_Cfg.c and Interrupt_Drv.h are different"
#endif
/* Check if current file and Interrupt_Drv.h are the same Software version */
#if ((INTERRUPT_DRV_CFG_C_SW_MAJOR_VERSION !=INTERRUPT_DRV_H_SW_MAJOR_VERSION) || \
    (INTERRUPT_DRV_CFG_C_SW_MINOR_VERSION !=INTERRUPT_DRV_H_SW_MINOR_VERSION) || \
    (INTERRUPT_DRV_CFG_C_SW_PATCH_VERSION !=INTERRUPT_DRV_H_SW_PATCH_VERSION) \
    )
    #error "Software Version of Interrupt_Drv_Cfg.c and Interrupt_Drv.h are different"
#endif

/** @} end of Private_MacroDefinition */

/** @defgroup Private_TypeDefinition
 *  @{
 */
#define PLATFORM_START_SEC_CONFIG_DATA_UNSPECIFIED
#include "Platform_MemMap.h"

/**
 * @brief List of configurations for interrupts 
 */
static const Interrupt_Drv_IrqConfigType Interrupt_Drv_IrqConfigList[205] =
{
    {DMA_Ch0_IRQn, (boolean)TRUE, 0U, &Dma_Drv_Ch0IrqHandler},
    {DMA_Ch1_IRQn, (boolean)TRUE, 0U, &Dma_Drv_Ch1IrqHandler},
    {DMA_Ch2_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch3_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch4_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch5_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch6_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch7_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch8_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch9_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch10_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch11_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch12_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch13_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch14_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Ch15_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {DMA_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {FLASH_CmdComplete_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {FLASH_Ecc_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PMU_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {WDOG_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {EWDT_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SRMC_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {I2C0_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {I2C1_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI0_Txe_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI0_Txo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI0_Rxf_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI0_Rxo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI0_Rxu_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved30_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI1_Txe_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI1_Txo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI1_Rxf_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI1_Rxo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI1_Rxu_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved36_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI2_Txe_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI2_Txo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI2_Rxf_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI2_Rxo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI2_Rxu_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved42_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI3_Txe_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI3_Txo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI3_Rxf_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI3_Rxo_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SPI3_Rxu_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved48_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {UART0_IRQn, (boolean)TRUE, 0U, &Uart_Drv_0_IrqHandler},
    {UART1_IRQn, (boolean)TRUE, 0U, &Uart_Drv_1_IrqHandler},
    {UART2_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {UART3_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {UART4_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {UART5_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN0_BusOff_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_BusOffIrqHandler},
    {CAN0_TxWarn_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_TxWarnIrqHandler},
    {CAN0_RxWarn_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_RxWarnIrqHandler},
    {CAN0_Err_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_ErrIrqHandler},
    {CAN0_ErrFd_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN0_PnWake_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN0_SelfWakeup_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_SelfWakeupIrqHandler},
    {CAN0_Ecc_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_EccIrqHandler},
    {CAN0_Mb0To15_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_Mb0To15IrqHandler},
    {CAN0_Mb16To31_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_Mb16To31IrqHandler},
    {CAN0_Mb32To47_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_Mb32To47IrqHandler},
    {CAN0_Mb48To63_IRQn, (boolean)TRUE, 0U, &Can_Drv_0_Mb48To63IrqHandler},
    {CAN1_BusOff_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_TxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_RxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_ErrFd_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_PnWake_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_SelfWakeup_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Ecc_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Mb0To15_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Mb16To31_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Mb32To47_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN1_Mb48To63_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_BusOff_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_TxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_RxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_ErrFd_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_PnWake_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_SelfWakeup_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Ecc_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Mb0To15_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Mb16To31_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Mb32To47_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN2_Mb48To63_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_BusOff_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_TxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_RxWarn_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_ErrFd_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_PnWake_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_SelfWakeup_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Ecc_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Mb0To15_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Mb16To31_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Mb32To47_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CAN3_Mb48To63_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved103_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved104_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved105_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved106_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved107_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved108_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved109_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved110_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved111_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved112_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved113_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved114_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved115_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved116_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved117_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved118_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved119_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved120_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved121_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved122_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved123_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved124_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved125_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved126_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved127_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved128_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved129_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved130_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved131_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved132_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved133_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved134_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved135_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved136_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved137_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved138_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved139_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved140_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved141_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved142_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved143_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved144_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved145_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved146_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved147_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved148_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved149_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved150_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved151_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved152_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved153_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM0_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM0_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM0_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM0_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM1_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM1_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM1_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM1_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM2_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM2_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM2_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM2_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM3_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM3_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM3_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TIM3_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TDG0_Tco_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TDG0_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TDG1_Tco_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TDG1_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {I2S0_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {Reserved175_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PORTA_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PORTB_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PORTC_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PORTD_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {PORTE_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {STIM_IRQn, (boolean)TRUE, 0U, &Stim_Drv_IrqHandler},
    {RTC_Alarm_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {RTC_Second_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {AES_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {TRNG_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CMU0_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CMU1_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CMU2_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SERU_ParityErr_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SERU_ChErr_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {SCC_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM0_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM0_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM0_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM0_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM1_Ch_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM1_Fault_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM1_Overflow_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {MCPWM1_Rlfl_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {ADC0_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {ADC1_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CMP_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {FPU_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler},
    {CACHE_Err_IRQn, (boolean)FALSE, 0U, &undefined_handler}
};


#define PLATFORM_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#include "Platform_MemMap.h"
/** @} end of group Private_TypeDefinition */

/** @defgroup Global_VariableDefinition
 *  @{
 */
#define PLATFORM_START_SEC_CONFIG_DATA_UNSPECIFIED
#include "Platform_MemMap.h"


/**
 * @brief Configuration structure for interrupt controller 
 */
const Interrupt_Drv_ConfigType Interrupt_Drv_Config =
{
    205U,
    Interrupt_Drv_IrqConfigList
};

#define PLATFORM_STOP_SEC_CONFIG_DATA_UNSPECIFIED
#include "Platform_MemMap.h"
/** @} end of group Global_VariableDefinition */

/** @defgroup Private_VariableDefinition
 *  @{
 */

/** @} end of group Private_VariableDefinition */

/** @defgroup Private_FunctionDeclaration
 *  @{
 */

/** @} end of group Private_FunctionDeclaration */

/** @defgroup Private_FunctionDefinition
 *  @{
 */

/** @} end of group Private_FunctionDefinition */

/** @defgroup Public_FunctionDefinition
 *  @{
 */
#ifdef __cplusplus
}
#endif

/** @} end of group Interrupt_Drv */

/** @} end of group Platform_Module */
