version 3
J:/ISE/TV_keyboard/kbd_to_ram.v
kbd_to_ram
VERILOG
VERILOG
Test_convertor.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
10000000
10000000
0
0
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
addr
clk
data
clk
din
clk
released
clk
valid
clk
wen
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
addr_DIFF
din_DIFF
wen_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
data
valid
released
din
addr
wen
SIGNAL_ORDER_END
-X-X-X-

