Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/IDE/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'EX_op' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Inst_ROM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.Inst_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.Inst_Mem
Compiling module xil_defaultlib.Mem_WB
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Pipeline
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
