#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 16 20:24:06 2024
# Process ID: 27688
# Current directory: C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1
# Command line: vivado.exe -log contBCD_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source contBCD_VIO.tcl
# Log file: C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/contBCD_VIO.vds
# Journal file: C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source contBCD_VIO.tcl -notrace
Command: synth_design -top contBCD_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 378.340 ; gain = 99.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'contBCD_VIO' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/new/contBCD_VIO.vhd:40]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/.Xil/Vivado-27688-cellanome-msb/realtime/vio_0_stub.vhdl:5' bound to instance 'cont_vio_inst' of component 'vio_0' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/new/contBCD_VIO.vhd:59]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/.Xil/Vivado-27688-cellanome-msb/realtime/vio_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'contBCD_Lento' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/contBCD_Lento.vhd:24]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'contBCDBeh' declared at 'C:/pd/2024-CLP/01_guia_vhdl/15-cont-bcd-beh/Fuentes/contBCDBeh.vhd:8' bound to instance 'inst_contBCD' of component 'contBCDBeh' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/contBCD_Lento.vhd:57]
INFO: [Synth 8-638] synthesizing module 'contBCDBeh' [C:/pd/2024-CLP/01_guia_vhdl/15-cont-bcd-beh/Fuentes/contBCDBeh.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'contBCDBeh' (1#1) [C:/pd/2024-CLP/01_guia_vhdl/15-cont-bcd-beh/Fuentes/contBCDBeh.vhd:18]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-3491] module 'genEna' declared at 'C:/pd/2024-CLP/01_guia_vhdl/17-gen-enable/Fuentes/genEna.vhd:7' bound to instance 'inst_gen_ena' of component 'genEna' [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/contBCD_Lento.vhd:66]
INFO: [Synth 8-638] synthesizing module 'genEna' [C:/pd/2024-CLP/01_guia_vhdl/17-gen-enable/Fuentes/genEna.vhd:20]
	Parameter N bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (2#1) [C:/pd/2024-CLP/01_guia_vhdl/17-gen-enable/Fuentes/genEna.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'contBCD_Lento' (3#1) [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/contBCD_Lento.vhd:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cont_ena_inst'. This will prevent further optimization [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/new/contBCD_VIO.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'contBCD_VIO' (4#1) [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/new/contBCD_VIO.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 432.809 ; gain = 154.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 432.809 ; gain = 154.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 432.809 ; gain = 154.266
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'cont_vio_inst'
Finished Parsing XDC File [c:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'cont_vio_inst'
Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/contBCD_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/contBCD_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 754.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 754.695 ; gain = 476.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 754.695 ; gain = 476.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cont_vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 754.695 ; gain = 476.152
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "carry" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 754.695 ; gain = 476.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module contBCDBeh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst_contBCD/cuenta" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst_contBCD/carry" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 754.695 ; gain = 476.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 761.449 ; gain = 482.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 761.523 ; gain = 482.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    22|
|4     |LUT1         |     1|
|5     |LUT2         |     1|
|6     |LUT3         |     3|
|7     |LUT4         |     8|
|8     |LUT5         |    37|
|9     |LUT6         |     2|
|10    |FDRE         |    61|
|11    |IBUF         |     2|
|12    |OBUF         |     4|
+------+-------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   144|
|2     |  cont_ena_inst  |contBCD_Lento |   135|
|3     |    inst_contBCD |contBCDBeh    |    82|
|4     |    inst_gen_ena |genEna        |    53|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 771.867 ; gain = 171.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 771.867 ; gain = 493.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 785.688 ; gain = 515.816
INFO: [Common 17-1381] The checkpoint 'C:/pd/2024-CLP/01_guia_vhdl/18-cont-bcd-enable-sint/Sintesis/13-bcd1seg.runs/synth_1/contBCD_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file contBCD_VIO_utilization_synth.rpt -pb contBCD_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 785.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 20:25:20 2024...
