{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652021300643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652021300643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 20:18:20 2022 " "Processing started: Sun May 08 20:18:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652021300643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021300643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021300643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652021300956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652021300956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Level_Entity-control_unit " "Found design unit 1: Top_Level_Entity-control_unit" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Entity " "Found entity 1: Top_Level_Entity" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-RF_arch " "Found design unit 1: RF-RF_arch" {  } { { "Reg_File.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Reg_File.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "Reg_File.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Reg_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-mux8_arch " "Found design unit 1: mux8-mux8_arch" {  } { { "muxes.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/muxes.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "muxes.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/muxes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "memory.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath_arch " "Found design unit 1: datapath-datapath_arch" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652021307799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652021307831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Top_Level_Entity Top_Level_Entity:TLE " "Elaborating entity \"Top_Level_Entity\" for hierarchy \"Top_Level_Entity:TLE\"" {  } { { "DUT.vhdl" "TLE" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/DUT.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_next Top_Level_Entity.vhd(17) " "Verilog HDL or VHDL warning at Top_Level_Entity.vhd(17): object \"y_next\" assigned a value but never read" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_mem_din Top_Level_Entity.vhd(170) " "VHDL Process Statement warning at Top_Level_Entity.vhd(170): inferring latch(es) for signal or variable \"sig_mem_din\", which holds its previous value in one or more paths through the process" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 170 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s29 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s29\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s28 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s28\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s27 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s27\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s26 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s26\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s25 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s25\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s24 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s24\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s23 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s23\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s22 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s22\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s21 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s21\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s20 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s20\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s19 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s19\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s18 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s18\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s17 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s17\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s16 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s16\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s15 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s15\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s14 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s14\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s13 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s13\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s12 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s12\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s11 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s11\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s10 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s10\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s9 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s9\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s8 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s8\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s7 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s7\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s6 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s6\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s5 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s5\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s4 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s4\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s3 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s3\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s2 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s2\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.s1 Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.s1\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_next.init Top_Level_Entity.vhd(839) " "Inferred latch for \"y_next.init\" at Top_Level_Entity.vhd(839)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 839 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_mem_din Top_Level_Entity.vhd(170) " "Inferred latch for \"sig_mem_din\" at Top_Level_Entity.vhd(170)" {  } { { "Top_Level_Entity.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath Top_Level_Entity:TLE\|datapath:dpth " "Elaborating entity \"datapath\" for hierarchy \"Top_Level_Entity:TLE\|datapath:dpth\"" {  } { { "Top_Level_Entity.vhd" "dpth" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Top_Level_Entity.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "k Datapath.vhd(18) " "VHDL Signal Declaration warning at Datapath.vhd(18): used explicit default value for signal \"k\" because signal was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "C Datapath.vhd(69) " "VHDL Variable Declaration warning at Datapath.vhd(69): used initial value expression for variable \"C\" because variable was never assigned a value" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 69 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC Datapath.vhd(74) " "VHDL Process Statement warning at Datapath.vhd(74): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Datapath.vhd(76) " "VHDL Process Statement warning at Datapath.vhd(76): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 Datapath.vhd(78) " "VHDL Process Statement warning at Datapath.vhd(78): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(85) " "VHDL Process Statement warning at Datapath.vhd(85): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(87) " "VHDL Process Statement warning at Datapath.vhd(87): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Datapath.vhd(89) " "VHDL Process Statement warning at Datapath.vhd(89): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "k Datapath.vhd(91) " "VHDL Process Statement warning at Datapath.vhd(91): signal \"k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_Dout Datapath.vhd(98) " "VHDL Process Statement warning at Datapath.vhd(98): signal \"MEM_Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Datapath.vhd(105) " "VHDL Process Statement warning at Datapath.vhd(105): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(112) " "VHDL Process Statement warning at Datapath.vhd(112): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(114) " "VHDL Process Statement warning at Datapath.vhd(114): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC Datapath.vhd(121) " "VHDL Process Statement warning at Datapath.vhd(121): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 Datapath.vhd(128) " "VHDL Process Statement warning at Datapath.vhd(128): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(135) " "VHDL Process Statement warning at Datapath.vhd(135): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(137) " "VHDL Process Statement warning at Datapath.vhd(137): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(144) " "VHDL Process Statement warning at Datapath.vhd(144): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(146) " "VHDL Process Statement warning at Datapath.vhd(146): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_Dout Datapath.vhd(153) " "VHDL Process Statement warning at Datapath.vhd(153): signal \"MEM_Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(160) " "VHDL Process Statement warning at Datapath.vhd(160): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(162) " "VHDL Process Statement warning at Datapath.vhd(162): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(164) " "VHDL Process Statement warning at Datapath.vhd(164): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(171) " "VHDL Process Statement warning at Datapath.vhd(171): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(172) " "VHDL Process Statement warning at Datapath.vhd(172): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(176) " "VHDL Process Statement warning at Datapath.vhd(176): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 Datapath.vhd(177) " "VHDL Process Statement warning at Datapath.vhd(177): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(181) " "VHDL Process Statement warning at Datapath.vhd(181): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(184) " "VHDL Process Statement warning at Datapath.vhd(184): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(186) " "VHDL Process Statement warning at Datapath.vhd(186): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(188) " "VHDL Process Statement warning at Datapath.vhd(188): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(190) " "VHDL Process Statement warning at Datapath.vhd(190): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR Datapath.vhd(193) " "VHDL Process Statement warning at Datapath.vhd(193): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_A Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"ALU_A\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_B Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"ALU_B\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_Din Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"MEM_Din\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S Datapath.vhd(67) " "VHDL Process Statement warning at Datapath.vhd(67): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC Datapath.vhd(217) " "VHDL Process Statement warning at Datapath.vhd(217): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 Datapath.vhd(219) " "VHDL Process Statement warning at Datapath.vhd(219): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 Datapath.vhd(230) " "VHDL Process Statement warning at Datapath.vhd(230): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 Datapath.vhd(243) " "VHDL Process Statement warning at Datapath.vhd(243): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_t2_1 Datapath.vhd(259) " "VHDL Process Statement warning at Datapath.vhd(259): signal \"sig_t2_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MEM_A Datapath.vhd(199) " "VHDL Process Statement warning at Datapath.vhd(199): inferring latch(es) for signal or variable \"MEM_A\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC Datapath.vhd(199) " "VHDL Process Statement warning at Datapath.vhd(199): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Datapath.vhd(199) " "VHDL Process Statement warning at Datapath.vhd(199): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1 Datapath.vhd(199) " "VHDL Process Statement warning at Datapath.vhd(199): inferring latch(es) for signal or variable \"T1\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2 Datapath.vhd(199) " "VHDL Process Statement warning at Datapath.vhd(199): inferring latch(es) for signal or variable \"T2\", which holds its previous value in one or more paths through the process" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[0\] Datapath.vhd(199) " "Inferred latch for \"T2\[0\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[1\] Datapath.vhd(199) " "Inferred latch for \"T2\[1\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[2\] Datapath.vhd(199) " "Inferred latch for \"T2\[2\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[3\] Datapath.vhd(199) " "Inferred latch for \"T2\[3\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[4\] Datapath.vhd(199) " "Inferred latch for \"T2\[4\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[5\] Datapath.vhd(199) " "Inferred latch for \"T2\[5\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[6\] Datapath.vhd(199) " "Inferred latch for \"T2\[6\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[7\] Datapath.vhd(199) " "Inferred latch for \"T2\[7\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[8\] Datapath.vhd(199) " "Inferred latch for \"T2\[8\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[9\] Datapath.vhd(199) " "Inferred latch for \"T2\[9\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[10\] Datapath.vhd(199) " "Inferred latch for \"T2\[10\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[11\] Datapath.vhd(199) " "Inferred latch for \"T2\[11\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[12\] Datapath.vhd(199) " "Inferred latch for \"T2\[12\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[13\] Datapath.vhd(199) " "Inferred latch for \"T2\[13\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[14\] Datapath.vhd(199) " "Inferred latch for \"T2\[14\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[15\] Datapath.vhd(199) " "Inferred latch for \"T2\[15\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[0\] Datapath.vhd(199) " "Inferred latch for \"T1\[0\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[1\] Datapath.vhd(199) " "Inferred latch for \"T1\[1\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[2\] Datapath.vhd(199) " "Inferred latch for \"T1\[2\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[3\] Datapath.vhd(199) " "Inferred latch for \"T1\[3\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[4\] Datapath.vhd(199) " "Inferred latch for \"T1\[4\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[5\] Datapath.vhd(199) " "Inferred latch for \"T1\[5\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[6\] Datapath.vhd(199) " "Inferred latch for \"T1\[6\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[7\] Datapath.vhd(199) " "Inferred latch for \"T1\[7\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[8\] Datapath.vhd(199) " "Inferred latch for \"T1\[8\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[9\] Datapath.vhd(199) " "Inferred latch for \"T1\[9\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[10\] Datapath.vhd(199) " "Inferred latch for \"T1\[10\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[11\] Datapath.vhd(199) " "Inferred latch for \"T1\[11\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[12\] Datapath.vhd(199) " "Inferred latch for \"T1\[12\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[13\] Datapath.vhd(199) " "Inferred latch for \"T1\[13\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[14\] Datapath.vhd(199) " "Inferred latch for \"T1\[14\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[15\] Datapath.vhd(199) " "Inferred latch for \"T1\[15\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[0\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[1\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[2\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[3\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[4\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[5\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[6\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[7\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[8\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[9\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[10\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[11\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[12\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[13\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[14\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Datapath.vhd(199) " "Inferred latch for \"RF_D3\[15\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] Datapath.vhd(199) " "Inferred latch for \"PC\[0\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] Datapath.vhd(199) " "Inferred latch for \"PC\[1\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] Datapath.vhd(199) " "Inferred latch for \"PC\[2\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] Datapath.vhd(199) " "Inferred latch for \"PC\[3\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] Datapath.vhd(199) " "Inferred latch for \"PC\[4\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] Datapath.vhd(199) " "Inferred latch for \"PC\[5\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] Datapath.vhd(199) " "Inferred latch for \"PC\[6\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] Datapath.vhd(199) " "Inferred latch for \"PC\[7\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] Datapath.vhd(199) " "Inferred latch for \"PC\[8\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] Datapath.vhd(199) " "Inferred latch for \"PC\[9\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] Datapath.vhd(199) " "Inferred latch for \"PC\[10\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] Datapath.vhd(199) " "Inferred latch for \"PC\[11\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] Datapath.vhd(199) " "Inferred latch for \"PC\[12\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] Datapath.vhd(199) " "Inferred latch for \"PC\[13\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] Datapath.vhd(199) " "Inferred latch for \"PC\[14\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] Datapath.vhd(199) " "Inferred latch for \"PC\[15\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[0\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[0\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[1\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[1\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[2\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[2\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[3\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[3\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[4\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[4\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[5\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[5\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[6\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[6\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[7\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[7\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[8\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[8\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[9\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[9\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[10\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[10\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[11\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[11\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[12\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[12\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[13\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[13\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[14\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[14\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_A\[15\] Datapath.vhd(199) " "Inferred latch for \"MEM_A\[15\]\" at Datapath.vhd(199)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 199 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Datapath.vhd(67) " "Inferred latch for \"S\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Datapath.vhd(67) " "Inferred latch for \"S\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Datapath.vhd(67) " "Inferred latch for \"S\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Datapath.vhd(67) " "Inferred latch for \"S\[3\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] Datapath.vhd(67) " "Inferred latch for \"S\[4\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] Datapath.vhd(67) " "Inferred latch for \"S\[5\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] Datapath.vhd(67) " "Inferred latch for \"S\[6\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] Datapath.vhd(67) " "Inferred latch for \"S\[7\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] Datapath.vhd(67) " "Inferred latch for \"S\[8\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] Datapath.vhd(67) " "Inferred latch for \"S\[9\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] Datapath.vhd(67) " "Inferred latch for \"S\[10\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] Datapath.vhd(67) " "Inferred latch for \"S\[11\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] Datapath.vhd(67) " "Inferred latch for \"S\[12\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] Datapath.vhd(67) " "Inferred latch for \"S\[13\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] Datapath.vhd(67) " "Inferred latch for \"S\[14\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] Datapath.vhd(67) " "Inferred latch for \"S\[15\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Datapath.vhd(67) " "Inferred latch for \"RF_A1\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Datapath.vhd(67) " "Inferred latch for \"RF_A1\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Datapath.vhd(67) " "Inferred latch for \"RF_A1\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Datapath.vhd(67) " "Inferred latch for \"RF_A3\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Datapath.vhd(67) " "Inferred latch for \"RF_A3\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Datapath.vhd(67) " "Inferred latch for \"RF_A3\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Datapath.vhd(67) " "Inferred latch for \"RF_A2\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Datapath.vhd(67) " "Inferred latch for \"RF_A2\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Datapath.vhd(67) " "Inferred latch for \"RF_A2\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[0\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[1\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[2\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[3\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[3\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[4\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[4\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[5\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[5\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[6\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[6\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[7\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[7\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[8\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[8\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[9\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[9\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[10\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[10\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[11\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[11\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[12\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[12\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[13\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[13\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[14\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[14\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MEM_Din\[15\] Datapath.vhd(67) " "Inferred latch for \"MEM_Din\[15\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] Datapath.vhd(67) " "Inferred latch for \"IR\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] Datapath.vhd(67) " "Inferred latch for \"IR\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] Datapath.vhd(67) " "Inferred latch for \"IR\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] Datapath.vhd(67) " "Inferred latch for \"IR\[3\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] Datapath.vhd(67) " "Inferred latch for \"IR\[4\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307846 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] Datapath.vhd(67) " "Inferred latch for \"IR\[5\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] Datapath.vhd(67) " "Inferred latch for \"IR\[6\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] Datapath.vhd(67) " "Inferred latch for \"IR\[7\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] Datapath.vhd(67) " "Inferred latch for \"IR\[8\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] Datapath.vhd(67) " "Inferred latch for \"IR\[9\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] Datapath.vhd(67) " "Inferred latch for \"IR\[10\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] Datapath.vhd(67) " "Inferred latch for \"IR\[11\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] Datapath.vhd(67) " "Inferred latch for \"IR\[12\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] Datapath.vhd(67) " "Inferred latch for \"IR\[13\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] Datapath.vhd(67) " "Inferred latch for \"IR\[14\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] Datapath.vhd(67) " "Inferred latch for \"IR\[15\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[0\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[1\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[2\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[3\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[3\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[4\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[4\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[5\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[5\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[6\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[6\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[7\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[7\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[8\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[8\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[9\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[9\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[10\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[10\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[11\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[11\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[12\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[12\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[13\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[13\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[14\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[14\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_B\[15\] Datapath.vhd(67) " "Inferred latch for \"ALU_B\[15\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[0\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[0\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[1\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[1\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[2\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[2\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[3\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[3\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[4\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[4\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[5\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[5\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[6\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[6\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[7\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[7\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[8\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[8\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[9\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[9\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[10\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[10\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[11\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[11\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[12\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[12\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[13\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[13\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[14\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[14\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_A\[15\] Datapath.vhd(67) " "Inferred latch for \"ALU_A\[15\]\" at Datapath.vhd(67)" {  } { { "Datapath.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF Top_Level_Entity:TLE\|datapath:dpth\|RF:RegisterFile " "Elaborating entity \"RF\" for hierarchy \"Top_Level_Entity:TLE\|datapath:dpth\|RF:RegisterFile\"" {  } { { "Datapath.vhd" "RegisterFile" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 Top_Level_Entity:TLE\|datapath:dpth\|RF:RegisterFile\|mux8:m0 " "Elaborating entity \"mux8\" for hierarchy \"Top_Level_Entity:TLE\|datapath:dpth\|RF:RegisterFile\|mux8:m0\"" {  } { { "Reg_File.vhd" "m0" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Reg_File.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory Top_Level_Entity:TLE\|datapath:dpth\|memory:MEM " "Elaborating entity \"memory\" for hierarchy \"Top_Level_Entity:TLE\|datapath:dpth\|memory:MEM\"" {  } { { "Datapath.vhd" "MEM" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Top_Level_Entity:TLE\|datapath:dpth\|alu:ALU1 " "Elaborating entity \"alu\" for hierarchy \"Top_Level_Entity:TLE\|datapath:dpth\|alu:ALU1\"" {  } { { "Datapath.vhd" "ALU1" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/Datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_change ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"flag_change\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"o\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cf ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"cf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zf ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"zf\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zf ALU.vhd(15) " "Inferred latch for \"zf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cf ALU.vhd(15) " "Inferred latch for \"cf\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU.vhd(15) " "Inferred latch for \"c\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021307862 "|DUT|Top_Level_Entity:TLE|datapath:dpth|alu:ALU1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector GND " "Pin \"output_vector\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/DUT.vhdl" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652021308471 "|DUT|output_vector"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652021308471 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "158 " "158 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652021308487 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector " "No output dependent on input pin \"input_vector\"" {  } { { "DUT.vhdl" "" { Text "D:/IITB/EE 309 Microprocessor/Project1/IITB_RISC_Multicycle/DUT.vhdl" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652021308518 "|DUT|input_vector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652021308518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652021308518 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652021308518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652021308518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652021308581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 20:18:28 2022 " "Processing ended: Sun May 08 20:18:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652021308581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652021308581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652021308581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652021308581 ""}
