# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../register_new.srcs/sources_1/new/ALU_RegisterFile.v" \
"../../../../register_new.srcs/sources_1/new/SMG.v" \
"../../../../register_new.srcs/sources_1/new/delay_5ms.v" \
"../../../../register_new.srcs/sources_1/new/registerfile.v" \
"../../../../register_new.srcs/sources_1/new/shumaguan.v" \
"../../../../register_new.srcs/sim_1/new/ALU_RegisterFile_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
