INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
ERROR: [VRFC 10-1412] syntax error near case [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:26]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:28]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:29]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:31]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:33]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:35]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:37]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:39]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:41]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:43]
ERROR: [VRFC 10-1412] syntax error near when [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:45]
ERROR: [VRFC 10-1412] syntax error near case [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:47]
ERROR: [VRFC 10-1504] unit binary_to_sg_arch ignored due to previous errors [C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd:24]
INFO: [VRFC 10-240] VHDL file C:/Users/yu5866da-s/vivado/project_2/project_2.srcs/sources_1/imports/Lab2/binary_to_sg.vhd ignored due to errors
