Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Mar 25 11:16:15 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|     Clock Signal     |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_3[0] | cnt_ds/cnt_reg[2]_0[0]  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_4[0] | cnt_ds/cnt_reg[13]_2[0] |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[2]_0[0]  | cnt_ds/SR[0]            |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_2[0] | cnt_ds/E[0]             |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_0[0] | cnt_ds/cnt_reg[13]_5[0] |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_5[0] | cnt_ds/cnt_reg[13]_1[0] |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/E[0]             | cnt_ds/cnt_reg[13]_3[0] |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | cnt_ds/cnt_reg[13]_1[0] | cnt_ds/cnt_reg[13]_4[0] |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                         | digit_looper/clear      |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG |                         | cnt_ds/cnt_reg[13]_0[0] |                8 |             32 |         4.00 |
+----------------------+-------------------------+-------------------------+------------------+----------------+--------------+


