`timescale 1ns / 1ps

module improved_slow_clk(
     input basys_clock,
     input [31:0] m,
     output reg signal = 0
    );
    
    reg [31:0] count = 0;
    
    always @ (posedge basys_clock) begin
  
        count <= (count == m) ? 0 : count + 1;
        signal <= (count == 0) ? ~signal : signal;
    
    end
    
endmodule
