{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627956486595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug  2 21:08:06 2021 " "Processing started: Mon Aug  2 21:08:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627956486596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956486596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off C10LPRefKit -c C10LPRefKit " "Command: quartus_map --read_settings_files=on --write_settings_files=off C10LPRefKit -c C10LPRefKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956486596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627956486696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627956486697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 CamaraVGADriver " "Found entity 1: CamaraVGADriver" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia " "Found entity 1: DivisorFrecuencia" {  } { { "../../../module/Verilog/VGA/DivisorFrecuencia.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/DivisorFrecuencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImBuffer " "Found entity 1: ImBuffer" {  } { { "../../../module/Verilog/VGA/ImBuffer.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImBufferv2 " "Found entity 1: ImBufferv2" {  } { { "../../../module/Verilog/VGA/ImBufferv2.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/ImBufferv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670 " "Found entity 1: OV7670" {  } { { "../../../module/Verilog/VGA/OV7670.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/OV7670.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneradorBaudios " "Found entity 1: GeneradorBaudios" {  } { { "../../../module/Verilog/UART/GeneradorBaudios.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/GeneradorBaudios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Found entity 1: Uart" {  } { { "../../../module/Verilog/UART/Uart.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRx " "Found entity 1: UartRx" {  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UartTx.v(23) " "Verilog HDL information at UartTx.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627956491042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA Data UartTx.v(10) " "Verilog HDL Declaration information at UartTx.v(10): object \"DATA\" differs only in case from object \"Data\" in the same scope" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTx " "Found entity 1: UartTx" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491043 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Servomotor.v(12) " "Verilog HDL information at Servomotor.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../../../module/Verilog/SERVO/Servomotor.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627956491043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Servomotor " "Found entity 1: Servomotor" {  } { { "../../../module/Verilog/SERVO/Servomotor.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/SERVO/Servomotor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Found entity 1: GPIO" {  } { { "../../../module/Verilog/INF/GPIO.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/INF/GPIO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorDistancia " "Found entity 1: ContadorDistancia" {  } { { "../../../module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFrecuencia1 " "Found entity 1: DivisorFrecuencia1" {  } { { "../../../module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/DivisorFrecuencia1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneradorPulsos " "Found entity 1: GeneradorPulsos" {  } { { "../../../module/Verilog/ULTRASONIDO/GeneradorPulsos.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ultrasonido " "Found entity 1: Ultrasonido" {  } { { "../../../module/Verilog/ULTRASONIDO/Ultrasonido.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "../../../module/Verilog/ULTRASONIDO/UnidadControl.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/UnidadControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Motores " "Found entity 1: Motores" {  } { { "../../../module/Verilog/MOTORES/Motores.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direcciones " "Found entity 1: Direcciones" {  } { { "../../../module/Verilog/MOTORES/Direcciones.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Direcciones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PWM.v(11) " "Verilog HDL information at PWM.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "../../../module/Verilog/MOTORES/PWM.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627956491046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../../../module/Verilog/MOTORES/PWM.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(331)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(402)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1036) " "Verilog HDL warning at picorv32.v(1036): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1036 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1116)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1116 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1245) " "Verilog HDL warning at picorv32.v(1245): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1246)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1262) " "Verilog HDL warning at picorv32.v(1262): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1263)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1263 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1306) " "Verilog HDL warning at picorv32.v(1306): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1306 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1309)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1309 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1344) " "Verilog HDL warning at picorv32.v(1344): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1399) " "Verilog HDL warning at picorv32.v(1399): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1399 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1400) " "Verilog HDL warning at picorv32.v(1400): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1412) " "Verilog HDL warning at picorv32.v(1412): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1412 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1413) " "Verilog HDL warning at picorv32.v(1413): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1413 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1431) " "Verilog HDL warning at picorv32.v(1431): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1432) " "Verilog HDL warning at picorv32.v(1432): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1435) " "Verilog HDL warning at picorv32.v(1435): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1435 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1450) " "Verilog HDL warning at picorv32.v(1450): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1450 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1480)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1480 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1492)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1575) " "Verilog HDL warning at picorv32.v(1575): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1575 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1576) " "Verilog HDL warning at picorv32.v(1576): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1578)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1578 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1622)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1622 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1730)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1730 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1761)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1761 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1831)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1831 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1839)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1839 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491050 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1854)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1854 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1879)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1879 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) " "Unrecognized synthesis attribute \"parallel_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896) " "Unrecognized synthesis attribute \"full_case\" at ../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v(1896)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1896 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1969) " "Verilog HDL warning at picorv32.v(1969): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1397) " "Verilog HDL information at picorv32.v(1397): always construct contains both blocking and non-blocking assignments" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1397 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2462) " "Verilog HDL warning at picorv32.v(2462): extended using \"x\" or \"z\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2462 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file /home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491053 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_retiming C10LPRefKit.v(846) " "Unrecognized synthesis attribute \"no_retiming\" at C10LPRefKit.v(846)" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 846 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491055 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_retiming C10LPRefKit.v(847) " "Unrecognized synthesis attribute \"no_retiming\" at C10LPRefKit.v(847)" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 847 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "C10LPRefKit.v(2920) " "Verilog HDL warning at C10LPRefKit.v(2920): extended using \"x\" or \"z\"" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2920 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UARTB_TxDone_status UARTB_TXDONE_status C10LPRefKit.v(356) " "Verilog HDL Declaration information at C10LPRefKit.v(356): object \"UARTB_TxDone_status\" differs only in case from object \"UARTB_TXDONE_status\" in the same scope" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 356 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UARTB_RxAvailable_status UARTB_RXAVAILABLE_status C10LPRefKit.v(359) " "Verilog HDL Declaration information at C10LPRefKit.v(359): object \"UARTB_RxAvailable_status\" differs only in case from object \"UARTB_RXAVAILABLE_status\" in the same scope" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 359 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UARTA_TxDone_status UARTA_TXDONE_status C10LPRefKit.v(397) " "Verilog HDL Declaration information at C10LPRefKit.v(397): object \"UARTA_TxDone_status\" differs only in case from object \"UARTA_TXDONE_status\" in the same scope" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 397 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UARTA_RxAvailable_status UARTA_RXAVAILABLE_status C10LPRefKit.v(400) " "Verilog HDL Declaration information at C10LPRefKit.v(400): object \"UARTA_RxAvailable_status\" differs only in case from object \"UARTA_RXAVAILABLE_status\" in the same scope" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 400 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ULTRASONIDO_Done_status ULTRASONIDO_DONE_status C10LPRefKit.v(460) " "Verilog HDL Declaration information at C10LPRefKit.v(460): object \"ULTRASONIDO_Done_status\" differs only in case from object \"ULTRASONIDO_DONE_status\" in the same scope" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 460 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627956491058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C10LPRefKit.v 1 1 " "Found 1 design units, including 1 entities, in source file C10LPRefKit.v" { { "Info" "ISGN_ENTITY_NAME" "1 C10LPRefKit " "Found entity 1: C10LPRefKit" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956491059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956491059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C10LPRefKit " "Elaborating entity \"C10LPRefKit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627956491127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re C10LPRefKit.v(61) " "Verilog HDL or VHDL warning at C10LPRefKit.v(61): object \"scratch_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we C10LPRefKit.v(63) " "Verilog HDL or VHDL warning at C10LPRefKit.v(63): object \"bus_errors_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re C10LPRefKit.v(64) " "Verilog HDL or VHDL warning at C10LPRefKit.v(64): object \"bus_errors_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "picorv32_idbus_err C10LPRefKit.v(80) " "Verilog HDL or VHDL warning at C10LPRefKit.v(80): object \"picorv32_idbus_err\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_dat_w C10LPRefKit.v(99) " "Verilog HDL or VHDL warning at C10LPRefKit.v(99): object \"ram_bus_dat_w\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_sel C10LPRefKit.v(101) " "Verilog HDL or VHDL warning at C10LPRefKit.v(101): object \"ram_bus_sel\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_we C10LPRefKit.v(105) " "Verilog HDL or VHDL warning at C10LPRefKit.v(105): object \"ram_bus_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_cti C10LPRefKit.v(106) " "Verilog HDL or VHDL warning at C10LPRefKit.v(106): object \"ram_bus_cti\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_bus_bte C10LPRefKit.v(107) " "Verilog HDL or VHDL warning at C10LPRefKit.v(107): object \"ram_bus_bte\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_cti C10LPRefKit.v(119) " "Verilog HDL or VHDL warning at C10LPRefKit.v(119): object \"interface0_ram_bus_cti\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface0_ram_bus_bte C10LPRefKit.v(120) " "Verilog HDL or VHDL warning at C10LPRefKit.v(120): object \"interface0_ram_bus_bte\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_cti C10LPRefKit.v(134) " "Verilog HDL or VHDL warning at C10LPRefKit.v(134): object \"interface1_ram_bus_cti\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491131 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "interface1_ram_bus_bte C10LPRefKit.v(135) " "Verilog HDL or VHDL warning at C10LPRefKit.v(135): object \"interface1_ram_bus_bte\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_first C10LPRefKit.v(143) " "Verilog HDL or VHDL warning at C10LPRefKit.v(143): object \"tx_sink_first\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_sink_last C10LPRefKit.v(144) " "Verilog HDL or VHDL warning at C10LPRefKit.v(144): object \"tx_sink_last\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_source_ready C10LPRefKit.v(152) " "Verilog HDL or VHDL warning at C10LPRefKit.v(152): object \"rx_source_ready\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_we C10LPRefKit.v(168) " "Verilog HDL or VHDL warning at C10LPRefKit.v(168): object \"uart_txfull_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txfull_re C10LPRefKit.v(169) " "Verilog HDL or VHDL warning at C10LPRefKit.v(169): object \"uart_txfull_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_we C10LPRefKit.v(171) " "Verilog HDL or VHDL warning at C10LPRefKit.v(171): object \"uart_rxempty_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxempty_re C10LPRefKit.v(172) " "Verilog HDL or VHDL warning at C10LPRefKit.v(172): object \"uart_rxempty_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_we C10LPRefKit.v(187) " "Verilog HDL or VHDL warning at C10LPRefKit.v(187): object \"uart_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_status_re C10LPRefKit.v(188) " "Verilog HDL or VHDL warning at C10LPRefKit.v(188): object \"uart_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_pending_we C10LPRefKit.v(192) " "Verilog HDL or VHDL warning at C10LPRefKit.v(192): object \"uart_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx2 C10LPRefKit.v(195) " "Verilog HDL or VHDL warning at C10LPRefKit.v(195): object \"uart_tx2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx2 C10LPRefKit.v(196) " "Verilog HDL or VHDL warning at C10LPRefKit.v(196): object \"uart_rx2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_enable_re C10LPRefKit.v(198) " "Verilog HDL or VHDL warning at C10LPRefKit.v(198): object \"uart_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_we C10LPRefKit.v(200) " "Verilog HDL or VHDL warning at C10LPRefKit.v(200): object \"uart_txempty_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_txempty_re C10LPRefKit.v(201) " "Verilog HDL or VHDL warning at C10LPRefKit.v(201): object \"uart_txempty_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_we C10LPRefKit.v(203) " "Verilog HDL or VHDL warning at C10LPRefKit.v(203): object \"uart_rxfull_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rxfull_re C10LPRefKit.v(204) " "Verilog HDL or VHDL warning at C10LPRefKit.v(204): object \"uart_rxfull_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_wrport_dat_r C10LPRefKit.v(238) " "Verilog HDL or VHDL warning at C10LPRefKit.v(238): object \"uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_tx_fifo_level1 C10LPRefKit.v(245) " "Verilog HDL or VHDL warning at C10LPRefKit.v(245): object \"uart_tx_fifo_level1\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_first C10LPRefKit.v(259) " "Verilog HDL or VHDL warning at C10LPRefKit.v(259): object \"uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_source_last C10LPRefKit.v(260) " "Verilog HDL or VHDL warning at C10LPRefKit.v(260): object \"uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_wrport_dat_r C10LPRefKit.v(275) " "Verilog HDL or VHDL warning at C10LPRefKit.v(275): object \"uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_rx_fifo_level1 C10LPRefKit.v(282) " "Verilog HDL or VHDL warning at C10LPRefKit.v(282): object \"uart_rx_fifo_level1\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_load_re C10LPRefKit.v(290) " "Verilog HDL or VHDL warning at C10LPRefKit.v(290): object \"timer_load_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491132 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_reload_re C10LPRefKit.v(292) " "Verilog HDL or VHDL warning at C10LPRefKit.v(292): object \"timer_reload_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_en_re C10LPRefKit.v(294) " "Verilog HDL or VHDL warning at C10LPRefKit.v(294): object \"timer_en_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_we C10LPRefKit.v(298) " "Verilog HDL or VHDL warning at C10LPRefKit.v(298): object \"timer_value_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_value_re C10LPRefKit.v(299) " "Verilog HDL or VHDL warning at C10LPRefKit.v(299): object \"timer_value_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_we C10LPRefKit.v(308) " "Verilog HDL or VHDL warning at C10LPRefKit.v(308): object \"timer_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_status_re C10LPRefKit.v(309) " "Verilog HDL or VHDL warning at C10LPRefKit.v(309): object \"timer_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_pending_we C10LPRefKit.v(312) " "Verilog HDL or VHDL warning at C10LPRefKit.v(312): object \"timer_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_zero2 C10LPRefKit.v(315) " "Verilog HDL or VHDL warning at C10LPRefKit.v(315): object \"timer_zero2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable_re C10LPRefKit.v(317) " "Verilog HDL or VHDL warning at C10LPRefKit.v(317): object \"timer_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_cti C10LPRefKit.v(327) " "Verilog HDL or VHDL warning at C10LPRefKit.v(327): object \"bus_cti\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_bte C10LPRefKit.v(328) " "Verilog HDL or VHDL warning at C10LPRefKit.v(328): object \"bus_bte\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tstriple1_i C10LPRefKit.v(340) " "Verilog HDL or VHDL warning at C10LPRefKit.v(340): object \"tstriple1_i\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_Baudios_re C10LPRefKit.v(348) " "Verilog HDL or VHDL warning at C10LPRefKit.v(348): object \"UARTB_Baudios_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 348 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_TxInit_re C10LPRefKit.v(350) " "Verilog HDL or VHDL warning at C10LPRefKit.v(350): object \"UARTB_TxInit_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_TxData_re C10LPRefKit.v(352) " "Verilog HDL or VHDL warning at C10LPRefKit.v(352): object \"UARTB_TxData_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_RxData_we C10LPRefKit.v(354) " "Verilog HDL or VHDL warning at C10LPRefKit.v(354): object \"UARTB_RxData_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_RxData_re C10LPRefKit.v(355) " "Verilog HDL or VHDL warning at C10LPRefKit.v(355): object \"UARTB_RxData_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_TxDone_we C10LPRefKit.v(357) " "Verilog HDL or VHDL warning at C10LPRefKit.v(357): object \"UARTB_TxDone_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_TxDone_re C10LPRefKit.v(358) " "Verilog HDL or VHDL warning at C10LPRefKit.v(358): object \"UARTB_TxDone_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_RxAvailable_we C10LPRefKit.v(360) " "Verilog HDL or VHDL warning at C10LPRefKit.v(360): object \"UARTB_RxAvailable_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_RxAvailable_re C10LPRefKit.v(361) " "Verilog HDL or VHDL warning at C10LPRefKit.v(361): object \"UARTB_RxAvailable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_status_we C10LPRefKit.v(376) " "Verilog HDL or VHDL warning at C10LPRefKit.v(376): object \"UARTB_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_status_re C10LPRefKit.v(377) " "Verilog HDL or VHDL warning at C10LPRefKit.v(377): object \"UARTB_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_pending_we C10LPRefKit.v(381) " "Verilog HDL or VHDL warning at C10LPRefKit.v(381): object \"UARTB_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_TXDONE2 C10LPRefKit.v(384) " "Verilog HDL or VHDL warning at C10LPRefKit.v(384): object \"UARTB_TXDONE2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_RXAVAILABLE2 C10LPRefKit.v(385) " "Verilog HDL or VHDL warning at C10LPRefKit.v(385): object \"UARTB_RXAVAILABLE2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 385 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTB_enable_re C10LPRefKit.v(387) " "Verilog HDL or VHDL warning at C10LPRefKit.v(387): object \"UARTB_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_Baudios_re C10LPRefKit.v(389) " "Verilog HDL or VHDL warning at C10LPRefKit.v(389): object \"UARTA_Baudios_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_TxInit_re C10LPRefKit.v(391) " "Verilog HDL or VHDL warning at C10LPRefKit.v(391): object \"UARTA_TxInit_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491133 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_TxData_re C10LPRefKit.v(393) " "Verilog HDL or VHDL warning at C10LPRefKit.v(393): object \"UARTA_TxData_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_RxData_we C10LPRefKit.v(395) " "Verilog HDL or VHDL warning at C10LPRefKit.v(395): object \"UARTA_RxData_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 395 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_RxData_re C10LPRefKit.v(396) " "Verilog HDL or VHDL warning at C10LPRefKit.v(396): object \"UARTA_RxData_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_TxDone_we C10LPRefKit.v(398) " "Verilog HDL or VHDL warning at C10LPRefKit.v(398): object \"UARTA_TxDone_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_TxDone_re C10LPRefKit.v(399) " "Verilog HDL or VHDL warning at C10LPRefKit.v(399): object \"UARTA_TxDone_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 399 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_RxAvailable_we C10LPRefKit.v(401) " "Verilog HDL or VHDL warning at C10LPRefKit.v(401): object \"UARTA_RxAvailable_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_RxAvailable_re C10LPRefKit.v(402) " "Verilog HDL or VHDL warning at C10LPRefKit.v(402): object \"UARTA_RxAvailable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_status_we C10LPRefKit.v(417) " "Verilog HDL or VHDL warning at C10LPRefKit.v(417): object \"UARTA_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 417 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_status_re C10LPRefKit.v(418) " "Verilog HDL or VHDL warning at C10LPRefKit.v(418): object \"UARTA_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_pending_we C10LPRefKit.v(422) " "Verilog HDL or VHDL warning at C10LPRefKit.v(422): object \"UARTA_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_TXDONE2 C10LPRefKit.v(425) " "Verilog HDL or VHDL warning at C10LPRefKit.v(425): object \"UARTA_TXDONE2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 425 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_RXAVAILABLE2 C10LPRefKit.v(426) " "Verilog HDL or VHDL warning at C10LPRefKit.v(426): object \"UARTA_RXAVAILABLE2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UARTA_enable_re C10LPRefKit.v(428) " "Verilog HDL or VHDL warning at C10LPRefKit.v(428): object \"UARTA_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Periodo_re C10LPRefKit.v(430) " "Verilog HDL or VHDL warning at C10LPRefKit.v(430): object \"Periodo_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 430 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ciclo_re C10LPRefKit.v(432) " "Verilog HDL or VHDL warning at C10LPRefKit.v(432): object \"Ciclo_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_Datain_re C10LPRefKit.v(434) " "Verilog HDL or VHDL warning at C10LPRefKit.v(434): object \"INF_Datain_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_Control_re C10LPRefKit.v(436) " "Verilog HDL or VHDL warning at C10LPRefKit.v(436): object \"INF_Control_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_Dataout_we C10LPRefKit.v(438) " "Verilog HDL or VHDL warning at C10LPRefKit.v(438): object \"INF_Dataout_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_Dataout_re C10LPRefKit.v(439) " "Verilog HDL or VHDL warning at C10LPRefKit.v(439): object \"INF_Dataout_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_status_we C10LPRefKit.v(448) " "Verilog HDL or VHDL warning at C10LPRefKit.v(448): object \"INF_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_status_re C10LPRefKit.v(449) " "Verilog HDL or VHDL warning at C10LPRefKit.v(449): object \"INF_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_pending_we C10LPRefKit.v(452) " "Verilog HDL or VHDL warning at C10LPRefKit.v(452): object \"INF_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_REFLECT2 C10LPRefKit.v(455) " "Verilog HDL or VHDL warning at C10LPRefKit.v(455): object \"INF_REFLECT2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 455 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INF_enable_re C10LPRefKit.v(457) " "Verilog HDL or VHDL warning at C10LPRefKit.v(457): object \"INF_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_Inicio_re C10LPRefKit.v(459) " "Verilog HDL or VHDL warning at C10LPRefKit.v(459): object \"ULTRASONIDO_Inicio_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 459 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_Done_we C10LPRefKit.v(461) " "Verilog HDL or VHDL warning at C10LPRefKit.v(461): object \"ULTRASONIDO_Done_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_Done_re C10LPRefKit.v(462) " "Verilog HDL or VHDL warning at C10LPRefKit.v(462): object \"ULTRASONIDO_Done_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_Distancia_we C10LPRefKit.v(464) " "Verilog HDL or VHDL warning at C10LPRefKit.v(464): object \"ULTRASONIDO_Distancia_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_Distancia_re C10LPRefKit.v(465) " "Verilog HDL or VHDL warning at C10LPRefKit.v(465): object \"ULTRASONIDO_Distancia_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_status_we C10LPRefKit.v(474) " "Verilog HDL or VHDL warning at C10LPRefKit.v(474): object \"ULTRASONIDO_status_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_status_re C10LPRefKit.v(475) " "Verilog HDL or VHDL warning at C10LPRefKit.v(475): object \"ULTRASONIDO_status_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_pending_we C10LPRefKit.v(478) " "Verilog HDL or VHDL warning at C10LPRefKit.v(478): object \"ULTRASONIDO_pending_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_DONE2 C10LPRefKit.v(481) " "Verilog HDL or VHDL warning at C10LPRefKit.v(481): object \"ULTRASONIDO_DONE2\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 481 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ULTRASONIDO_enable_re C10LPRefKit.v(483) " "Verilog HDL or VHDL warning at C10LPRefKit.v(483): object \"ULTRASONIDO_enable_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Movimiento_re C10LPRefKit.v(485) " "Verilog HDL or VHDL warning at C10LPRefKit.v(485): object \"Movimiento_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Duty1_re C10LPRefKit.v(487) " "Verilog HDL or VHDL warning at C10LPRefKit.v(487): object \"Duty1_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 487 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491134 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Duty2_re C10LPRefKit.v(489) " "Verilog HDL or VHDL warning at C10LPRefKit.v(489): object \"Duty2_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 489 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Forma_we C10LPRefKit.v(491) " "Verilog HDL or VHDL warning at C10LPRefKit.v(491): object \"Forma_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Forma_re C10LPRefKit.v(492) " "Verilog HDL or VHDL warning at C10LPRefKit.v(492): object \"Forma_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 492 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PromedioColor_we C10LPRefKit.v(494) " "Verilog HDL or VHDL warning at C10LPRefKit.v(494): object \"PromedioColor_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PromedioColor_re C10LPRefKit.v(495) " "Verilog HDL or VHDL warning at C10LPRefKit.v(495): object \"PromedioColor_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MapaData_re C10LPRefKit.v(497) " "Verilog HDL or VHDL warning at C10LPRefKit.v(497): object \"MapaData_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 497 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MapaAddr_re C10LPRefKit.v(499) " "Verilog HDL or VHDL warning at C10LPRefKit.v(499): object \"MapaAddr_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 499 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MapaWrite_re C10LPRefKit.v(501) " "Verilog HDL or VHDL warning at C10LPRefKit.v(501): object \"MapaWrite_re\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 501 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_cti C10LPRefKit.v(528) " "Verilog HDL or VHDL warning at C10LPRefKit.v(528): object \"basesoc_wishbone_cti\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 528 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_bte C10LPRefKit.v(529) " "Verilog HDL or VHDL warning at C10LPRefKit.v(529): object \"basesoc_wishbone_bte\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "request C10LPRefKit.v(542) " "Verilog HDL or VHDL warning at C10LPRefKit.v(542): object \"request\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_Datain0_we C10LPRefKit.v(556) " "Verilog HDL or VHDL warning at C10LPRefKit.v(556): object \"csrbank0_Datain0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_Control0_we C10LPRefKit.v(560) " "Verilog HDL or VHDL warning at C10LPRefKit.v(560): object \"csrbank0_Control0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_Dataout_r C10LPRefKit.v(563) " "Verilog HDL or VHDL warning at C10LPRefKit.v(563): object \"csrbank0_Dataout_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 563 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_ev_status_r C10LPRefKit.v(567) " "Verilog HDL or VHDL warning at C10LPRefKit.v(567): object \"csrbank0_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank0_ev_enable0_we C10LPRefKit.v(576) " "Verilog HDL or VHDL warning at C10LPRefKit.v(576): object \"csrbank0_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_Movimiento0_we C10LPRefKit.v(585) " "Verilog HDL or VHDL warning at C10LPRefKit.v(585): object \"csrbank1_Movimiento0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_Duty10_we C10LPRefKit.v(589) " "Verilog HDL or VHDL warning at C10LPRefKit.v(589): object \"csrbank1_Duty10_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 589 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank1_Duty20_we C10LPRefKit.v(593) " "Verilog HDL or VHDL warning at C10LPRefKit.v(593): object \"csrbank1_Duty20_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_Periodo0_we C10LPRefKit.v(602) " "Verilog HDL or VHDL warning at C10LPRefKit.v(602): object \"csrbank2_Periodo0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 602 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank2_Ciclo0_we C10LPRefKit.v(606) " "Verilog HDL or VHDL warning at C10LPRefKit.v(606): object \"csrbank2_Ciclo0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491135 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_Baudios0_we C10LPRefKit.v(615) " "Verilog HDL or VHDL warning at C10LPRefKit.v(615): object \"csrbank3_Baudios0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_TxInit0_we C10LPRefKit.v(619) " "Verilog HDL or VHDL warning at C10LPRefKit.v(619): object \"csrbank3_TxInit0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_TxData0_we C10LPRefKit.v(623) " "Verilog HDL or VHDL warning at C10LPRefKit.v(623): object \"csrbank3_TxData0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_RxData_r C10LPRefKit.v(626) " "Verilog HDL or VHDL warning at C10LPRefKit.v(626): object \"csrbank3_RxData_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_TxDone_r C10LPRefKit.v(630) " "Verilog HDL or VHDL warning at C10LPRefKit.v(630): object \"csrbank3_TxDone_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 630 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_RxAvailable_r C10LPRefKit.v(634) " "Verilog HDL or VHDL warning at C10LPRefKit.v(634): object \"csrbank3_RxAvailable_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 634 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_status_r C10LPRefKit.v(638) " "Verilog HDL or VHDL warning at C10LPRefKit.v(638): object \"csrbank3_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 638 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank3_ev_enable0_we C10LPRefKit.v(647) " "Verilog HDL or VHDL warning at C10LPRefKit.v(647): object \"csrbank3_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 647 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_Baudios0_we C10LPRefKit.v(656) " "Verilog HDL or VHDL warning at C10LPRefKit.v(656): object \"csrbank4_Baudios0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_TxInit0_we C10LPRefKit.v(660) " "Verilog HDL or VHDL warning at C10LPRefKit.v(660): object \"csrbank4_TxInit0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_TxData0_we C10LPRefKit.v(664) " "Verilog HDL or VHDL warning at C10LPRefKit.v(664): object \"csrbank4_TxData0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_RxData_r C10LPRefKit.v(667) " "Verilog HDL or VHDL warning at C10LPRefKit.v(667): object \"csrbank4_RxData_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_TxDone_r C10LPRefKit.v(671) " "Verilog HDL or VHDL warning at C10LPRefKit.v(671): object \"csrbank4_TxDone_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_RxAvailable_r C10LPRefKit.v(675) " "Verilog HDL or VHDL warning at C10LPRefKit.v(675): object \"csrbank4_RxAvailable_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 675 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_status_r C10LPRefKit.v(679) " "Verilog HDL or VHDL warning at C10LPRefKit.v(679): object \"csrbank4_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 679 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank4_ev_enable0_we C10LPRefKit.v(688) " "Verilog HDL or VHDL warning at C10LPRefKit.v(688): object \"csrbank4_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_Inicio0_we C10LPRefKit.v(697) " "Verilog HDL or VHDL warning at C10LPRefKit.v(697): object \"csrbank5_Inicio0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_Done_r C10LPRefKit.v(700) " "Verilog HDL or VHDL warning at C10LPRefKit.v(700): object \"csrbank5_Done_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_Distancia_r C10LPRefKit.v(704) " "Verilog HDL or VHDL warning at C10LPRefKit.v(704): object \"csrbank5_Distancia_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 704 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_ev_status_r C10LPRefKit.v(708) " "Verilog HDL or VHDL warning at C10LPRefKit.v(708): object \"csrbank5_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 708 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank5_ev_enable0_we C10LPRefKit.v(717) " "Verilog HDL or VHDL warning at C10LPRefKit.v(717): object \"csrbank5_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_Forma_r C10LPRefKit.v(725) " "Verilog HDL or VHDL warning at C10LPRefKit.v(725): object \"csrbank6_Forma_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_PromedioColor_r C10LPRefKit.v(729) " "Verilog HDL or VHDL warning at C10LPRefKit.v(729): object \"csrbank6_PromedioColor_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_MapaData0_we C10LPRefKit.v(734) " "Verilog HDL or VHDL warning at C10LPRefKit.v(734): object \"csrbank6_MapaData0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_MapaAddr0_we C10LPRefKit.v(738) " "Verilog HDL or VHDL warning at C10LPRefKit.v(738): object \"csrbank6_MapaAddr0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491136 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank6_MapaWrite0_we C10LPRefKit.v(742) " "Verilog HDL or VHDL warning at C10LPRefKit.v(742): object \"csrbank6_MapaWrite0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank7_reset0_we C10LPRefKit.v(751) " "Verilog HDL or VHDL warning at C10LPRefKit.v(751): object \"csrbank7_reset0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 751 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank7_scratch0_we C10LPRefKit.v(755) " "Verilog HDL or VHDL warning at C10LPRefKit.v(755): object \"csrbank7_scratch0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 755 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank7_bus_errors_r C10LPRefKit.v(758) " "Verilog HDL or VHDL warning at C10LPRefKit.v(758): object \"csrbank7_bus_errors_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 758 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_load0_we C10LPRefKit.v(768) " "Verilog HDL or VHDL warning at C10LPRefKit.v(768): object \"csrbank8_load0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_reload0_we C10LPRefKit.v(772) " "Verilog HDL or VHDL warning at C10LPRefKit.v(772): object \"csrbank8_reload0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_en0_we C10LPRefKit.v(776) " "Verilog HDL or VHDL warning at C10LPRefKit.v(776): object \"csrbank8_en0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_update_value0_we C10LPRefKit.v(780) " "Verilog HDL or VHDL warning at C10LPRefKit.v(780): object \"csrbank8_update_value0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_value_r C10LPRefKit.v(783) " "Verilog HDL or VHDL warning at C10LPRefKit.v(783): object \"csrbank8_value_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 783 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_ev_status_r C10LPRefKit.v(787) " "Verilog HDL or VHDL warning at C10LPRefKit.v(787): object \"csrbank8_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank8_ev_enable0_we C10LPRefKit.v(796) " "Verilog HDL or VHDL warning at C10LPRefKit.v(796): object \"csrbank8_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_txfull_r C10LPRefKit.v(804) " "Verilog HDL or VHDL warning at C10LPRefKit.v(804): object \"csrbank9_txfull_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_rxempty_r C10LPRefKit.v(808) " "Verilog HDL or VHDL warning at C10LPRefKit.v(808): object \"csrbank9_rxempty_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 808 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_ev_status_r C10LPRefKit.v(812) " "Verilog HDL or VHDL warning at C10LPRefKit.v(812): object \"csrbank9_ev_status_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 812 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_ev_enable0_we C10LPRefKit.v(821) " "Verilog HDL or VHDL warning at C10LPRefKit.v(821): object \"csrbank9_ev_enable0_we\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_txempty_r C10LPRefKit.v(824) " "Verilog HDL or VHDL warning at C10LPRefKit.v(824): object \"csrbank9_txempty_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csrbank9_rxfull_r C10LPRefKit.v(828) " "Verilog HDL or VHDL warning at C10LPRefKit.v(828): object \"csrbank9_rxfull_r\" assigned a value but never read" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956491137 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 C10LPRefKit.v(908) " "Verilog HDL assignment warning at C10LPRefKit.v(908): truncated value with size 8 to match size of target (1)" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956491244 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 C10LPRefKit.v(1092) " "Verilog HDL assignment warning at C10LPRefKit.v(1092): truncated value with size 48 to match size of target (32)" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956491246 "|C10LPRefKit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 C10LPRefKit.v(1186) " "Verilog HDL assignment warning at C10LPRefKit.v(1186): truncated value with size 30 to match size of target (14)" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956491246 "|C10LPRefKit"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 C10LPRefKit.v(2863) " "Verilog HDL warning at C10LPRefKit.v(2863): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2863 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1627956491940 "|C10LPRefKit"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_1 C10LPRefKit.v(2862) " "Verilog HDL warning at C10LPRefKit.v(2862): initial value for variable mem_1 should be constant" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2862 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1627956491941 "|C10LPRefKit"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 4095 C10LPRefKit.v(2883) " "Verilog HDL warning at C10LPRefKit.v(2883): number of words (0) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2883 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1627956492931 "|C10LPRefKit"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem_2 C10LPRefKit.v(2882) " "Verilog HDL warning at C10LPRefKit.v(2882): initial value for variable mem_2 should be constant" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2882 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1627956492934 "|C10LPRefKit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 C10LPRefKit.v(2834) " "Net \"mem.data_a\" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0'" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2834 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627956494193 "|C10LPRefKit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 C10LPRefKit.v(2834) " "Net \"mem.waddr_a\" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0'" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2834 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627956494193 "|C10LPRefKit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 C10LPRefKit.v(2834) " "Net \"mem.we_a\" at C10LPRefKit.v(2834) has no driver or initial value, using a default initial value '0'" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2834 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627956494208 "|C10LPRefKit"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[31\]__1 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[31\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508094 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[23\]__2 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[23\]__2\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508105 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[15\]__3 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[15\]__3\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508117 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_1\[0\]\[7\]__4 " "Inferred RAM node \"\|altsyncram:mem_1\[0\]\[7\]__4\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508128 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[31\]__5 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[31\]__5\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508152 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[23\]__6 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[23\]__6\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508175 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[15\]__7 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[15\]__7\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508199 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:mem_2\[0\]\[7\]__8 " "Inferred RAM node \"\|altsyncram:mem_2\[0\]\[7\]__8\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956508222 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[23\]__2 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[23\]__2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[15\]__3 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[15\]__3\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_1\[0\]\[7\]__4 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_1\[0\]\[7\]__4\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[31\]__5 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[31\]__5\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[23\]__6 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[23\]__6\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[15\]__7 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[15\]__7\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:mem_2\[0\]\[7\]__8 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:mem_2\[0\]\[7\]__8\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956508287 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627956508287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart Uart:Uart " "Elaborating entity \"Uart\" for hierarchy \"Uart:Uart\"" {  } { { "C10LPRefKit.v" "Uart" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTx Uart:Uart\|UartTx:Transmission " "Elaborating entity \"UartTx\" for hierarchy \"Uart:Uart\|UartTx:Transmission\"" {  } { { "../../../module/Verilog/UART/Uart.v" "Transmission" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx Uart:Uart\|UartRx:Receive " "Elaborating entity \"UartRx\" for hierarchy \"Uart:Uart\|UartRx:Receive\"" {  } { { "../../../module/Verilog/UART/Uart.v" "Receive" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorBaudios Uart:Uart\|GeneradorBaudios:Baud " "Elaborating entity \"GeneradorBaudios\" for hierarchy \"Uart:Uart\|GeneradorBaudios:Baud\"" {  } { { "../../../module/Verilog/UART/Uart.v" "Baud" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/Uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servomotor Servomotor:Servomotor " "Elaborating entity \"Servomotor\" for hierarchy \"Servomotor:Servomotor\"" {  } { { "C10LPRefKit.v" "Servomotor" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:GPIO " "Elaborating entity \"GPIO\" for hierarchy \"GPIO:GPIO\"" {  } { { "C10LPRefKit.v" "GPIO" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ultrasonido Ultrasonido:Ultrasonido " "Elaborating entity \"Ultrasonido\" for hierarchy \"Ultrasonido:Ultrasonido\"" {  } { { "C10LPRefKit.v" "Ultrasonido" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuencia1 Ultrasonido:Ultrasonido\|DivisorFrecuencia1:CLK1M " "Elaborating entity \"DivisorFrecuencia1\" for hierarchy \"Ultrasonido:Ultrasonido\|DivisorFrecuencia1:CLK1M\"" {  } { { "../../../module/Verilog/ULTRASONIDO/Ultrasonido.v" "CLK1M" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorPulsos Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse " "Elaborating entity \"GeneradorPulsos\" for hierarchy \"Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\"" {  } { { "../../../module/Verilog/ULTRASONIDO/Ultrasonido.v" "Pulse" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorDistancia Ultrasonido:Ultrasonido\|ContadorDistancia:Distance " "Elaborating entity \"ContadorDistancia\" for hierarchy \"Ultrasonido:Ultrasonido\|ContadorDistancia:Distance\"" {  } { { "../../../module/Verilog/ULTRASONIDO/Ultrasonido.v" "Distance" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl Ultrasonido:Ultrasonido\|UnidadControl:Control " "Elaborating entity \"UnidadControl\" for hierarchy \"Ultrasonido:Ultrasonido\|UnidadControl:Control\"" {  } { { "../../../module/Verilog/ULTRASONIDO/Ultrasonido.v" "Control" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/Ultrasonido.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motores Motores:Motores " "Elaborating entity \"Motores\" for hierarchy \"Motores:Motores\"" {  } { { "C10LPRefKit.v" "Motores" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM Motores:Motores\|PWM:First " "Elaborating entity \"PWM\" for hierarchy \"Motores:Motores\|PWM:First\"" {  } { { "../../../module/Verilog/MOTORES/Motores.v" "First" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Direcciones Motores:Motores\|Direcciones:Dir " "Elaborating entity \"Direcciones\" for hierarchy \"Motores:Motores\|Direcciones:Dir\"" {  } { { "../../../module/Verilog/MOTORES/Motores.v" "Dir" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/MOTORES/Motores.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CamaraVGADriver CamaraVGADriver:CamaraVGADriver " "Elaborating entity \"CamaraVGADriver\" for hierarchy \"CamaraVGADriver:CamaraVGADriver\"" {  } { { "C10LPRefKit.v" "CamaraVGADriver" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509900 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColoresProm CamaraVGADriver.v(51) " "Verilog HDL or VHDL warning at CamaraVGADriver.v(51): object \"ColoresProm\" assigned a value but never read" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509900 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ColoresForma CamaraVGADriver.v(52) " "Verilog HDL or VHDL warning at CamaraVGADriver.v(52): object \"ColoresForma\" assigned a value but never read" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509900 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DataMapaOut CamaraVGADriver.v(98) " "Verilog HDL Always Construct warning at CamaraVGADriver.v(98): variable \"DataMapaOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627956509902 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PromedioColor CamaraVGADriver.v(111) " "Verilog HDL Always Construct warning at CamaraVGADriver.v(111): variable \"PromedioColor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627956509902 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forma CamaraVGADriver.v(121) " "Verilog HDL Always Construct warning at CamaraVGADriver.v(121): variable \"Forma\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627956509902 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CounterX CamaraVGADriver.v(73) " "Verilog HDL Always Construct warning at CamaraVGADriver.v(73): inferring latch(es) for variable \"CounterX\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1627956509902 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CounterY CamaraVGADriver.v(73) " "Verilog HDL Always Construct warning at CamaraVGADriver.v(73): inferring latch(es) for variable \"CounterY\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1627956509902 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[0\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterY\[0\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509903 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[1\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterY\[1\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509903 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterY\[2\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterY\[2\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509903 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterX\[0\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterX\[0\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509903 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterX\[1\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterX\[1\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509903 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CounterX\[2\] CamaraVGADriver.v(76) " "Inferred latch for \"CounterX\[2\]\" at CamaraVGADriver.v(76)" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956509904 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImBufferv2 CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa " "Elaborating entity \"ImBufferv2\" for hierarchy \"CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\"" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "Mapa" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\"" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "VGA" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(44) " "Verilog HDL assignment warning at VGA_driver.v(44): truncated value with size 32 to match size of target (10)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509910 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(45) " "Verilog HDL assignment warning at VGA_driver.v(45): truncated value with size 32 to match size of target (9)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509910 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(58) " "Verilog HDL assignment warning at VGA_driver.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509911 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(59) " "Verilog HDL assignment warning at VGA_driver.v(59): truncated value with size 32 to match size of target (9)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509911 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(68) " "Verilog HDL assignment warning at VGA_driver.v(68): truncated value with size 32 to match size of target (9)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509911 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(72) " "Verilog HDL assignment warning at VGA_driver.v(72): truncated value with size 32 to match size of target (10)" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509911 "|C10LPRefKit|CamaraVGADriver:CamaraVGADriver|VGA_Driver640x480:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFrecuencia CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25 " "Elaborating entity \"DivisorFrecuencia\" for hierarchy \"CamaraVGADriver:CamaraVGADriver\|DivisorFrecuencia:CLK25\"" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "CLK25" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670 CamaraVGADriver:CamaraVGADriver\|OV7670:Cam " "Elaborating entity \"OV7670\" for hierarchy \"CamaraVGADriver:CamaraVGADriver\|OV7670:Cam\"" {  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "Cam" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:picorv32 " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:picorv32\"" {  } { { "C10LPRefKit.v" "picorv32" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956509943 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509946 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(695) " "Verilog HDL or VHDL warning at picorv32.v(695): object \"dbg_rs1val\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs2val\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(767) " "Verilog HDL or VHDL warning at picorv32.v(767): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1179) " "Verilog HDL or VHDL warning at picorv32.v(1179): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627956509947 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(332) " "Verilog HDL warning at picorv32.v(332): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 332 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509949 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1627956509949 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509951 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(797) " "Verilog HDL assignment warning at picorv32.v(797): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509968 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(798) " "Verilog HDL assignment warning at picorv32.v(798): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509969 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(799) " "Verilog HDL assignment warning at picorv32.v(799): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509969 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(830) " "Verilog HDL assignment warning at picorv32.v(830): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509970 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(831) " "Verilog HDL assignment warning at picorv32.v(831): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509970 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(832) " "Verilog HDL assignment warning at picorv32.v(832): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509970 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(888) " "Verilog HDL assignment warning at picorv32.v(888): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509972 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1240) " "Verilog HDL assignment warning at picorv32.v(1240): truncated value with size 33 to match size of target (32)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509977 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 32 to match size of target (1)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509977 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1247) " "Verilog HDL warning at picorv32.v(1247): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1247 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509977 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1247) " "Verilog HDL Case Statement warning at picorv32.v(1247): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1247 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509977 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1264) " "Verilog HDL warning at picorv32.v(1264): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1264 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509978 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1264) " "Verilog HDL Case Statement warning at picorv32.v(1264): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1264 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509978 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1310) " "Verilog HDL warning at picorv32.v(1310): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1310 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509978 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1310) " "Verilog HDL Case Statement warning at picorv32.v(1310): incomplete case statement has no default case item" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1310 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1627956509978 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1344) " "Verilog HDL assignment warning at picorv32.v(1344): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509979 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1399) " "Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509979 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1421) " "Verilog HDL assignment warning at picorv32.v(1421): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509980 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picorv32.v(1423) " "Verilog HDL assignment warning at picorv32.v(1423): truncated value with size 32 to match size of target (4)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509980 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1493) " "Verilog HDL warning at picorv32.v(1493): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1493 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509981 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1539) " "Verilog HDL assignment warning at picorv32.v(1539): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509981 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1589) " "Verilog HDL assignment warning at picorv32.v(1589): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509982 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1623) " "Verilog HDL warning at picorv32.v(1623): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1623 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509983 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1623) " "Verilog HDL Case Statement warning at picorv32.v(1623): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1623 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509983 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picorv32.v(1658) " "Verilog HDL assignment warning at picorv32.v(1658): truncated value with size 32 to match size of target (6)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509983 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 picorv32.v(1704) " "Verilog HDL assignment warning at picorv32.v(1704): truncated value with size 6 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509983 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1726) " "Verilog HDL assignment warning at picorv32.v(1726): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509984 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1756) " "Verilog HDL assignment warning at picorv32.v(1756): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509985 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1832) " "Verilog HDL warning at picorv32.v(1832): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1832 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1832) " "Verilog HDL Case Statement warning at picorv32.v(1832): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1832 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1837) " "Verilog HDL assignment warning at picorv32.v(1837): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1840) " "Verilog HDL warning at picorv32.v(1840): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1840 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1840) " "Verilog HDL Case Statement warning at picorv32.v(1840): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1840 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1845) " "Verilog HDL assignment warning at picorv32.v(1845): truncated value with size 32 to match size of target (5)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1855) " "Verilog HDL warning at picorv32.v(1855): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1855 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1855) " "Verilog HDL Case Statement warning at picorv32.v(1855): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1855 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509986 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1880) " "Verilog HDL warning at picorv32.v(1880): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1880 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509987 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1880) " "Verilog HDL Case Statement warning at picorv32.v(1880): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1880 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509987 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1897) " "Verilog HDL warning at picorv32.v(1897): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1897 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1627956509987 "|C10LPRefKit|picorv32:picorv32"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1897) " "Verilog HDL Case Statement warning at picorv32.v(1897): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 1897 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1627956509987 "|C10LPRefKit|picorv32:picorv32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_mul picorv32:picorv32\|picorv32_pcpi_mul:pcpi_mul " "Elaborating entity \"picorv32_pcpi_mul\" for hierarchy \"picorv32:picorv32\|picorv32_pcpi_mul:pcpi_mul\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "pcpi_mul" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2286) " "Verilog HDL assignment warning at picorv32.v(2286): truncated value with size 32 to match size of target (7)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956510121 "|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 picorv32.v(2294) " "Verilog HDL assignment warning at picorv32.v(2294): truncated value with size 32 to match size of target (7)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956510121 "|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 picorv32.v(2308) " "Verilog HDL assignment warning at picorv32.v(2308): truncated value with size 64 to match size of target (32)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956510123 "|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_mul:pcpi_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32_pcpi_div picorv32:picorv32\|picorv32_pcpi_div:pcpi_div " "Elaborating entity \"picorv32_pcpi_div\" for hierarchy \"picorv32:picorv32\|picorv32_pcpi_div:pcpi_div\"" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "pcpi_div" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510142 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "picorv32.v(2473) " "Verilog HDL error at picorv32.v(2473): constant value overflow" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2473 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1627956510143 "|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 picorv32.v(2494) " "Verilog HDL assignment warning at picorv32.v(2494): truncated value with size 63 to match size of target (32)" {  } { { "../../../../../install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" "" { Text "/home/oyuky/install_litex/pythondata-cpu-picorv32/pythondata_cpu_picorv32/verilog/picorv32.v" 2494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627956510143 "|C10LPRefKit|picorv32:picorv32|picorv32_pcpi_div:pcpi_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_1\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_1\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_1\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"altsyncram:mem_1\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_1\[0\]\[31\]__1 " "Instantiated megafunction \"altsyncram:mem_1\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510216 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956510216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2h1 " "Found entity 1: altsyncram_p2h1" {  } { { "db/altsyncram_p2h1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_p2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956510246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956510246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2h1 altsyncram:mem_1\[0\]\[31\]__1\|altsyncram_p2h1:auto_generated " "Elaborating entity \"altsyncram_p2h1\" for hierarchy \"altsyncram:mem_1\[0\]\[31\]__1\|altsyncram_p2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:mem_2\[0\]\[31\]__5 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:mem_2\[0\]\[31\]__5\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_2\[0\]\[31\]__5 " "Elaborated megafunction instantiation \"altsyncram:mem_2\[0\]\[31\]__5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_2\[0\]\[31\]__5 " "Instantiated megafunction \"altsyncram:mem_2\[0\]\[31\]__5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956510278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956510278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53h1 " "Found entity 1: altsyncram_53h1" {  } { { "db/altsyncram_53h1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_53h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956510309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956510309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53h1 altsyncram:mem_2\[0\]\[31\]__5\|altsyncram_53h1:auto_generated " "Elaborating entity \"altsyncram_53h1\" for hierarchy \"altsyncram:mem_2\[0\]\[31\]__5\|altsyncram_53h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956510309 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ultrasonido:Ultrasonido\|ContadorDistancia:Distance\|Varclock " "Found clock multiplexer Ultrasonido:Ultrasonido\|ContadorDistancia:Distance\|Varclock" {  } { { "../../../module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/ContadorDistanciaFix.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Ultrasonido:Ultrasonido|ContadorDistancia:Distance|Varclock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock " "Found clock multiplexer Ultrasonido:Ultrasonido\|GeneradorPulsos:Pulse\|VarClock" {  } { { "../../../module/Verilog/ULTRASONIDO/GeneradorPulsos.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/ULTRASONIDO/GeneradorPulsos.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Ultrasonido:Ultrasonido|GeneradorPulsos:Pulse|VarClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Uart_1\|UartRx:Receive\|VarClock " "Found clock multiplexer Uart:Uart_1\|UartRx:Receive\|VarClock" {  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Uart:Uart_1|UartRx:Receive|VarClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Uart_1\|UartTx:Transmission\|VarClock " "Found clock multiplexer Uart:Uart_1\|UartTx:Transmission\|VarClock" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Uart:Uart_1|UartTx:Transmission|VarClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Uart\|UartRx:Receive\|VarClock " "Found clock multiplexer Uart:Uart\|UartRx:Receive\|VarClock" {  } { { "../../../module/Verilog/UART/UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartRx.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Uart:Uart|UartRx:Receive|VarClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Uart\|UartTx:Transmission\|VarClock " "Found clock multiplexer Uart:Uart\|UartTx:Transmission\|VarClock" {  } { { "../../../module/Verilog/UART/UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/UART/UartTx.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627956526508 "|C10LPRefKit|Uart:Uart|UartTx:Transmission|VarClock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1627956526508 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1627956526630 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1627956526630 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|ram_rtl_0 " "Inferred dual-clock RAM node \"CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956530171 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:picorv32\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32:picorv32\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956530171 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:picorv32\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32:picorv32\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1627956530172 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "C10LPRefKit.v" "storage" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2886 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1627956530173 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "C10LPRefKit.v" "storage_1" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 2903 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1627956530173 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1627956530173 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif " "Parameter INIT_FILE set to db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:picorv32\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:picorv32\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 36 " "Parameter NUMWORDS_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 36 " "Parameter NUMWORDS_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:picorv32\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:picorv32\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 36 " "Parameter NUMWORDS_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 36 " "Parameter NUMWORDS_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5750 " "Parameter NUMWORDS_A set to 5750" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif " "Parameter INIT_FILE set to db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627956532223 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627956532223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956532247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"CamaraVGADriver:CamaraVGADriver\|ImBufferv2:Mapa\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C10LPRefKit.ram0_ImBufferv2_a1a3e1d5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532247 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956532247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3i1 " "Found entity 1: altsyncram_u3i1" {  } { { "db/altsyncram_u3i1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_u3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956532277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956532277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32:picorv32\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32:picorv32\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956532305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32:picorv32\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32:picorv32\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 36 " "Parameter \"NUMWORDS_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 36 " "Parameter \"NUMWORDS_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532306 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956532306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sd1 " "Found entity 1: altsyncram_0sd1" {  } { { "db/altsyncram_0sd1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_0sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956532338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956532338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32:picorv32\|altsyncram:cpuregs_rtl_1 " "Elaborated megafunction instantiation \"picorv32:picorv32\|altsyncram:cpuregs_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956532360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32:picorv32\|altsyncram:cpuregs_rtl_1 " "Instantiated megafunction \"picorv32:picorv32\|altsyncram:cpuregs_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 36 " "Parameter \"NUMWORDS_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 36 " "Parameter \"NUMWORDS_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532360 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956532360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956532384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:mem_rtl_0 " "Instantiated megafunction \"altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5750 " "Parameter \"NUMWORDS_A\" = \"5750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif " "Parameter \"INIT_FILE\" = \"db/C10LPRefKit.ram0_C10LPRefKit_eb1be171.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956532384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_en71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_en71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_en71 " "Found entity 1: altsyncram_en71" {  } { { "db/altsyncram_en71.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_en71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956532416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956532416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956532601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627956532601 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627956532601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_toj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_toj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_toj1 " "Found entity 1: altsyncram_toj1" {  } { { "db/altsyncram_toj1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627956532631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956532631 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_toj1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627956532790 "|C10LPRefKit|altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_toj1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627956532790 "|C10LPRefKit|altsyncram:storage_1_rtl_0|altsyncram_toj1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_toj1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627956532790 "|C10LPRefKit|altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_toj1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_toj1.tdf" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/db/altsyncram_toj1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/oyuky/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627956532790 "|C10LPRefKit|altsyncram:storage_rtl_0|altsyncram_toj1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627956532790 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627956532790 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627956532929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterX\[0\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterX\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterX\[1\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterX\[2\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterX\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countX\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterY\[0\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterY\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterY\[1\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterY\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CamaraVGADriver:CamaraVGADriver\|CounterY\[2\] " "Latch CamaraVGADriver:CamaraVGADriver\|CounterY\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\] " "Ports D and ENA on the latch are fed by the same signal CamaraVGADriver:CamaraVGADriver\|VGA_Driver640x480:VGA\|countY\[8\]" {  } { { "../../../module/Verilog/VGA/VGA_driver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/VGA_driver.v" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627956533008 ""}  } { { "../../../module/Verilog/VGA/CamaraVGADriver.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/module/Verilog/VGA/CamaraVGADriver.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627956533008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hyperram_rst_n VCC " "Pin \"hyperram_rst_n\" is stuck at VCC" {  } { { "C10LPRefKit.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627956537591 "|C10LPRefKit|hyperram_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627956537591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627956537760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627956540443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.map.smsg " "Generated suppressed messages file /home/oyuky/Grupo-5-proyecto/Software/build/C10LPRefKit/gateware/C10LPRefKit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956540599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627956540997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627956540997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5715 " "Implemented 5715 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627956541368 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627956541368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1627956541368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5479 " "Implemented 5479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627956541368 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627956541368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627956541368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 319 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 319 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1472 " "Peak virtual memory: 1472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627956541396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug  2 21:09:01 2021 " "Processing ended: Mon Aug  2 21:09:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627956541396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627956541396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627956541396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627956541396 ""}
