# -------------------------------------------------------------------------- #
#
# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# Date created = 18:25:23  March 14, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		logisimTopLevelShell_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY logisimTopLevelShell
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:25:23  MARCH 14, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name FMAX_REQUIREMENT "100 MHz"
set_global_assignment -name RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/base/LogisimClockComponent_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/base/logisimTickGenerator_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/accel_driver_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/accel_main_driver_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/clock_div_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/print_accel_values_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/sevenseg_logic_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/sevenseg_output_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/spi_accelerometer_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/spi_master_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/AND_GATE_3_INPUTS_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/AND_GATE_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_4_INPUTS_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_5_INPUTS_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_6_INPUTS_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/plexers/Multiplexer_bus_4_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/toplevel/logisimTopLevelShell_entity.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/base/LogisimClockComponent_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/base/logisimTickGenerator_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/accel_driver_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/accel_main_driver_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/clock_div_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/print_accel_values_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/sevenseg_logic_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/sevenseg_output_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/spi_accelerometer_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/circuit/spi_master_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/AND_GATE_3_INPUTS_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/AND_GATE_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_4_INPUTS_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_5_INPUTS_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/gates/OR_GATE_6_INPUTS_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/plexers/Multiplexer_bus_4_behavior.vhd"
set_global_assignment -name VHDL_FILE "C:/Users/lolon/OneDrive/EPFL/Semester_Project/Shared_Folder/Lolo/UC_Davis/VHDL-VERILOG-G-sensor/hdl//accelerometer_ADXL345/print_accel_values/vhdl/toplevel/logisimTopLevelShell_behavior.vhd"
set_location_assignment PIN_N14 -to fpgaGlobalClock
set_location_assignment PIN_F21 -to n_HEX3_L_7_Segment_Display_1_Segment_A
set_location_assignment PIN_E22 -to n_HEX3_L_7_Segment_Display_1_Segment_B
set_location_assignment PIN_E21 -to n_HEX3_L_7_Segment_Display_1_Segment_C
set_location_assignment PIN_C19 -to n_HEX3_L_7_Segment_Display_1_Segment_D
set_location_assignment PIN_C20 -to n_HEX3_L_7_Segment_Display_1_Segment_E
set_location_assignment PIN_D19 -to n_HEX3_L_7_Segment_Display_1_Segment_F
set_location_assignment PIN_E17 -to n_HEX3_L_7_Segment_Display_1_Segment_G
set_location_assignment PIN_D22 -to n_HEX3_L_7_Segment_Display_1_DecimalPoint
set_location_assignment PIN_C10 -to AXIS_SELECTOR_sw_1
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to AXIS_SELECTOR_sw_1
set_location_assignment PIN_C11 -to AXIS_SELECTOR_sw_2
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to AXIS_SELECTOR_sw_2
set_location_assignment PIN_AB16 -to cs_0
set_location_assignment PIN_B20 -to n_HEX2_L_7_Segment_Display_1_Segment_A
set_location_assignment PIN_A20 -to n_HEX2_L_7_Segment_Display_1_Segment_B
set_location_assignment PIN_B19 -to n_HEX2_L_7_Segment_Display_1_Segment_C
set_location_assignment PIN_A21 -to n_HEX2_L_7_Segment_Display_1_Segment_D
set_location_assignment PIN_B21 -to n_HEX2_L_7_Segment_Display_1_Segment_E
set_location_assignment PIN_C22 -to n_HEX2_L_7_Segment_Display_1_Segment_F
set_location_assignment PIN_B22 -to n_HEX2_L_7_Segment_Display_1_Segment_G
set_location_assignment PIN_A19 -to n_HEX2_L_7_Segment_Display_1_DecimalPoint
set_location_assignment PIN_C18 -to n_HEX1_L_7_Segment_Display_1_Segment_A
set_location_assignment PIN_D18 -to n_HEX1_L_7_Segment_Display_1_Segment_B
set_location_assignment PIN_E18 -to n_HEX1_L_7_Segment_Display_1_Segment_C
set_location_assignment PIN_B16 -to n_HEX1_L_7_Segment_Display_1_Segment_D
set_location_assignment PIN_A17 -to n_HEX1_L_7_Segment_Display_1_Segment_E
set_location_assignment PIN_A18 -to n_HEX1_L_7_Segment_Display_1_Segment_F
set_location_assignment PIN_B17 -to n_HEX1_L_7_Segment_Display_1_Segment_G
set_location_assignment PIN_A16 -to n_HEX1_L_7_Segment_Display_1_DecimalPoint
set_location_assignment PIN_Y14 -to accel_input_0
set_location_assignment PIN_C14 -to n_HEX0_L_7_Segment_Display_1_Segment_A
set_location_assignment PIN_E15 -to n_HEX0_L_7_Segment_Display_1_Segment_B
set_location_assignment PIN_C15 -to n_HEX0_L_7_Segment_Display_1_Segment_C
set_location_assignment PIN_C16 -to n_HEX0_L_7_Segment_Display_1_Segment_D
set_location_assignment PIN_E16 -to n_HEX0_L_7_Segment_Display_1_Segment_E
set_location_assignment PIN_D17 -to n_HEX0_L_7_Segment_Display_1_Segment_F
set_location_assignment PIN_C17 -to n_HEX0_L_7_Segment_Display_1_Segment_G
set_location_assignment PIN_D15 -to n_HEX0_L_7_Segment_Display_1_DecimalPoint
set_location_assignment PIN_V12 -to miso_0
set_location_assignment PIN_V11 -to mosi_0
set_location_assignment PIN_F15 -to enable_accel_0
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to enable_accel_0
set_location_assignment PIN_B14 -to rst_0
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to rst_0
set_location_assignment PIN_AB15 -to sclk_0
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name VHDL_FILE ../vhdl/base/LogisimClockComponent_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/base/logisimTickGenerator_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/accel_driver_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/accel_main_driver_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/clock_div_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/print_accel_values_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/sevenseg_logic_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/sevenseg_output_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/spi_accelerometer_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/spi_master_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/AND_GATE_3_INPUTS_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/AND_GATE_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_4_INPUTS_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_5_INPUTS_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_6_INPUTS_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/plexers/Multiplexer_bus_4_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/toplevel/logisimTopLevelShell_entity.vhd
set_global_assignment -name VHDL_FILE ../vhdl/base/LogisimClockComponent_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/base/logisimTickGenerator_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/accel_driver_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/accel_main_driver_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/clock_div_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/print_accel_values_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/sevenseg_logic_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/sevenseg_output_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/spi_accelerometer_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/circuit/spi_master_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/AND_GATE_3_INPUTS_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/AND_GATE_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_4_INPUTS_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_5_INPUTS_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/gates/OR_GATE_6_INPUTS_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/plexers/Multiplexer_bus_4_behavior.vhd
set_global_assignment -name VHDL_FILE ../vhdl/toplevel/logisimTopLevelShell_behavior.vhd