

================================================================
== Vivado HLS Report for 'exp_13_7_s'
================================================================
* Date:           Thu May  2 15:41:08 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W12_6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.178|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    198|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      50|     26|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|      54|    224|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_2_m_1_tabl_U  |exp_13_7_s_exp_x_ibs  |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_1_table_V_U   |exp_13_7_s_exp_x_jbC  |        0|  25|  13|    0|    32|   25|     1|          800|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  50|  26|    0|    64|   50|     2|         1600|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_fu_393_p2            |     *    |      2|  0|  47|          25|          25|
    |y_l_V_fu_409_p2            |     +    |      0|  0|  32|          25|          25|
    |and_ln194_fu_286_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_280_p2      |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln1498_fu_274_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln255_1_fu_472_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln255_fu_442_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln194_1_fu_330_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_2_fu_336_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_3_fu_342_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_4_fu_348_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_5_fu_354_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_6_fu_360_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_7_fu_366_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln194_fu_324_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln255_1_fu_478_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln255_fu_456_p2         |    or    |      0|  0|   2|           1|           1|
    |ap_return                  |  select  |      0|  0|  13|           1|          12|
    |p_Val2_9_fu_425_p3         |  select  |      0|  0|  22|           1|          22|
    |select_ln195_fu_377_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln191_1_fu_184_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_2_fu_198_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_3_fu_212_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_4_fu_226_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_5_fu_240_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_6_fu_254_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_7_fu_268_p2      |    xor   |      0|  0|   2|           1|           1|
    |xor_ln191_fu_170_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln195_fu_372_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      2|  0| 198|          94|         126|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |or_ln194_7_reg_517       |  1|   0|    1|          0|
    |tmp_reg_502              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  exp<13, 7>  | return value |
|ap_return  | out |   13| ap_ctrl_hs |  exp<13, 7>  | return value |
|x_V        |  in |   13|   ap_none  |      x_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %x_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_l_V = sext i13 %x_V_read to i23" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:182]   --->   Operation 4 'sext' 'x_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %x_V_read, i32 6, i32 9)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:185]   --->   Operation 5 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i13 %x_V_read to i6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 6 'trunc' 'trunc_ln612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_13 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln612, i5 0)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:187]   --->   Operation 7 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %x_V_read, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 9)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191 = xor i1 %tmp, %p_Result_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 10 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 10)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 11 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln194)   --->   "%xor_ln191_1 = xor i1 %tmp, %p_Result_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 12 'xor' 'xor_ln191_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 11)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 13 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_2 = xor i1 %tmp, %p_Result_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 14 'xor' 'xor_ln191_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 12)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 15 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%xor_ln191_3 = xor i1 %tmp, %p_Result_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 16 'xor' 'xor_ln191_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 13)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 17 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_4 = xor i1 %tmp, %p_Result_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 18 'xor' 'xor_ln191_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 14)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 19 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%xor_ln191_5 = xor i1 %tmp, %p_Result_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 20 'xor' 'xor_ln191_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 15)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 21 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_6 = xor i1 %tmp, %p_Result_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 22 'xor' 'xor_ln191_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %x_l_V, i32 16)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 23 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%xor_ln191_7 = xor i1 %tmp, %p_Result_7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191]   --->   Operation 24 'xor' 'xor_ln191_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp eq i4 %p_Result_12, 7" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 25 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp ugt i11 %p_Result_13, -768" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 26 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%and_ln194 = and i1 %icmp_ln1498, %icmp_ln1494" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 27 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s_50 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %x_V_read, i32 5, i32 8)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 28 'partselect' 'p_Result_s_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_14 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp, i4 %p_Result_s_50)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 29 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V = trunc i13 %x_V_read to i5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:204]   --->   Operation 30 'trunc' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %tmp_V to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 31 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_tabl_1 = getelementptr [32 x i25]* @exp_x_msb_2_m_1_tabl, i64 0, i64 %zext_ln544" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 32 'getelementptr' 'exp_x_msb_2_m_1_tabl_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 33 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i5 %p_Result_14 to i64" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'zext' 'zext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_s = getelementptr [32 x i25]* @exp_x_msb_1_table_V, i64 0, i64 %zext_ln544_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 35 'getelementptr' 'exp_x_msb_1_table_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 36 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194 = or i1 %xor_ln191, %xor_ln191_1" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 37 'or' 'or_ln194' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_2)   --->   "%or_ln194_1 = or i1 %xor_ln191_2, %xor_ln191_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 38 'or' 'or_ln194_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_2 = or i1 %or_ln194_1, %or_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 39 'or' 'or_ln194_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_3 = or i1 %xor_ln191_4, %xor_ln191_5" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 40 'or' 'or_ln194_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_5)   --->   "%or_ln194_4 = or i1 %xor_ln191_7, %and_ln194" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 41 'or' 'or_ln194_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_5 = or i1 %or_ln194_4, %xor_ln191_6" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 42 'or' 'or_ln194_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln194_7)   --->   "%or_ln194_6 = or i1 %or_ln194_5, %or_ln194_3" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 43 'or' 'or_ln194_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln194_7 = or i1 %or_ln194_6, %or_ln194_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 44 'or' 'or_ln194_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 15.1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str517) nounwind" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 45 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%xor_ln195 = xor i1 %tmp, true" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 46 'xor' 'xor_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%select_ln195 = select i1 %xor_ln195, i22 -1, i22 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:195]   --->   Operation 47 'select' 'select_ln195' <Predicate = (or_ln194_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%exp_x_msb_2_m_1_V = load i25* %exp_x_msb_2_m_1_tabl_1, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:229]   --->   Operation 48 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i25* %exp_x_msb_1_table_V_s, align 4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 49 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V = zext i25 %exp_x_msb_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 50 'zext' 'r_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i25 %exp_x_msb_2_m_1_V to i50" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 51 'zext' 'zext_ln1118' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (6.65ns)   --->   "%r_V_3 = mul i50 %r_V, %zext_ln1118" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:246]   --->   Operation 52 'mul' 'r_V_3' <Predicate = (!or_ln194_7)> <Delay = 6.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%y_lo_s_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %r_V_3, i32 25, i32 49)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:247]   --->   Operation 53 'partselect' 'y_lo_s_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, %y_lo_s_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:248]   --->   Operation 54 'add' 'y_l_V' <Predicate = (!or_ln194_7)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%y_V = call i22 @_ssdm_op_PartSelect.i22.i25.i32.i32(i25 %y_l_V, i32 3, i32 24)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:249]   --->   Operation 55 'partselect' 'y_V' <Predicate = (!or_ln194_7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %or_ln194_7, i22 %select_ln195, i22 %y_V" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:194]   --->   Operation 56 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_9, i32 20, i32 21)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 57 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln255 = icmp ne i2 %tmp_3, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 58 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %p_Val2_9, i32 19)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 59 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%or_ln255 = or i1 %icmp_ln255, %tmp_4" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 60 'or' 'or_ln255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i2 @_ssdm_op_PartSelect.i2.i22.i32.i32(i22 %p_Val2_9, i32 17, i32 18)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln255_1 = icmp ne i2 %tmp_5, 0" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 62 'icmp' 'icmp_ln255_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%or_ln255_1 = or i1 %icmp_ln255_1, %or_ln255" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:255]   --->   Operation 63 'or' 'or_ln255_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_s = call i13 @_ssdm_op_PartSelect.i13.i22.i32.i32(i22 %p_Val2_9, i32 5, i32 17)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%r_V_2 = select i1 %or_ln255_1, i13 4095, i13 %tmp_s" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:267]   --->   Operation 65 'select' 'r_V_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "ret i13 %r_V_2" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read               (read          ) [ 000]
x_l_V                  (sext          ) [ 000]
p_Result_12            (partselect    ) [ 000]
trunc_ln612            (trunc         ) [ 000]
p_Result_13            (bitconcatenate) [ 000]
tmp                    (bitselect     ) [ 011]
p_Result_s             (bitselect     ) [ 000]
xor_ln191              (xor           ) [ 000]
p_Result_1             (bitselect     ) [ 000]
xor_ln191_1            (xor           ) [ 000]
p_Result_2             (bitselect     ) [ 000]
xor_ln191_2            (xor           ) [ 000]
p_Result_3             (bitselect     ) [ 000]
xor_ln191_3            (xor           ) [ 000]
p_Result_4             (bitselect     ) [ 000]
xor_ln191_4            (xor           ) [ 000]
p_Result_5             (bitselect     ) [ 000]
xor_ln191_5            (xor           ) [ 000]
p_Result_6             (bitselect     ) [ 000]
xor_ln191_6            (xor           ) [ 000]
p_Result_7             (bitselect     ) [ 000]
xor_ln191_7            (xor           ) [ 000]
icmp_ln1498            (icmp          ) [ 000]
icmp_ln1494            (icmp          ) [ 000]
and_ln194              (and           ) [ 000]
p_Result_s_50          (partselect    ) [ 000]
p_Result_14            (bitconcatenate) [ 000]
tmp_V                  (trunc         ) [ 000]
zext_ln544             (zext          ) [ 000]
exp_x_msb_2_m_1_tabl_1 (getelementptr ) [ 011]
zext_ln544_1           (zext          ) [ 000]
exp_x_msb_1_table_V_s  (getelementptr ) [ 011]
or_ln194               (or            ) [ 000]
or_ln194_1             (or            ) [ 000]
or_ln194_2             (or            ) [ 000]
or_ln194_3             (or            ) [ 000]
or_ln194_4             (or            ) [ 000]
or_ln194_5             (or            ) [ 000]
or_ln194_6             (or            ) [ 000]
or_ln194_7             (or            ) [ 011]
specpipeline_ln41      (specpipeline  ) [ 000]
xor_ln195              (xor           ) [ 000]
select_ln195           (select        ) [ 000]
exp_x_msb_2_m_1_V      (load          ) [ 000]
exp_x_msb_1_V          (load          ) [ 000]
r_V                    (zext          ) [ 000]
zext_ln1118            (zext          ) [ 000]
r_V_3                  (mul           ) [ 000]
y_lo_s_V               (partselect    ) [ 000]
y_l_V                  (add           ) [ 000]
y_V                    (partselect    ) [ 000]
p_Val2_9               (select        ) [ 000]
tmp_3                  (partselect    ) [ 000]
icmp_ln255             (icmp          ) [ 000]
tmp_4                  (bitselect     ) [ 000]
or_ln255               (or            ) [ 000]
tmp_5                  (partselect    ) [ 000]
icmp_ln255_1           (icmp          ) [ 000]
or_ln255_1             (or            ) [ 000]
tmp_s                  (partselect    ) [ 000]
r_V_2                  (select        ) [ 000]
ret_ln867              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="13" slack="0"/>
<pin id="98" dir="0" index="1" bw="13" slack="0"/>
<pin id="99" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exp_x_msb_2_m_1_tabl_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="25" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_tabl_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="exp_x_msb_1_table_V_s_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="25" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x_l_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_l_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="13" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="5" slack="0"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln612_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln612/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Result_13_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="13" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln191_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xor_ln191_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="13" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln191_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="13" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln191_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="13" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln191_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Result_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="13" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln191_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_5/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Result_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="13" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln191_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_7_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="13" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln191_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln191_7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1498_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln1494_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln194_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln194/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_50_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="13" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="0"/>
<pin id="296" dir="0" index="3" bw="5" slack="0"/>
<pin id="297" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_50/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_Result_14_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln544_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln544_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln194_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln194_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln194_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln194_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="or_ln194_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_4/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln194_5_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_5/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln194_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_6/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln194_7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln194_7/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln195_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln195_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="22" slack="0"/>
<pin id="380" dir="0" index="2" bw="22" slack="0"/>
<pin id="381" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln195/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="0"/>
<pin id="387" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln1118_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="25" slack="0"/>
<pin id="391" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="25" slack="0"/>
<pin id="395" dir="0" index="1" bw="25" slack="0"/>
<pin id="396" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="y_lo_s_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="25" slack="0"/>
<pin id="401" dir="0" index="1" bw="50" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="7" slack="0"/>
<pin id="404" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="y_l_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="25" slack="0"/>
<pin id="411" dir="0" index="1" bw="25" slack="0"/>
<pin id="412" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="y_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="22" slack="0"/>
<pin id="417" dir="0" index="1" bw="25" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_Val2_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="22" slack="0"/>
<pin id="428" dir="0" index="2" bw="22" slack="0"/>
<pin id="429" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="22" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln255_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="2" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_4_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="22" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln255_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="22" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln255_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln255_1/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln255_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="13" slack="0"/>
<pin id="486" dir="0" index="1" bw="22" slack="0"/>
<pin id="487" dir="0" index="2" bw="4" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="r_V_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="13" slack="0"/>
<pin id="497" dir="0" index="2" bw="13" slack="0"/>
<pin id="498" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="507" class="1005" name="exp_x_msb_2_m_1_tabl_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="1"/>
<pin id="509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_tabl_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="exp_x_msb_1_table_V_s_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="1"/>
<pin id="514" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="or_ln194_7_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln194_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="96" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="96" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="96" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="128" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="154" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="162" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="128" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="154" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="128" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="154" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="128" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="154" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="128" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="154" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="128" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="154" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="232" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="128" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="154" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="128" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="154" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="132" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="146" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="274" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="8" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="96" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="307"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="154" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="292" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="96" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="322"><net_src comp="302" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="328"><net_src comp="170" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="184" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="198" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="212" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="324" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="226" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="240" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="268" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="286" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="254" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="342" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="336" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="122" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="109" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="385" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="68" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="122" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="74" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="377" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="415" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="425" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="78" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="432" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="425" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="86" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="442" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="425" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="88" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="476"><net_src comp="462" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="82" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="456" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="425" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="499"><net_src comp="478" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="484" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="154" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="510"><net_src comp="102" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="515"><net_src comp="115" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="520"><net_src comp="366" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: exp_x_msb_2_m_1_tabl | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<13, 7> : x_V | {1 }
	Port: exp<13, 7> : exp_x_msb_2_m_1_tabl | {1 2 }
	Port: exp<13, 7> : exp_x_msb_1_table_V | {1 2 }
  - Chain level:
	State 1
		p_Result_13 : 1
		p_Result_s : 1
		xor_ln191 : 2
		p_Result_1 : 1
		xor_ln191_1 : 2
		p_Result_2 : 1
		xor_ln191_2 : 2
		p_Result_3 : 1
		xor_ln191_3 : 2
		p_Result_4 : 1
		xor_ln191_4 : 2
		p_Result_5 : 1
		xor_ln191_5 : 2
		p_Result_6 : 1
		xor_ln191_6 : 2
		p_Result_7 : 1
		xor_ln191_7 : 2
		icmp_ln1498 : 1
		icmp_ln1494 : 2
		and_ln194 : 3
		p_Result_14 : 1
		zext_ln544 : 1
		exp_x_msb_2_m_1_tabl_1 : 2
		exp_x_msb_2_m_1_V : 3
		zext_ln544_1 : 2
		exp_x_msb_1_table_V_s : 3
		exp_x_msb_1_V : 4
		or_ln194 : 2
		or_ln194_1 : 2
		or_ln194_2 : 2
		or_ln194_3 : 2
		or_ln194_4 : 3
		or_ln194_5 : 3
		or_ln194_6 : 3
		or_ln194_7 : 3
	State 2
		r_V : 1
		zext_ln1118 : 1
		r_V_3 : 2
		y_lo_s_V : 3
		y_l_V : 4
		y_V : 5
		p_Val2_9 : 6
		tmp_3 : 7
		icmp_ln255 : 8
		tmp_4 : 7
		or_ln255 : 9
		tmp_5 : 7
		icmp_ln255_1 : 8
		or_ln255_1 : 9
		tmp_s : 7
		r_V_2 : 9
		ret_ln867 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln195_fu_377 |    0    |    0    |    22   |
|  select  |    p_Val2_9_fu_425   |    0    |    0    |    22   |
|          |     r_V_2_fu_494     |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    mul   |     r_V_3_fu_393     |    2    |    0    |    47   |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln1498_fu_274  |    0    |    0    |    9    |
|   icmp   |  icmp_ln1494_fu_280  |    0    |    0    |    13   |
|          |   icmp_ln255_fu_442  |    0    |    0    |    8    |
|          |  icmp_ln255_1_fu_472 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    add   |     y_l_V_fu_409     |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln194_fu_324   |    0    |    0    |    2    |
|          |   or_ln194_1_fu_330  |    0    |    0    |    2    |
|          |   or_ln194_2_fu_336  |    0    |    0    |    2    |
|          |   or_ln194_3_fu_342  |    0    |    0    |    2    |
|    or    |   or_ln194_4_fu_348  |    0    |    0    |    2    |
|          |   or_ln194_5_fu_354  |    0    |    0    |    2    |
|          |   or_ln194_6_fu_360  |    0    |    0    |    2    |
|          |   or_ln194_7_fu_366  |    0    |    0    |    2    |
|          |    or_ln255_fu_456   |    0    |    0    |    2    |
|          |   or_ln255_1_fu_478  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   xor_ln191_fu_170   |    0    |    0    |    2    |
|          |  xor_ln191_1_fu_184  |    0    |    0    |    2    |
|          |  xor_ln191_2_fu_198  |    0    |    0    |    2    |
|          |  xor_ln191_3_fu_212  |    0    |    0    |    2    |
|    xor   |  xor_ln191_4_fu_226  |    0    |    0    |    2    |
|          |  xor_ln191_5_fu_240  |    0    |    0    |    2    |
|          |  xor_ln191_6_fu_254  |    0    |    0    |    2    |
|          |  xor_ln191_7_fu_268  |    0    |    0    |    2    |
|          |   xor_ln195_fu_372   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |   and_ln194_fu_286   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |  x_V_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |     x_l_V_fu_128     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_12_fu_132  |    0    |    0    |    0    |
|          | p_Result_s_50_fu_292 |    0    |    0    |    0    |
|          |    y_lo_s_V_fu_399   |    0    |    0    |    0    |
|partselect|      y_V_fu_415      |    0    |    0    |    0    |
|          |     tmp_3_fu_432     |    0    |    0    |    0    |
|          |     tmp_5_fu_462     |    0    |    0    |    0    |
|          |     tmp_s_fu_484     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln612_fu_142  |    0    |    0    |    0    |
|          |     tmp_V_fu_310     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|  p_Result_13_fu_146  |    0    |    0    |    0    |
|          |  p_Result_14_fu_302  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_154      |    0    |    0    |    0    |
|          |   p_Result_s_fu_162  |    0    |    0    |    0    |
|          |   p_Result_1_fu_176  |    0    |    0    |    0    |
|          |   p_Result_2_fu_190  |    0    |    0    |    0    |
| bitselect|   p_Result_3_fu_204  |    0    |    0    |    0    |
|          |   p_Result_4_fu_218  |    0    |    0    |    0    |
|          |   p_Result_5_fu_232  |    0    |    0    |    0    |
|          |   p_Result_6_fu_246  |    0    |    0    |    0    |
|          |   p_Result_7_fu_260  |    0    |    0    |    0    |
|          |     tmp_4_fu_448     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln544_fu_314  |    0    |    0    |    0    |
|   zext   |  zext_ln544_1_fu_319 |    0    |    0    |    0    |
|          |      r_V_fu_385      |    0    |    0    |    0    |
|          |  zext_ln1118_fu_389  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    2    |    0    |   214   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| exp_x_msb_1_table_V_s_reg_512|    5   |
|exp_x_msb_2_m_1_tabl_1_reg_507|    5   |
|      or_ln194_7_reg_517      |    1   |
|          tmp_reg_502         |    1   |
+------------------------------+--------+
|             Total            |   12   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   214  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   12   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   12   |   232  |
+-----------+--------+--------+--------+--------+
