---
title: What is CHERI?
description: TODO
---

:::danger[TODO]
this
:::

CHERI stands for 'Capability Hardware Enhanced RISC Instructions': this is a bolt-on to a standard RISC instruction set architecture to provide support for capabilities in the processor architecture. The prototype [Arm Morello](https://www.arm.com/architecture/cpu/morello) processor supports capabilities natively in hardware.

This page should include;

- disambiguation of different implementations
  - e.g. cheriot, cheribsd, morello
- cheribuild
-
