###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-13.ucsd.edu)
#  Generated on:      Fri Mar  7 19:00:22 2025
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[72]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_72_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.664
= Slack Time                   -0.764
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.465
     = Beginpoint Arrival Time       1.465
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_72_ | CP ^        |        |       |   1.465 |    0.700 | 
     | core_instance/psum_mem_instance/Q_reg_72_ | CP ^ -> Q v | EDFQD1 | 0.199 |   1.663 |    0.899 | 
     |                                           | out[72] v   |        | 0.001 |   1.664 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[129]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_129_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.651
= Slack Time                   -0.751
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.467
     = Beginpoint Arrival Time       1.467
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_129_ | CP ^        |        |       |   1.467 |    0.716 | 
     | core_instance/psum_mem_instance/Q_reg_129_ | CP ^ -> Q v | EDFQD1 | 0.183 |   1.650 |    0.899 | 
     |                                            | out[129] v  |        | 0.001 |   1.651 |    0.900 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[125]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_125_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.650
= Slack Time                   -0.750
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.467
     = Beginpoint Arrival Time       1.467
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_125_ | CP ^        |        |       |   1.467 |    0.717 | 
     | core_instance/psum_mem_instance/Q_reg_125_ | CP ^ -> Q v | EDFQD1 | 0.182 |   1.649 |    0.899 | 
     |                                            | out[125] v  |        | 0.001 |   1.650 |    0.900 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[40]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_40_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.648
= Slack Time                   -0.748
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.481
     = Beginpoint Arrival Time       1.481
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_40_ | CP ^        |        |       |   1.481 |    0.733 | 
     | core_instance/psum_mem_instance/Q_reg_40_ | CP ^ -> Q v | EDFQD1 | 0.167 |   1.648 |    0.900 | 
     |                                           | out[40] v   |        | 0.000 |   1.648 |    0.900 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[126]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_126_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.100
+ CPPR Adjustment               0.000
= Required Time                 0.900
- Arrival Time                  1.648
= Slack Time                   -0.748
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.481
     = Beginpoint Arrival Time       1.481
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_126_ | CP ^        |        |       |   1.481 |    0.733 | 
     | core_instance/psum_mem_instance/Q_reg_126_ | CP ^ -> Q v | EDFQD1 | 0.167 |   1.648 |    0.900 | 
     |                                            | out[126] v  |        | 0.000 |   1.648 |    0.900 | 
     +------------------------------------------------------------------------------------------------+ 

