Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_single\pcores\" "C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5\impl\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\block_plus_v1_13_a\hdl\verilog\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_pcie_v4_07_a\hdl\verilog\" }

---- Target Parameters
Target Device                      : xc5vlx50tff1136-2
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2849: Unconnected output port 'IP2INTC_Irpt' of component 'system_plbv46_pcie_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_dcrAck' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_dcrDBus' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SaddrAck' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SMRdErr' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SMWrErr' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SMBusy' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SrdBTerm' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SrdComp' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SrdDAck' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SrdDBus' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SrdWdAddr' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_Srearbitrate' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_Sssize' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_Swait' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SwrBTerm' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SwrComp' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'PLB_SwrDAck' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 2935: Unconnected output port 'Bus_Error_Det' of component 'system_plb_v46_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL0_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_AddrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM0_InitDone' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB0_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL1_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB1_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL2_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB2_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL3_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB3_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL4_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB4_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL5_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB5_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL6_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB6_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_B_M_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_B_S_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_B_S_Control' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'FSL7_B_S_Exists' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_RstOut' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_D' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_Rem' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_SOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_EOF' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_SOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_EOP' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_AddrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PIM7_InitDone' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Wd_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Rd_Data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_cmd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_cmd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_wr_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_wr_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_wr_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_wr_underrun' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_wr_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_data' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_full' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_empty' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_count' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_overflow' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MCB7_rd_error' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_InitDone' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_ECC_Intr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_Clk' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_CE' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_CS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_RAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_CAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_WE_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_BankAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_Addr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'SDRAM_DQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'SDRAM_DM' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_Clk' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_Clk_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_CE' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_CS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_RAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_CAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_WE_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_BankAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_Addr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'DDR_DQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_DM' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'DDR_DQS' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR_DQS_Div_O' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_Clk' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_Clk_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_CE' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_CS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_ODT' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_RAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_CAS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_WE_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_BankAddr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_Addr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'DDR3_DQ' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_DM' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'DDR3_Reset_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'DDR3_DQS' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'DDR3_DQS_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_addr' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_ba' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_ras_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_cas_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_we_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_cke' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_clk' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_clk_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'mcbx_dram_dq' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'mcbx_dram_dqs' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'mcbx_dram_udqs' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_udm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_ldm' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_odt' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected output port 'selfrefresh_mode' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'rzq' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 3036: Unconnected inout port 'zio' of component 'system_mpmc_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_request' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_priority' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_busLock' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_RNW' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_BE' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_MSize' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_size' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_type' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_TAttribute' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_lockErr' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_abort' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_UABus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_ABus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_wrDBus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_wrBurst' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'indices_M_rdBurst' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_request' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_priority' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_busLock' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_RNW' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_BE' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_MSize' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_size' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_type' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_TAttribute' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_lockErr' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_abort' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_UABus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_ABus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_wrDBus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_wrBurst' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'sample_buffer_M_rdBurst' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_addrAck' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_SSize' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_wait' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rearbitrate' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_wrDAck' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_wrComp' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_wrBTerm' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rdDBus' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rdWdAddr' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rdDAck' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rdComp' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_rdBTerm' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_MBusy' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_MWrErr' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_MRdErr' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4816: Unconnected output port 'splb_slv0_Sl_MIRQ' of component 'system_nfa_accept_samples_generic_hw_top_1_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd" line 4991: Unconnected output port 'LOCKED' of component 'system_clock_generator_0_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_single/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc>.
Reading core <../implementation/system_plbv46_pcie_0_wrapper.ngc>.
Reading core <../implementation/system_plb_v46_0_wrapper.ngc>.
Reading core <../implementation/system_mpmc_0_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Loading core <system_nfa_accept_samples_generic_hw_top_0_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_0>.
Loading core <system_plbv46_pcie_0_wrapper> for timing and area information for instance <plbv46_pcie_0>.
Loading core <system_plb_v46_0_wrapper> for timing and area information for instance <plb_v46_0>.
Loading core <system_mpmc_0_wrapper> for timing and area information for instance <mpmc_0>.
Loading core <system_nfa_accept_samples_generic_hw_top_1_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].I_BKend_CS_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].I_CS_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG2> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 6 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <mpmc_0> is equivalent to the following 13 FFs/Latches : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/InitDone_i2_0> in Unit <mpmc_0> is equivalent to the following 8 FFs/Latches : <mpmc_0/mpmc_core_0/InitDone_i2_1> <mpmc_0/mpmc_core_0/InitDone_i2_2> <mpmc_0/mpmc_core_0/InitDone_i2_3> <mpmc_0/mpmc_core_0/InitDone_i2_4> <mpmc_0/mpmc_core_0/InitDone_i2_5> <mpmc_0/mpmc_core_0/InitDone_i2_6> <mpmc_0/mpmc_core_0/InitDone_i2_7> <mpmc_0/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_4> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_5> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_6> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_7> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <mpmc_0> is equivalent to the following 2 FFs/Latches : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/Rst_tocore_19> in Unit <mpmc_0> is equivalent to the following 17 FFs/Latches : <mpmc_0/Rst_tocore_18> <mpmc_0/Rst_tocore_15> <mpmc_0/Rst_tocore_14> <mpmc_0/Rst_tocore_13> <mpmc_0/Rst_tocore_12> <mpmc_0/Rst_tocore_11> <mpmc_0/Rst_tocore_10> <mpmc_0/Rst_tocore_9> <mpmc_0/Rst_tocore_8> <mpmc_0/Rst_tocore_7> <mpmc_0/Rst_tocore_6> <mpmc_0/Rst_tocore_5> <mpmc_0/Rst_tocore_4> <mpmc_0/Rst_tocore_3> <mpmc_0/Rst_tocore_2> <mpmc_0/Rst_tocore_1> <mpmc_0/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].I_BKend_CS_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_pavalid_reg> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_pavalid_reg_1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].I_CS_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].I_CS_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG2> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG1> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <plbv46_pcie_0> is equivalent to the following FF/Latch : <plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <plb_v46_0> is equivalent to the following FF/Latch : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <plb_v46_0> is equivalent to the following 2 FFs/Latches : <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <plb_v46_0> is equivalent to the following 6 FFs/Latches : <plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST> <plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST> <plb_v46_0/GEN_SPLB_RST[2].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[1].I_SPLB_RST> <plb_v46_0/GEN_SPLB_RST[0].I_SPLB_RST> <plb_v46_0/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <mpmc_0> is equivalent to the following 13 FFs/Latches : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/single_reg_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/InitDone_i2_0> in Unit <mpmc_0> is equivalent to the following 8 FFs/Latches : <mpmc_0/mpmc_core_0/InitDone_i2_1> <mpmc_0/mpmc_core_0/InitDone_i2_2> <mpmc_0/mpmc_core_0/InitDone_i2_3> <mpmc_0/mpmc_core_0/InitDone_i2_4> <mpmc_0/mpmc_core_0/InitDone_i2_5> <mpmc_0/mpmc_core_0/InitDone_i2_6> <mpmc_0/mpmc_core_0/InitDone_i2_7> <mpmc_0/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr_new_cmd_reg_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_0> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_3> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_4> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_5> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_6> <mpmc_0/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_7> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <mpmc_0> is equivalent to the following 2 FFs/Latches : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <mpmc_0> is equivalent to the following 7 FFs/Latches : <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q> in Unit <mpmc_0> is equivalent to the following FF/Latch : <mpmc_0/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/rnw_tb0_q_1> 
INFO:Xst:2260 - The FF/Latch <mpmc_0/Rst_tocore_19> in Unit <mpmc_0> is equivalent to the following 17 FFs/Latches : <mpmc_0/Rst_tocore_18> <mpmc_0/Rst_tocore_15> <mpmc_0/Rst_tocore_14> <mpmc_0/Rst_tocore_13> <mpmc_0/Rst_tocore_12> <mpmc_0/Rst_tocore_11> <mpmc_0/Rst_tocore_10> <mpmc_0/Rst_tocore_9> <mpmc_0/Rst_tocore_8> <mpmc_0/Rst_tocore_7> <mpmc_0/Rst_tocore_6> <mpmc_0/Rst_tocore_5> <mpmc_0/Rst_tocore_4> <mpmc_0/Rst_tocore_3> <mpmc_0/Rst_tocore_2> <mpmc_0/Rst_tocore_1> <mpmc_0/Rst_tocore_0> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 123

Cell Usage :
# BELS                             : 18703
#      BUF                         : 19
#      GND                         : 15
#      INV                         : 647
#      LUT1                        : 789
#      LUT2                        : 1606
#      LUT3                        : 1914
#      LUT4                        : 2190
#      LUT4_L                      : 2
#      LUT5                        : 1920
#      LUT6                        : 5088
#      MULT_AND                    : 16
#      MUXCY                       : 2060
#      MUXCY_L                     : 9
#      MUXF5                       : 4
#      MUXF7                       : 541
#      VCC                         : 14
#      XORCY                       : 1869
# FlipFlops/Latches                : 16275
#      FD                          : 2618
#      FD_1                        : 11
#      FDC                         : 581
#      FDC_1                       : 3
#      FDCE                        : 1679
#      FDCP                        : 8
#      FDCPE                       : 21
#      FDCPE_1                     : 8
#      FDE                         : 1805
#      FDP                         : 60
#      FDPE                        : 35
#      FDR                         : 3738
#      FDR_1                       : 3
#      FDRE                        : 3765
#      FDRS                        : 366
#      FDRSE                       : 475
#      FDRSE_1                     : 136
#      FDS                         : 607
#      FDS_1                       : 2
#      FDSE                        : 143
#      IDDR_2CLK                   : 64
#      LDP_1                       : 1
#      ODDR                        : 146
# RAMS                             : 121
#      RAM32M                      : 29
#      RAM32X1D                    : 11
#      RAMB16                      : 71
#      RAMB36_EXP                  : 4
#      RAMB36SDP_EXP               : 6
# Shift Registers                  : 419
#      SRL16                       : 42
#      SRL16E                      : 65
#      SRLC16E                     : 295
#      SRLC32E                     : 17
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 113
#      IBUF                        : 7
#      IOBUF                       : 64
#      IOBUFDS                     : 8
#      OBUF                        : 32
#      OBUFDS                      : 2
# GigabitIOs                       : 1
#      GTP_DUAL                    : 1
# Others                           : 92
#      BUFIO                       : 8
#      IDELAYCTRL                  : 1
#      IODELAY                     : 80
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:           16275  out of  28800    56%  
 Number of Slice LUTs:                14713  out of  28800    51%  
    Number used as Logic:             14156  out of  28800    49%  
    Number used as Memory:              557  out of   7680     7%  
       Number used as RAM:              138
       Number used as SRL:              419

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  23764
   Number with an unused Flip Flop:    7489  out of  23764    31%  
   Number with an unused LUT:          9051  out of  23764    38%  
   Number of fully used LUT-FF pairs:  7224  out of  23764    30%  
   Number of unique control sets:      1780

IO Utilization: 
 Number of IOs:                         123
 Number of bonded IOBs:                 123  out of    480    25%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               46  out of     60    76%  
    Number using Block RAM only:         46
 Number of BUFG/BUFGCTRLs:               11  out of     32    34%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                                                                                                                                                                                              | Clock buffer(FF name)                                                                                                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                                                                                                                                                                                                      | BUFG                                                                                                                                                                                                          | 10854 |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                                                                                                                                                    | BUFG                                                                                                                                                                                                          | 3726  |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                                                                                                                                                    | BUFG                                                                                                                                                                                                          | 145   |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
plbv46_pcie_0/M_type<2>                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)  | 1     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out                                                                                                                                                                                                                  | BUFG                                                                                                                                                                                                          | 18    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2                                                                                                                                                                                                                                                                                                                                                                      | BUFG                                                                                                                                                                                                          | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                                                                                                                                                                                                      | BUFG                                                                                                                                                                                                          | 926   |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                                                  | IODELAY+BUFIO(*)(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                        | 1     |
N0                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/slv0_if_U/sig_end_sample_9)                                                                                                      | 767   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset_or00001:O)                                                                                                                                                                                                                                                                                                                                                        | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst)                                                                                                                                                                                                | 750   |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/rnp_rob_Sclr_inv1_INV_0:O)                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_42)                                                                    | 359   |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_pcie_reset(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_pcie_reset:Q)                                                                                                                                                                                                                                                                                                                                                                  | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/AlmostEmpty)                                                                                                                                                           | 352   |
N0(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                            | 240   |
mpmc_0/SDMA_CTRL6_Sl_MBusy<0>(mpmc_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                                                                                                                | 172   |
plb_v46_0/MPLB_Rst<1>(plb_v46_0/plb_v46_0/GEN_MPLB_RST[1].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                | 124   |
plb_v46_0/MPLB_Rst<0>(plb_v46_0/plb_v46_0/GEN_MPLB_RST[0].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                            | 116   |
plbv46_pcie_0/M_type<2>(plbv46_pcie_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 114   |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/underflow(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)| NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)| 67    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/underflow(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                      | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                   | 67    |
plb_v46_0/PLB_Rst(plb_v46_0/plb_v46_0/I_PLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_rd_fifo/internal_full_n)                                                                                                                                            | 60    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                                                                                     | 39    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                    | 36    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                   | 36    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst:Q)                                                                                                                                                                                                                                                                                                                                    | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/AlmostEmpty)                                                                                                                                                                                | 35    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb)                                                                                                                                          | 34    |
plbv46_pcie_0/N1(plbv46_pcie_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 30    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i_not0000(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                       | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                       | 20    |
mpmc_0/mpmc_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(mpmc_0/mpmc_0/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                                                                                                                                                                                                                                                                                    | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                                                                   | 14    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/mgmt_wdata<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                        | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                  | 10    |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/d_user_reset_n_inv(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                             | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                 | 9     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                              | 9     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                     | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                   | 8     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0001(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00011:O)                                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 4     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0002(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00021:O)                                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 4     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_pipe_reset_reg<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset:Q)                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                         | 4     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/GTPRESET(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/GTPRESET1:O)                                                                                                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 3     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                 | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1)                                                                                                                                                      | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                 | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                      | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/TXENPMAPHASEALIGN(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/TXENPMAPHASEALIGN1_INV_0:O)                                                                            | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0000(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00001:O)                                                                                                                   | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0:Q)                                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_0_not00001_INV_0:O)                                                              | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_power_down_reg<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0:Q)                                                                                       | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_power_down_reg<1>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1:Q)                                                                                       | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_elec_idle:Q)                                                                                          | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_power_down_reg<0>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0:Q)                                                                                       | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_power_down_reg<1>(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1:Q)                                                                                       | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/phase_align_r(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/phase_align_r:Q)                                                                            | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
plbv46_pcie_0_REFCLK_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | IBUF                                                                                                                                                                                                                                                                                             | 2     |
plbv46_pcie_0_RXN_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | IBUF                                                                                                                                                                                                                                                                                             | 2     |
plbv46_pcie_0_RXP_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | IBUF                                                                                                                                                                                                                                                                                             | 2     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                                          | NONE(mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                                       | 1     |
plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                               | NONE(plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.044ns (Maximum Frequency: 165.452MHz)
   Minimum input arrival time before clock: 1.008ns
   Maximum output required time after clock: 3.027ns
   Maximum combinational path delay: 0.980ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 6.044ns (frequency: 165.452MHz)
  Total number of paths / destination ports: 917516 / 23902
-------------------------------------------------------------------------
Delay:               6.044ns (Levels of Logic = 10)
  Source:            plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2 (FF)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: plb_v46_0/plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2 to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           112   0.396   0.720  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2 (plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i<2>)
     LUT4:I1->O            8   0.086   0.933  plb_v46_0/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_4_mux00001 (PLB_MSSize<4>)
     end scope: 'plb_v46_0'
     begin scope: 'plbv46_pcie_0'
     LUT6:I0->O            1   0.086   0.412  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000_SW3 (N582)
     LUT5:I4->O            6   0.086   0.435  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000)
     LUT6:I5->O           15   0.086   0.477  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/var_cc_be_bit_detected_mux0007 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_still_set)
     LUT5:I4->O           22   0.086   0.508  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack2 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_native_plb_mwrdack)
     LUT6:I5->O           14   0.086   0.547  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable)
     begin scope: 'plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM'
     begin scope: 'BU3'
     LUT2:I0->O            3   0.086   0.421  U0/grf.rf/gl0.rd/ram_rd_en_i1 (U0/grf.rf/ram_rd_en)
     LUT4:I3->O            9   0.086   0.323  U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_not00011 (U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_not0001)
     FDCE:CE                   0.185          U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0
    ----------------------------------------
    Total                      6.044ns (1.269ns logic, 4.775ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 4.951ns (frequency: 201.959MHz)
  Total number of paths / destination ports: 113313 / 8297
-------------------------------------------------------------------------
Delay:               2.476ns (Levels of Logic = 3)
  Source:            plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/CmPtrG_rr_9 (FF)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Rd_En (FF)
  Source Clock:      plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1 falling

  Data Path: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/CmPtrG_rr_9 to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Rd_En
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.396   0.505  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/CmPtrG_rr_9 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/CmPtrG_rr<9>)
     LUT2:I0->O            1   0.086   0.901  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/AlmostEmpty_cmp_eq000191 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/AlmostEmpty_cmp_eq000110)
     LUT6:I0->O            2   0.086   0.416  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/LatchedEmpty10158 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/LatchedEmpty)
     LUT3:I2->O           11   0.086   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/ReadStrobe_or00011 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/ReadStrobe)
     FDC_1:D                  -0.022          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/Rd_En
    ----------------------------------------
    Total                      2.476ns (0.654ns logic, 1.822ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.024ns (frequency: 330.710MHz)
  Total number of paths / destination ports: 1217 / 556
-------------------------------------------------------------------------
Delay:               3.024ns (Levels of Logic = 3)
  Source:            plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 (FF)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_1 (FF)
  Source Clock:      plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.396   0.910  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/pipe_rx_data<2>)
     LUT6:I0->O            2   0.086   0.823  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/N24)
     LUT6:I1->O            9   0.086   0.637  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I1->O            1   0.086   0.000  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_mux0000<0>1 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_mux0000<0>)
     FD:D                     -0.022          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_0
    ----------------------------------------
    Total                      3.024ns (0.654ns logic, 2.370ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out'
  Clock period: 3.075ns (frequency: 325.172MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               3.075ns (Levels of Logic = 3)
  Source:            plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Source Clock:      plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising
  Destination Clock: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising

  Data Path: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.604  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.086   0.487  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/N2)
     LUT6:I4->O            3   0.086   0.828  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT6:I1->O            8   0.086   0.318  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001 (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001)
     FDCE:CE                   0.185          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    ----------------------------------------
    Total                      3.075ns (0.839ns logic, 2.236ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Clock period: 2.308ns (frequency: 433.332MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.154ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.396   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.468          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.154ns (0.864ns logic, 0.290ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 4.025ns (frequency: 248.462MHz)
  Total number of paths / destination ports: 10420 / 1256
-------------------------------------------------------------------------
Delay:               4.025ns (Levels of Logic = 4)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.396   0.901  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<2>)
     LUT6:I0->O            1   0.086   0.662  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190_SW0 (N1182)
     LUT6:I2->O            9   0.086   0.449  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT4:I3->O           33   0.086   0.520  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1 (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait)
     LUT4:I3->O            1   0.086   0.286  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or00001 (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or0000)
     FDR:R                     0.468          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req
    ----------------------------------------
    Total                      4.025ns (1.208ns logic, 2.817ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 3.264ns (frequency: 306.382MHz)
  Total number of paths / destination ports: 10366 / 1231
-------------------------------------------------------------------------
Delay:               3.264ns (Levels of Logic = 3)
  Source:            nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_size_22 (FF)
  Destination:       nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid (FF)
  Source Clock:      N0 rising
  Destination Clock: N0 rising

  Data Path: nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_size_22 to nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.396   0.905  nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_size_22 (nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_size<22>)
     LUT6:I0->O            1   0.086   0.819  nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_cmp_eq0000239 (nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_cmp_eq0000239)
     LUT6:I1->O            2   0.086   0.416  nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_cmp_eq0000261 (nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_cmp_eq0000)
     LUT3:I2->O            1   0.086   0.286  nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_not00011 (nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid_not0001)
     FDCE:CE                   0.185          nfa_accept_samples_generic_hw_top_1/indices_if_U/rsp_valid
    ----------------------------------------
    Total                      3.264ns (0.839ns logic, 2.425ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.286ns (Levels of Logic = 0)
  Source:            plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising

  Data Path: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.286  plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.022          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.286ns (0.000ns logic, 0.286ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.980ns (Levels of Logic = 2)
  Source:            plbv46_pcie_0_MSI_request_pin (PAD)
  Destination:       plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_msi_request_sync_0 (FF)
  Destination Clock: plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1 rising

  Data Path: plbv46_pcie_0_MSI_request_pin to plbv46_pcie_0/plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_msi_request_sync_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.286  plbv46_pcie_0_MSI_request_pin_IBUF (plbv46_pcie_0_MSI_request_pin_IBUF)
     begin scope: 'plbv46_pcie_0'
     FDR:D                    -0.022          plbv46_pcie_0/gen_pcie_bridge_64.pcie_bridge_64/sig_msi_request_sync_0
    ----------------------------------------
    Total                      0.980ns (0.694ns logic, 0.286ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 263 / 263
-------------------------------------------------------------------------
Offset:              1.008ns (Levels of Logic = 2)
  Source:            PLBSYS_Rst_pin (PAD)
  Destination:       plb_v46_0/plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: PLBSYS_Rst_pin to plb_v46_0/plb_v46_0/GEN_MPLB_RST[2].I_MPLB_RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.694   0.314  PLBSYS_Rst_pin_IBUF (PLBSYS_Rst_pin_IBUF)
     begin scope: 'plb_v46_0'
     FDS:D                    -0.022          plb_v46_0/I_PLB_RST
    ----------------------------------------
    Total                      1.008ns (0.694ns logic, 0.314ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.290ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.290  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.022          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.290ns (0.000ns logic, 0.290ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 81 / 57
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       mpmc_0_DDR2_DQS<7> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to mpmc_0_DDR2_DQS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.144   0.000  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'mpmc_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 2)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       mpmc_0_DDR2_DQ<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2 rising

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to mpmc_0_DDR2_DQ<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.286  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.144          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'mpmc_0'
    ----------------------------------------
    Total                      3.027ns (2.741ns logic, 0.286ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.796ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.396   0.400  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.796ns (0.396ns logic, 0.400ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.714ns (Levels of Logic = 0)
  Source:            mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE (PAD)
  Source Clock:      mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to mpmc_0/mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg2.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.396   0.318  mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          mpmc_0/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg2.u_iddr_dq
    ----------------------------------------
    Total                      0.714ns (0.396ns logic, 0.318ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 204 / 204
-------------------------------------------------------------------------
Delay:               0.980ns (Levels of Logic = 2)
  Source:            CLKIN_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:CLKIN1 (PAD)

  Data Path: CLKIN_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.286  CLKIN_pin_IBUF (CLKIN_pin_IBUF)
     begin scope: 'clock_generator_0'
    PLL_ADV:CLKIN1             0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      0.980ns (0.694ns logic, 0.286ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 117.00 secs
Total CPU time to Xst completion: 116.85 secs
 
--> 

Total memory usage is 570792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  775 (   0 filtered)
Number of infos    :  121 (   0 filtered)

