Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,8116
design__instance__area,122047
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004961329395882785
power__switching__total,0.00010880578338401392
power__leakage__total,0.000005253360995993717
power__total,0.0006101920735090971
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.7714379353670324
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.271437990878185
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09321882418718627
timing__setup__ws__corner:nom_fast_1p32V_m40C,4.942181914710666
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.093219
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.844791
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.8062101214817172
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.30621017699287
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5355072092889255
timing__setup__ws__corner:nom_slow_1p08V_125C,3.7769903829148217
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.535507
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.592831
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.785434295389721
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.285434350900874
timing__hold__ws__corner:nom_typ_1p20V_25C,0.24171187957543738
timing__setup__ws__corner:nom_typ_1p20V_25C,4.516975366037766
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.241712
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.395643
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.8062101214817172
clock__skew__worst_setup,4.271437990878185
timing__hold__ws,0.09321882418718627
timing__setup__ws,3.7769903829148217
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.093219
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.592831
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 636.96 313.74
design__core__bbox,2.88 3.78 634.08 309.96
design__io,45
design__die__area,199840
design__core__area,193261
design__instance__count__stdcell,8116
design__instance__area__stdcell,122047
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.631517
design__instance__utilization__stdcell,0.631517
design__rows,81
design__rows:CoreSite,81
design__sites,106515
design__sites:CoreSite,106515
design__instance__count__class:buffer,9
design__instance__area__class:buffer,67.1328
design__instance__count__class:inverter,422
design__instance__area__class:inverter,2327.88
design__instance__count__class:sequential_cell,971
design__instance__area__class:sequential_cell,45806.3
design__instance__count__class:multi_input_combinational_cell,5639
design__instance__area__class:multi_input_combinational_cell,61295.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1028
design__instance__area__class:timing_repair_buffer,12209.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,251214
design__violations,0
design__instance__count__class:clock_buffer,25
design__instance__area__class:clock_buffer,221.357
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,21
design__instance__count__class:antenna_cell,21
design__instance__area__class:antenna_cell,114.307
route__net,9081
route__net__special,2
route__drc_errors__iter:0,6896
route__wirelength__iter:0,294542
route__drc_errors__iter:1,3447
route__wirelength__iter:1,292043
route__drc_errors__iter:2,3204
route__wirelength__iter:2,291227
route__drc_errors__iter:3,472
route__wirelength__iter:3,289728
route__drc_errors__iter:4,93
route__wirelength__iter:4,289662
route__drc_errors__iter:5,24
route__wirelength__iter:5,289602
route__drc_errors__iter:6,9
route__wirelength__iter:6,289584
route__drc_errors__iter:7,0
route__wirelength__iter:7,289583
route__drc_errors,0
route__wirelength,289583
route__vias,57422
route__vias__singlecut,57422
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,539.775
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,446
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,446
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,446
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,446
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000103003
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000117556
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,9.96732E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000117556
design_powergrid__voltage__worst,0.0000117556
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000117556
design_powergrid__drop__worst__net:VPWR,0.0000103003
design_powergrid__voltage__worst__net:VGND,0.0000117556
design_powergrid__drop__worst__net:VGND,0.0000117556
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001080000000000000035831255497387193287295303889550268650054931640625
ir__drop__worst,0.0000102999999999999996397846702134160068453638814389705657958984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
