Loading plugins phase: Elapsed time ==> 0s.291ms
Initializing data phase: Elapsed time ==> 1s.896ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -d CY8C5868AXI-LP035 -s C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.005ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.132ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  LauncherController.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -dcpsoc3 LauncherController.v -verilog
======================================================================

======================================================================
Compiling:  LauncherController.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -dcpsoc3 LauncherController.v -verilog
======================================================================

======================================================================
Compiling:  LauncherController.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -dcpsoc3 -verilog LauncherController.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 12 16:18:18 2014


======================================================================
Compiling:  LauncherController.v
Program  :   vpp
Options  :    -yv2 -q10 LauncherController.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 12 16:18:18 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'LauncherController.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  LauncherController.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -dcpsoc3 -verilog LauncherController.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 12 16:18:18 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\codegentemp\LauncherController.ctl'.
Linking 'C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\codegentemp\LauncherController.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  LauncherController.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -dcpsoc3 -verilog LauncherController.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 12 16:18:19 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\codegentemp\LauncherController.ctl'.
Linking 'C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\codegentemp\LauncherController.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_40\CapSense_CSD_AMux_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_40\CapSense_CSD_MeasureCh_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_40\CapSense_CSD_ClockGen_v3_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Target_UART:BUART:tx_hd_send_break\
	\Target_UART:BUART:tx_ctrl_mark\
	\Target_UART:BUART:reset_sr\
	Net_62
	Net_68
	\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_63
	\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\Target_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\Target_UART:BUART:sRX:MODULE_5:lt\
	\Target_UART:BUART:sRX:MODULE_5:eq\
	\Target_UART:BUART:sRX:MODULE_5:gt\
	\Target_UART:BUART:sRX:MODULE_5:gte\
	\Target_UART:BUART:sRX:MODULE_5:lte\
	\CapSense:CompCH0:Net_9\
	\CapSense:IdacCH0:Net_194\
	\CapSense:MeasureCH0:cmp_in_inv\
	\CapSense:ClockGen:cs_addr_2\
	\CapSense:ClockGen:cs_addr_1\
	\CapSense:ClockGen:cs_addr_0\
	\CapSense:ShieldSignal\
	\CapSense:Net_1358\
	\CapSense:ClockGen:ch1en\
	\CapSense:Net_374\
	\CapSense:Net_458\
	Net_114
	Net_112


Deleted 42 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_66 to zero
Aliasing \Target_UART:BUART:HalfDuplexSend\ to zero
Aliasing \Target_UART:BUART:FinalParityType_1\ to zero
Aliasing \Target_UART:BUART:FinalParityType_0\ to zero
Aliasing \Target_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \Target_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \Target_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \Target_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODIN2_1\ to \Target_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODIN2_0\ to \Target_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODIN3_1\ to \Target_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODIN3_0\ to \Target_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \Target_UART:BUART:rx_status_1\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__RX_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Launcher_UART:tmpOE__Dm_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Launcher_UART:tmpOE__Dp_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \CapSense:CompCH0:clock\ to zero
Aliasing \CapSense:IdacCH0:Net_125\ to zero
Aliasing \CapSense:IdacCH0:Net_195\ to zero
Aliasing \CapSense:tmpOE__CmodCH0_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \CapSense:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense:Net_375\ to zero
Aliasing \CapSense:Net_373\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \CapSense:Net_371\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \CapSense:ClockGen:prs_cs_addr_1\ to zero
Aliasing tmpOE__Target_Control_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Target_UART:BUART:rx_break_status\\D\ to zero
Aliasing \CapSense:ClockGen:tmp_ppulse_dly\\D\ to \CapSense:ClockGen:prescaler\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \Target_UART:Net_61\[28] = \Target_UART:Net_9\[27]
Removing Lhs of wire Net_66[32] = zero[8]
Removing Lhs of wire \Target_UART:BUART:HalfDuplexSend\[34] = zero[8]
Removing Lhs of wire \Target_UART:BUART:FinalParityType_1\[35] = zero[8]
Removing Lhs of wire \Target_UART:BUART:FinalParityType_0\[36] = zero[8]
Removing Lhs of wire \Target_UART:BUART:FinalAddrMode_2\[37] = zero[8]
Removing Lhs of wire \Target_UART:BUART:FinalAddrMode_1\[38] = zero[8]
Removing Lhs of wire \Target_UART:BUART:FinalAddrMode_0\[39] = zero[8]
Removing Lhs of wire \Target_UART:BUART:reset_reg_dp\[41] = \Target_UART:BUART:reset_reg\[31]
Removing Rhs of wire Net_69[47] = \Target_UART:BUART:rx_interrupt_out\[48]
Removing Lhs of wire \Target_UART:BUART:rx_count7_bit8_wire\[102] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[110] = \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[121]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[112] = \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[122]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[113] = \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[138]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[114] = \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[152]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[115] = \Target_UART:BUART:sRX:s23Poll:MODIN1_1\[116]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN1_1\[116] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[117] = \Target_UART:BUART:sRX:s23Poll:MODIN1_0\[118]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN1_0\[118] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[124] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[125] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[126] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN2_1\[127] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[128] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN2_0\[129] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[130] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[131] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[132] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[133] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[134] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[135] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[140] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN3_1\[141] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[142] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODIN3_0\[143] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[144] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[145] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[146] = \Target_UART:BUART:pollcount_1\[108]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[147] = \Target_UART:BUART:pollcount_0\[111]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[148] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[149] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_status_1\[156] = zero[8]
Removing Rhs of wire \Target_UART:BUART:rx_status_2\[157] = \Target_UART:BUART:rx_parity_error_status\[158]
Removing Rhs of wire \Target_UART:BUART:rx_status_3\[159] = \Target_UART:BUART:rx_stop_bit_error\[160]
Removing Lhs of wire \Target_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[170] = \Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[219]
Removing Lhs of wire \Target_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[174] = \Target_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[241]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[175] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[176] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[177] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[178] = \Target_UART:BUART:sRX:MODIN4_6\[179]
Removing Lhs of wire \Target_UART:BUART:sRX:MODIN4_6\[179] = \Target_UART:BUART:rx_count_6\[97]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[180] = \Target_UART:BUART:sRX:MODIN4_5\[181]
Removing Lhs of wire \Target_UART:BUART:sRX:MODIN4_5\[181] = \Target_UART:BUART:rx_count_5\[98]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[182] = \Target_UART:BUART:sRX:MODIN4_4\[183]
Removing Lhs of wire \Target_UART:BUART:sRX:MODIN4_4\[183] = \Target_UART:BUART:rx_count_4\[99]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[184] = \Target_UART:BUART:sRX:MODIN4_3\[185]
Removing Lhs of wire \Target_UART:BUART:sRX:MODIN4_3\[185] = \Target_UART:BUART:rx_count_3\[100]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[186] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[187] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[188] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[189] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[190] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[191] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[192] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[193] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[194] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[195] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[196] = \Target_UART:BUART:rx_count_6\[97]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[197] = \Target_UART:BUART:rx_count_5\[98]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[198] = \Target_UART:BUART:rx_count_4\[99]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[199] = \Target_UART:BUART:rx_count_3\[100]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[200] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[201] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[202] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[203] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[204] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[205] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[206] = zero[8]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[221] = \Target_UART:BUART:rx_postpoll\[56]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[222] = \Target_UART:BUART:rx_parity_bit\[173]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[223] = \Target_UART:BUART:rx_postpoll\[56]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[224] = \Target_UART:BUART:rx_parity_bit\[173]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[225] = \Target_UART:BUART:rx_postpoll\[56]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[226] = \Target_UART:BUART:rx_parity_bit\[173]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[228] = one[24]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[229] = \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[227]
Removing Lhs of wire \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[230] = \Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[227]
Removing Lhs of wire tmpOE__RX_net_0[252] = one[24]
Removing Lhs of wire \Launcher_UART:tmpOE__Dm_net_0\[290] = one[24]
Removing Lhs of wire \Launcher_UART:tmpOE__Dp_net_0\[296] = one[24]
Removing Lhs of wire \CapSense:CompCH0:clock\[311] = zero[8]
Removing Rhs of wire \CapSense:Cmp_CH0\[313] = \CapSense:CompCH0:Net_1\[312]
Removing Lhs of wire \CapSense:IdacCH0:Net_125\[316] = zero[8]
Removing Lhs of wire \CapSense:IdacCH0:Net_158\[317] = zero[8]
Removing Rhs of wire \CapSense:IdacCH0:Net_123\[318] = \CapSense:IdacCH0:Net_157\[321]
Removing Lhs of wire \CapSense:IdacCH0:Net_195\[324] = zero[8]
Removing Lhs of wire \CapSense:tmpOE__CmodCH0_net_0\[327] = one[24]
Removing Lhs of wire \CapSense:tmpOE__PortCH0_net_0\[334] = zero[8]
Removing Rhs of wire \CapSense:PreChargeClk\[342] = \CapSense:ClockGen:tmp_pclk\[562]
Removing Lhs of wire \CapSense:Net_375\[347] = zero[8]
Removing Rhs of wire \CapSense:clk\[349] = \CapSense:Net_1644\[571]
Removing Lhs of wire \CapSense:Net_373\[350] = one[24]
Removing Rhs of wire \CapSense:DigitalClk\[353] = \CapSense:ClockGen:tmp_dpulse\[460]
Removing Rhs of wire \CapSense:mrst\[430] = \CapSense:ClockGen:cstate_1\[552]
Removing Lhs of wire \CapSense:MeasureCH0:load_enable\[436] = \CapSense:MeasureCH0:wndState_0\[433]
Removing Rhs of wire \CapSense:Net_1603\[440] = \CapSense:MeasureCH0:wndState_3\[429]
Removing Lhs of wire \CapSense:Net_371\[442] = one[24]
Removing Rhs of wire \CapSense:ClockGen:inter_reset\[459] = \CapSense:ClockGen:cstate_0\[553]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_2\[464] = \CapSense:ClockGen:inter_reset\[459]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_1\[465] = zero[8]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_0\[466] = \CapSense:ClockGen:clock_detect_reg\[447]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse\[549] = \CapSense:ClockGen:tmp_ppulse_reg\[547]
Removing Lhs of wire \CapSense:ClockGen:mesen\[554] = \CapSense:ClockGen:control_1\[456]
Removing Lhs of wire \CapSense:ClockGen:syncen\[555] = \CapSense:ClockGen:control_0\[457]
Removing Lhs of wire \CapSense:ClockGen:prescaler\[556] = \CapSense:ClockGen:tmp_ppulse_reg\[547]
Removing Lhs of wire \CapSense:ClockGen:bitstream\[561] = \CapSense:ClockGen:cmsb_reg\[541]
Removing Lhs of wire \CapSense:ClockGen:work_en\[564] = \CapSense:ClockGen:cstate_2\[551]
Removing Lhs of wire \CapSense:ClockGen:ch0en\[565] = \CapSense:ClockGen:control_2\[455]
Removing Lhs of wire tmpOE__Target_Control_net_0[605] = one[24]
Removing Lhs of wire \Target_UART:BUART:reset_reg\\D\[610] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_bitclk\\D\[616] = \Target_UART:BUART:rx_bitclk_pre\[91]
Removing Lhs of wire \Target_UART:BUART:rx_parity_error_pre\\D\[625] = \Target_UART:BUART:rx_parity_error_pre\[168]
Removing Lhs of wire \Target_UART:BUART:rx_break_status\\D\[626] = zero[8]
Removing Lhs of wire \CapSense:ClockGen:clock_detect_reg\\D\[634] = \CapSense:ClockGen:clock_detect\[550]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_reg\\D\[635] = \CapSense:ClockGen:tmp_ppulse_ff\[462]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_dly\\D\[636] = \CapSense:ClockGen:tmp_ppulse_reg\[547]

------------------------------------------------------
Aliased 0 equations, 133 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_addressmatch\' (cost = 0):
\Target_UART:BUART:rx_addressmatch\ <= (\Target_UART:BUART:rx_addressmatch2\
	OR \Target_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_bitclk_pre\' (cost = 1):
\Target_UART:BUART:rx_bitclk_pre\ <= ((not \Target_UART:BUART:rx_count_2\ and not \Target_UART:BUART:rx_count_1\ and not \Target_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\Target_UART:BUART:rx_bitclk_pre16x\ <= ((not \Target_UART:BUART:rx_count_2\ and \Target_UART:BUART:rx_count_1\ and \Target_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_poll_bit1\' (cost = 1):
\Target_UART:BUART:rx_poll_bit1\ <= ((not \Target_UART:BUART:rx_count_2\ and not \Target_UART:BUART:rx_count_1\ and \Target_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_poll_bit2\' (cost = 1):
\Target_UART:BUART:rx_poll_bit2\ <= ((not \Target_UART:BUART:rx_count_2\ and not \Target_UART:BUART:rx_count_1\ and not \Target_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:pollingrange\' (cost = 4):
\Target_UART:BUART:pollingrange\ <= ((not \Target_UART:BUART:rx_count_2\ and not \Target_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Target_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \Target_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\Target_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \Target_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\Target_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \Target_UART:BUART:rx_count_6\ and not \Target_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\Target_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \Target_UART:BUART:rx_count_6\ and not \Target_UART:BUART:rx_count_4\)
	OR (not \Target_UART:BUART:rx_count_6\ and not \Target_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\Target_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\Target_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \Target_UART:BUART:rx_count_6\ and not \Target_UART:BUART:rx_count_4\)
	OR (not \Target_UART:BUART:rx_count_6\ and not \Target_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\CapSense:Ioff_CH0\' (cost = 0):
\CapSense:Ioff_CH0\ <= (not \CapSense:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:int\' (cost = 5):
\CapSense:MeasureCH0:int\ <= ((\CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense:Net_1350\' (cost = 2):
\CapSense:Net_1350\ <= ((\CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\Target_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \Target_UART:BUART:pollcount_1\ and not \Target_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\Target_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \Target_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\Target_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \Target_UART:BUART:pollcount_0\ and \Target_UART:BUART:pollcount_1\)
	OR (not \Target_UART:BUART:pollcount_1\ and \Target_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:win_enable\' (cost = 8):
\CapSense:MeasureCH0:win_enable\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense:MeasureCH0:cnt_enable\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Target_UART:BUART:rx_postpoll\' (cost = 72):
\Target_UART:BUART:rx_postpoll\ <= (\Target_UART:BUART:pollcount_1\
	OR (Net_67 and \Target_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Target_UART:BUART:pollcount_1\ and not Net_67 and not \Target_UART:BUART:rx_parity_bit\)
	OR (not \Target_UART:BUART:pollcount_1\ and not \Target_UART:BUART:pollcount_0\ and not \Target_UART:BUART:rx_parity_bit\)
	OR (\Target_UART:BUART:pollcount_1\ and \Target_UART:BUART:rx_parity_bit\)
	OR (Net_67 and \Target_UART:BUART:pollcount_0\ and \Target_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Target_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \Target_UART:BUART:pollcount_1\ and not Net_67 and not \Target_UART:BUART:rx_parity_bit\)
	OR (not \Target_UART:BUART:pollcount_1\ and not \Target_UART:BUART:pollcount_0\ and not \Target_UART:BUART:rx_parity_bit\)
	OR (\Target_UART:BUART:pollcount_1\ and \Target_UART:BUART:rx_parity_bit\)
	OR (Net_67 and \Target_UART:BUART:pollcount_0\ and \Target_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 38 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Target_UART:BUART:rx_status_0\ to zero
Aliasing \Target_UART:BUART:rx_status_6\ to zero
Aliasing \Target_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \Target_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Target_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \Target_UART:BUART:rx_bitclk_enable\[55] = \Target_UART:BUART:rx_bitclk\[103]
Removing Lhs of wire \Target_UART:BUART:rx_status_0\[154] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_status_6\[163] = zero[8]
Removing Rhs of wire \CapSense:IdacCH0:Net_123\[318] = \CapSense:MeasureCH0:cmp_in_reg\[356]
Removing Lhs of wire \Target_UART:BUART:rx_markspace_status\\D\[620] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_parity_error_status\\D\[621] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_addr_match_status\\D\[623] = zero[8]
Removing Lhs of wire \Target_UART:BUART:rx_markspace_pre\\D\[624] = \Target_UART:BUART:rx_markspace_pre\[167]
Removing Lhs of wire \Target_UART:BUART:rx_parity_bit\\D\[629] = \Target_UART:BUART:rx_parity_bit\[173]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\Target_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \Target_UART:BUART:rx_parity_bit\ and Net_67 and \Target_UART:BUART:pollcount_0\)
	OR (not \Target_UART:BUART:pollcount_1\ and not \Target_UART:BUART:pollcount_0\ and \Target_UART:BUART:rx_parity_bit\)
	OR (not \Target_UART:BUART:pollcount_1\ and not Net_67 and \Target_UART:BUART:rx_parity_bit\)
	OR (not \Target_UART:BUART:rx_parity_bit\ and \Target_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj" -dcpsoc3 LauncherController.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.890ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Monday, 12 May 2014 16:18:19
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController.cyprj -d CY8C5868AXI-LP035 LauncherController.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Target_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \Target_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Target_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Target_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Target_UART:BUART:rx_status_2\ from registered to combinatorial
Assigning clock CapSense_Clock_tmp to clock BUS_CLK because it is a pass-through
Assigning clock Launcher_UART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_IntClock'. Fanout=6, Signal=\CapSense:clk\
    Digital Clock 1: Automatic-assigning  clock 'Target_UART_IntClock'. Fanout=1, Signal=\Target_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Target_UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_markspace_status\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \CapSense:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Target_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Target_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Target_UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \Launcher_UART:Dm(0)\, \Launcher_UART:Dp(0)\


Removing unused cells resulting from optimization
    Removed unused cell/equation '\CapSense:ClockGen:clock_detect\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:ClockGen:cstate_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_0\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_1\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_2\\D\:macrocell'
    Removed unused cell/equation '\CapSense:MeasureCH0:wndState_3\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\Target_UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Target_UART:BUART:rx_state_1\, Duplicate of \Target_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Target_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_state_1\ (fanout=8)

    Removing \Target_UART:BUART:rx_parity_error_pre\, Duplicate of \Target_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Target_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Target_UART:BUART:rx_parity_bit\, Duplicate of \Target_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Target_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \Target_UART:BUART:rx_markspace_pre\, Duplicate of \Target_UART:BUART:rx_address_detected\ 
    MacroCell: Name=\Target_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_67 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Target_Control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Target_Control(0)__PA ,
            pad => Target_Control(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:CmodCH0(0)\__PA ,
            analog_term => \CapSense:Net_2149\ ,
            pad => \CapSense:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(0)\__PA ,
            pad => \CapSense:PortCH0(0)_PAD\ ,
            analog_term => \CapSense:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(1)\__PA ,
            pad => \CapSense:PortCH0(1)_PAD\ ,
            analog_term => \CapSense:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(2)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(2)\__PA ,
            pad => \CapSense:PortCH0(2)_PAD\ ,
            analog_term => \CapSense:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(3)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(3)\__PA ,
            pad => \CapSense:PortCH0(3)_PAD\ ,
            analog_term => \CapSense:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(4)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(4)\__PA ,
            pad => \CapSense:PortCH0(4)_PAD\ ,
            analog_term => \CapSense:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(5)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(5)\__PA ,
            pad => \CapSense:PortCH0(5)_PAD\ ,
            analog_term => \CapSense:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(6)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(6)\__PA ,
            pad => \CapSense:PortCH0(6)_PAD\ ,
            analog_term => \CapSense:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Launcher_UART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Launcher_UART:Dm(0)\__PA ,
            analog_term => \Launcher_UART:Net_597\ ,
            pad => \Launcher_UART:Dm(0)_PAD\ );

    Pin : Name = \Launcher_UART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Launcher_UART:Dp(0)\__PA ,
            analog_term => \Launcher_UART:Net_1000\ ,
            pad => \Launcher_UART:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_ff\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    MacroCell: Name=\Target_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_0\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Target_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              \Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_1\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Target_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\Target_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:rx_count_0\
        );
        Output = \Target_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Target_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Target_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Target_UART:BUART:pollcount_1\
            + \Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:rx_address_detected\ * !Net_67_SYNCOUT
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Target_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\ * 
              \Target_UART:BUART:rx_last\ * !Net_67_SYNCOUT
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Target_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Target_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:rx_address_detected\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Target_UART:BUART:rx_load_fifo\ * 
              \Target_UART:BUART:rx_fifofull\
        );
        Output = \Target_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Target_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Target_UART:BUART:rx_fifonotempty\ * 
              \Target_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Target_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense:MeasureCH0:zc0\ ,
            z1_comb => \CapSense:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense:MeasureCH0:zw0\ ,
            z1_comb => \CapSense:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Target_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Target_UART:Net_9\ ,
            cs_addr_2 => \Target_UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \Target_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \Target_UART:BUART:rx_bitclk_enable\ ,
            route_si => \Target_UART:BUART:rx_postpoll\ ,
            f0_load => \Target_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Target_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Target_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Target_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Target_UART:Net_9\ ,
            status_5 => \Target_UART:BUART:rx_status_5\ ,
            status_4 => \Target_UART:BUART:rx_status_4\ ,
            status_3 => \Target_UART:BUART:rx_status_3\ ,
            interrupt => Net_69 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =RX(0)_SYNC
        PORT MAP (
            in => Net_67 ,
            out => Net_67_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense:clk\ ,
            in => \CapSense:Cmp_CH0\ ,
            out => \CapSense:IdacCH0:Net_123\ ,
            clk_en => \CapSense:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense:clk\ ,
            control_7 => \CapSense:ClockGen:control_7\ ,
            control_6 => \CapSense:ClockGen:control_6\ ,
            control_5 => \CapSense:ClockGen:control_5\ ,
            control_4 => \CapSense:ClockGen:control_4\ ,
            control_3 => \CapSense:ClockGen:control_3\ ,
            control_2 => \CapSense:ClockGen:control_2\ ,
            control_1 => \CapSense:ClockGen:control_1\ ,
            control_0 => \CapSense:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense:clk\ ,
            reset => \CapSense:ClockGen:inter_reset\ ,
            tc => \CapSense:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Target_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Target_UART:Net_9\ ,
            load => \Target_UART:BUART:rx_counter_load\ ,
            count_6 => \Target_UART:BUART:rx_count_6\ ,
            count_5 => \Target_UART:BUART:rx_count_5\ ,
            count_4 => \Target_UART:BUART:rx_count_4\ ,
            count_3 => \Target_UART:BUART:rx_count_3\ ,
            count_2 => \Target_UART:BUART:rx_count_2\ ,
            count_1 => \Target_UART:BUART:rx_count_1\ ,
            count_0 => \Target_UART:BUART:rx_count_0\ ,
            tc => \Target_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =RX_INT
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\Launcher_UART:arb_int\
        PORT MAP (
            interrupt => \Launcher_UART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:bus_reset\
        PORT MAP (
            interrupt => \Launcher_UART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:dp_int\
        PORT MAP (
            interrupt => \Launcher_UART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:ep_0\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:ep_1\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:ep_2\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:ep_3\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Launcher_UART:sof_int\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   22 :   50 :   72 :  30.56%
UDB Macrocells                :   33 :  159 :  192 :  17.19%
UDB Unique Pterms             :   53 :  331 :  384 :  13.80%
UDB Total Pterms              :   60 :      :      : 
UDB Datapath Cells            :    5 :   19 :   24 :  20.83%
UDB Status Cells              :    2 :   22 :   24 :   8.33%
            StatusI Registers :    1 
                   Sync Cells :    2 (in 1 status cell)
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    1 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   10 :   22 :   32 :  31.25%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    1 :    1 :    2 :  50.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.096ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.207ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Target_Control(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \Launcher_UART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \Launcher_UART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[2]@[FFB(Comparator,2)] : \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \Launcher_UART:USB\
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(6)][IoId=(0)] : RX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Target_Control(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \Launcher_UART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \Launcher_UART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[1]@[FFB(Comparator,1)] : \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \Launcher_UART:USB\

Analog Placement phase: Elapsed time ==> 10s.243ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_2072\ {
    amuxbusl
  }
  Net: \CapSense:Net_1410_0\ {
    p5_6
  }
  Net: \CapSense:Net_1410_1\ {
    p5_5
  }
  Net: \CapSense:Net_1410_2\ {
    p5_0
  }
  Net: \CapSense:Net_1410_3\ {
    p5_1
  }
  Net: \CapSense:Net_1410_4\ {
    p5_2
  }
  Net: \CapSense:Net_1410_5\ {
    p5_3
  }
  Net: \CapSense:Net_1410_6\ {
    p5_4
  }
  Net: \CapSense:Net_2149\ {
    p6_4
    agl0_x_p6_4
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CapSense:Net_282\ {
    comp_1_vplus
  }
  Net: \CapSense:Net_1425\ {
    vidac_0_iout
  }
  Net: \CapSense:Net_2129\ {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_13_vref_1024
    comp_1_vminus_x_comp_13_vref_1024
    comp_1_vminus
  }
  Net: \CapSense:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CapSense:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_comp_1_vplus
    amuxbusr_x_p5_6
    amuxbusl_x_vidac_0_iout
    amuxbusr_x_p5_5
    amuxbusr_x_p5_0
    amuxbusr_x_p5_4
    amuxbusr_x_p5_3
    amuxbusr_x_p5_2
    amuxbusr_x_p5_1
    amuxbusl_x_p6_4
    comp_1_vplus
    p5_6
    vidac_0_iout
    p5_5
    p5_0
    p5_4
    p5_3
    p5_2
    p5_1
    p6_4
  }
}
Map of item to net {
  p6_4                                             -> \CapSense:Net_2149\
  agl0_x_p6_4                                      -> \CapSense:Net_2149\
  agl0                                             -> \CapSense:Net_2149\
  agl0_x_capsense_0_vin                            -> \CapSense:Net_2149\
  capsense_0_vin                                   -> \CapSense:Net_2149\
  common_vref_1024                                 -> \CapSense:Net_2129\
  capsense_0_vref_1024                             -> \CapSense:Net_2129\
  capsense_0_vref_x_capsense_0_vref_1024           -> \CapSense:Net_2129\
  capsense_0_vref                                  -> \CapSense:Net_2129\
  comp_13_vref_1024                                -> \CapSense:Net_2129\
  comp_1_vminus_x_comp_13_vref_1024                -> \CapSense:Net_2129\
  comp_1_vminus                                    -> \CapSense:Net_2129\
  amuxbusl                                         -> \CapSense:Net_2072\
  p5_6                                             -> \CapSense:Net_1410_0\
  p5_5                                             -> \CapSense:Net_1410_1\
  p5_0                                             -> \CapSense:Net_1410_2\
  p5_1                                             -> \CapSense:Net_1410_3\
  p5_2                                             -> \CapSense:Net_1410_4\
  p5_3                                             -> \CapSense:Net_1410_5\
  p5_4                                             -> \CapSense:Net_1410_6\
  comp_1_vplus                                     -> \CapSense:Net_282\
  vidac_0_iout                                     -> \CapSense:Net_1425\
  amuxbusl_x_amuxbusr                              -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr                                         -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_comp_1_vplus                          -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_6                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusl_x_vidac_0_iout                          -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_5                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_0                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_4                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_3                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_2                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_1                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusl_x_p6_4                                  -> AmuxNet::\CapSense:AMuxCH0\
}
Mux Info {
  Mux: \CapSense:AMuxCH0\ {
     Mouth: \CapSense:Net_2072\
     Guts:  AmuxNet::\CapSense:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense:Net_1410_0\
      Outer: amuxbusr_x_p5_6
      Inner: __open__
      Path {
        p5_6
        amuxbusr_x_p5_6
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_1410_1\
      Outer: amuxbusr_x_p5_5
      Inner: __open__
      Path {
        p5_5
        amuxbusr_x_p5_5
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CapSense:Net_1410_2\
      Outer: amuxbusr_x_p5_0
      Inner: __open__
      Path {
        p5_0
        amuxbusr_x_p5_0
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CapSense:Net_1410_3\
      Outer: amuxbusr_x_p5_1
      Inner: __open__
      Path {
        p5_1
        amuxbusr_x_p5_1
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 4 {
      Net:   \CapSense:Net_1410_4\
      Outer: amuxbusr_x_p5_2
      Inner: __open__
      Path {
        p5_2
        amuxbusr_x_p5_2
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 5 {
      Net:   \CapSense:Net_1410_5\
      Outer: amuxbusr_x_p5_3
      Inner: __open__
      Path {
        p5_3
        amuxbusr_x_p5_3
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 6 {
      Net:   \CapSense:Net_1410_6\
      Outer: amuxbusr_x_p5_4
      Inner: __open__
      Path {
        p5_4
        amuxbusr_x_p5_4
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 7 {
      Net:   \CapSense:Net_2149\
      Outer: amuxbusl_x_p6_4
      Inner: __open__
      Path {
        p6_4
        amuxbusl_x_p6_4
        amuxbusl
      }
    }
    Arm: 8 {
      Net:   \CapSense:Net_282\
      Outer: amuxbusr_x_comp_1_vplus
      Inner: __open__
      Path {
        comp_1_vplus
        amuxbusr_x_comp_1_vplus
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 9 {
      Net:   \CapSense:Net_1425\
      Outer: amuxbusl_x_vidac_0_iout
      Inner: __open__
      Path {
        vidac_0_iout
        amuxbusl_x_vidac_0_iout
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.416ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   12 :   36 :   48 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            4.67
               Macrocells :            2.75
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 407, final cost is 407 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          7 :      10.29 :       4.71
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Target_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              \Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_1\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Target_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
            + !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              \Target_UART:BUART:pollcount_0\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Target_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Target_UART:BUART:rx_count_2\ * 
              !\Target_UART:BUART:rx_count_1\ * 
              !\Target_UART:BUART:rx_count_0\
        );
        Output = \Target_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense:MeasureCH0:zw0\ ,
        z1_comb => \CapSense:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Target_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Target_UART:Net_9\ ,
        load => \Target_UART:BUART:rx_counter_load\ ,
        count_6 => \Target_UART:BUART:rx_count_6\ ,
        count_5 => \Target_UART:BUART:rx_count_5\ ,
        count_4 => \Target_UART:BUART:rx_count_4\ ,
        count_3 => \Target_UART:BUART:rx_count_3\ ,
        count_2 => \Target_UART:BUART:rx_count_2\ ,
        count_1 => \Target_UART:BUART:rx_count_1\ ,
        count_0 => \Target_UART:BUART:rx_count_0\ ,
        tc => \Target_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Target_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Target_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\ * 
              \Target_UART:BUART:rx_last\ * !Net_67_SYNCOUT
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Target_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Target_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_ff\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense:clk\ ,
        in => \CapSense:Cmp_CH0\ ,
        out => \CapSense:IdacCH0:Net_123\ ,
        clk_en => \CapSense:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense:DigitalClk\)

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Target_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:rx_address_detected\ * !Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Target_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_state_3\ * \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Target_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Target_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:pollcount_0\ * 
              !\Target_UART:BUART:rx_address_detected\
            + !\Target_UART:BUART:rx_state_0\ * 
              \Target_UART:BUART:rx_bitclk_enable\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              \Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:pollcount_1\ * 
              !\Target_UART:BUART:rx_address_detected\ * !Net_67_SYNCOUT
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_5\ * 
              !\Target_UART:BUART:rx_address_detected\
            + \Target_UART:BUART:rx_state_0\ * 
              !\Target_UART:BUART:rx_state_3\ * 
              !\Target_UART:BUART:rx_state_2\ * 
              !\Target_UART:BUART:rx_count_6\ * 
              !\Target_UART:BUART:rx_count_4\ * 
              !\Target_UART:BUART:rx_address_detected\
        );
        Output = \Target_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense:MeasureCH0:zc0\ ,
        z1_comb => \CapSense:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =RX(0)_SYNC
    PORT MAP (
        in => Net_67 ,
        out => Net_67_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\CapSense:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense:clk\ ,
        reset => \CapSense:ClockGen:inter_reset\ ,
        tc => \CapSense:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense:mrst\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense:clk\ ,
        control_7 => \CapSense:ClockGen:control_7\ ,
        control_6 => \CapSense:ClockGen:control_6\ ,
        control_5 => \CapSense:ClockGen:control_5\ ,
        control_4 => \CapSense:ClockGen:control_4\ ,
        control_3 => \CapSense:ClockGen:control_3\ ,
        control_2 => \CapSense:ClockGen:control_2\ ,
        control_1 => \CapSense:ClockGen:control_1\ ,
        control_0 => \CapSense:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Target_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Target_UART:BUART:rx_fifonotempty\ * 
              \Target_UART:BUART:rx_state_stop1_reg\
        );
        Output = \Target_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Target_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Target_UART:BUART:rx_load_fifo\ * 
              \Target_UART:BUART:rx_fifofull\
        );
        Output = \Target_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Target_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Target_UART:BUART:pollcount_1\
            + \Target_UART:BUART:pollcount_0\ * Net_67_SYNCOUT
        );
        Output = \Target_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Target_UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Target_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Target_UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Target_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Target_UART:Net_9\ ,
        cs_addr_2 => \Target_UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \Target_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \Target_UART:BUART:rx_bitclk_enable\ ,
        route_si => \Target_UART:BUART:rx_postpoll\ ,
        f0_load => \Target_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Target_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Target_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Target_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Target_UART:Net_9\ ,
        status_5 => \Target_UART:BUART:rx_status_5\ ,
        status_4 => \Target_UART:BUART:rx_status_4\ ,
        status_3 => \Target_UART:BUART:rx_status_3\ ,
        interrupt => Net_69 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =RX_INT
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\Launcher_UART:ep_1\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\Launcher_UART:ep_2\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\Launcher_UART:ep_3\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\Launcher_UART:dp_int\
        PORT MAP (
            interrupt => \Launcher_UART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\Launcher_UART:sof_int\
        PORT MAP (
            interrupt => Net_85 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\Launcher_UART:arb_int\
        PORT MAP (
            interrupt => \Launcher_UART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\Launcher_UART:bus_reset\
        PORT MAP (
            interrupt => \Launcher_UART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\Launcher_UART:ep_0\
        PORT MAP (
            interrupt => \Launcher_UART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:PortCH0(2)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(2)\__PA ,
        pad => \CapSense:PortCH0(2)_PAD\ ,
        analog_term => \CapSense:Net_1410_2\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:PortCH0(3)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(3)\__PA ,
        pad => \CapSense:PortCH0(3)_PAD\ ,
        analog_term => \CapSense:Net_1410_3\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:PortCH0(4)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(4)\__PA ,
        pad => \CapSense:PortCH0(4)_PAD\ ,
        analog_term => \CapSense:Net_1410_4\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:PortCH0(5)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(5)\__PA ,
        pad => \CapSense:PortCH0(5)_PAD\ ,
        analog_term => \CapSense:Net_1410_5\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:PortCH0(6)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(6)\__PA ,
        pad => \CapSense:PortCH0(6)_PAD\ ,
        analog_term => \CapSense:Net_1410_6\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:PortCH0(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(1)\__PA ,
        pad => \CapSense:PortCH0(1)_PAD\ ,
        analog_term => \CapSense:Net_1410_1\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:PortCH0(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(0)\__PA ,
        pad => \CapSense:PortCH0(0)_PAD\ ,
        analog_term => \CapSense:Net_1410_0\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_67 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:CmodCH0(0)\__PA ,
        analog_term => \CapSense:Net_2149\ ,
        pad => \CapSense:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Target_Control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Target_Control(0)__PA ,
        pad => Target_Control(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\Launcher_UART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \Launcher_UART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \Launcher_UART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Launcher_UART:Dp(0)\__PA ,
        analog_term => \Launcher_UART:Net_1000\ ,
        pad => \Launcher_UART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \Launcher_UART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Launcher_UART:Dm(0)\__PA ,
        analog_term => \Launcher_UART:Net_597\ ,
        pad => \Launcher_UART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: 
    CapSense Block @ [FFB(CapSense,0)]: 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CapSense:PreChargeClk\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \CapSense:clk\ ,
            dclk_0 => \CapSense:clk_local\ ,
            dclk_glb_1 => \Target_UART:Net_9\ ,
            dclk_1 => \Target_UART:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,1)]: 
    comparatorcell: Name =\CapSense:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense:Net_282\ ,
            vminus => \CapSense:Net_2129\ ,
            out => \CapSense:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\CapSense:ClockGen:FF:Prescaler\
        PORT MAP (
            clock => \CapSense:clk\ ,
            enable => __ONE__ ,
            timer_reset => \CapSense:ClockGen:inter_reset\ ,
            cmp => \CapSense:ClockGen:tmp_ppulse_ff\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\Launcher_UART:USB\
        PORT MAP (
            dp => \Launcher_UART:Net_1000\ ,
            dm => \Launcher_UART:Net_597\ ,
            sof_int => Net_85 ,
            arb_int => \Launcher_UART:Net_79\ ,
            usb_int => \Launcher_UART:Net_81\ ,
            ept_int_8 => \Launcher_UART:ept_int_8\ ,
            ept_int_7 => \Launcher_UART:ept_int_7\ ,
            ept_int_6 => \Launcher_UART:ept_int_6\ ,
            ept_int_5 => \Launcher_UART:ept_int_5\ ,
            ept_int_4 => \Launcher_UART:ept_int_4\ ,
            ept_int_3 => \Launcher_UART:ept_int_3\ ,
            ept_int_2 => \Launcher_UART:ept_int_2\ ,
            ept_int_1 => \Launcher_UART:ept_int_1\ ,
            ept_int_0 => \Launcher_UART:ept_int_0\ ,
            ord_int => \Launcher_UART:Net_95\ ,
            dma_req_7 => \Launcher_UART:dma_req_7\ ,
            dma_req_6 => \Launcher_UART:dma_req_6\ ,
            dma_req_5 => \Launcher_UART:dma_req_5\ ,
            dma_req_4 => \Launcher_UART:dma_req_4\ ,
            dma_req_3 => \Launcher_UART:dma_req_3\ ,
            dma_req_2 => \Launcher_UART:dma_req_2\ ,
            dma_req_1 => \Launcher_UART:dma_req_1\ ,
            dma_req_0 => \Launcher_UART:dma_req_0\ ,
            dma_termin => \Launcher_UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\CapSense:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense:IdacCH0:Net_123\ ,
            vout => \CapSense:IdacCH0:Net_124\ ,
            iout => \CapSense:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: 
    CapSense Buffer @ [FFB(CsAbuf,0)]: 
    csabufcell: Name =\CapSense:BufCH0\
        PORT MAP (
            vchan => \CapSense:Net_2149\ ,
            vref => \CapSense:Net_2129\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\CapSense:VrefRefCH0\
        PORT MAP (
            vout => \CapSense:Net_2129\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:AMuxCH0\
        PORT MAP (
            muxin_9 => \CapSense:Net_1425\ ,
            muxin_8 => \CapSense:Net_282\ ,
            muxin_7 => \CapSense:Net_2149\ ,
            muxin_6 => \CapSense:Net_1410_6\ ,
            muxin_5 => \CapSense:Net_1410_5\ ,
            muxin_4 => \CapSense:Net_1410_4\ ,
            muxin_3 => \CapSense:Net_1410_3\ ,
            muxin_2 => \CapSense:Net_1410_2\ ,
            muxin_1 => \CapSense:Net_1410_1\ ,
            muxin_0 => \CapSense:Net_1410_0\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(2)\ | Analog(\CapSense:Net_1410_2\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(3)\ | Analog(\CapSense:Net_1410_3\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(4)\ | Analog(\CapSense:Net_1410_4\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(5)\ | Analog(\CapSense:Net_1410_5\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(6)\ | Analog(\CapSense:Net_1410_6\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(1)\ | Analog(\CapSense:Net_1410_1\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(0)\ | Analog(\CapSense:Net_1410_0\)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |                 RX(0) | FB(Net_67)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \CapSense:CmodCH0(0)\ | Analog(\CapSense:Net_2149\)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------
  12 |   4 |     * |      NONE |         CMOS_OUT |     Target_Control(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \Launcher_UART:Dp(0)\ | Analog(\Launcher_UART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \Launcher_UART:Dm(0)\ | Analog(\Launcher_UART:Net_597\)
------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 1s.576ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: LauncherController_timing.html: Warning-1350: Asynchronous path(s) exist from "CapSense_IntClock(fixed-function)" to "CapSense_IntClock". See the timing report for details. (File=C:\Users\akashbad\Documents\6.115\Final Project\LauncherController.cydsn\LauncherController_timing.html)
Timing report is in LauncherController_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.557ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.661ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.699ms
API generation phase: Elapsed time ==> 1s.939ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.001ms
