

================================================================
== Vitis HLS Report for 'order_book_Pipeline_ASK_PUSH_LOOP2'
================================================================
* Date:           Sun Jun  1 14:49:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.146 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|       16|  40.000 ns|  0.160 us|    2|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ASK_PUSH_LOOP  |        2|       14|         5|          2|          1|  0 ~ 6|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_idx_8 = alloca i32 1" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 8 'alloca' 'new_idx_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%level = alloca i32 1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:455]   --->   Operation 10 'alloca' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_price = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 11 'alloca' 'input_price' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_size_6 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 12 'alloca' 'input_size_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_orderID_6 = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 13 'alloca' 'input_orderID_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_direction = alloca i32 1" [order_book_src/priority_queue.cpp:362]   --->   Operation 14 'alloca' 'input_direction' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%insert_path_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_3"   --->   Operation 15 'read' 'insert_path_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%insert_level_0_i564_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %insert_level_0_i564"   --->   Operation 16 'read' 'insert_level_0_i564_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 18 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID"   --->   Operation 19 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln182_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln182"   --->   Operation 20 'read' 'zext_ln182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln182_cast = zext i3 %zext_ln182_read"   --->   Operation 21 'zext' 'zext_ln182_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 4, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 118 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_read, i16 %input_orderID_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 119 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_read, i8 %input_size_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 120 'store' 'store_ln362' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %tmp, i16 %input_price" [order_book_src/priority_queue.cpp:362]   --->   Operation 121 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln184 = store i3 0, i3 %level" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:455]   --->   Operation 122 'store' 'store_ln184' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %zext_ln182_cast, i4 %i" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 123 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 0, i6 %new_idx_8" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 124 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%new_idx = load i6 %new_idx_8" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 126 'load' 'new_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 127 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%level_3 = load i3 %level" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:455]   --->   Operation 128 'load' 'level_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.65ns)   --->   "%icmp_ln202 = icmp_eq  i3 %level_3, i3 %insert_level_0_i564_read" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 129 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.65ns)   --->   "%add_ln217 = add i3 %level_3, i3 1" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:455]   --->   Operation 130 'add' 'add_ln217' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body.i.split, void %_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 131 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln362_3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %new_idx, i32 2, i32 5" [order_book_src/priority_queue.cpp:362]   --->   Operation 132 'partselect' 'lshr_ln362_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i4 %lshr_ln362_3" [order_book_src/priority_queue.cpp:362]   --->   Operation 133 'zext' 'zext_ln362' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 134 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 135 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 136 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 137 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 138 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 139 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 140 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 141 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 142 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 143 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 144 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 145 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 146 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 147 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 148 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 149 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 150 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 151 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 152 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 153 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 154 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 155 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 156 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 157 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 158 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 158 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 159 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 159 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 160 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 160 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 161 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 161 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 162 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 162 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 163 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 163 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 164 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 165 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 165 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 166 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 166 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 167 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 167 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 168 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 168 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 169 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 169 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 170 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 170 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 171 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 171 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 172 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 172 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 173 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 173 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 174 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 174 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 175 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 175 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 176 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 176 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 177 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 177 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 178 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 178 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 179 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 179 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 180 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 180 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 181 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 181 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 182 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 183 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 184 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 185 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 186 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 187 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 188 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 189 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 190 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 191 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 192 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 193 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 194 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 195 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 196 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 197 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 198 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 199 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 200 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 201 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 202 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 203 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 204 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 205 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 206 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 207 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 207 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 208 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 208 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 209 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 209 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 210 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 210 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 211 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 211 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 212 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 212 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 213 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 213 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 214 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 215 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 216 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 217 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 218 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 219 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 220 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 221 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 221 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 222 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 222 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 223 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 223 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 224 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 224 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 225 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 225 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 226 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 226 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 227 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 227 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 228 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 228 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 229 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 230 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i_4, i4 15" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 230 'add' 'i_5' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i4 %i_5" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 231 'sext' 'sext_ln26' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_3_read, i32 %sext_ln26" [order_book_src/priority_queue.cpp:28->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 232 'bitselect' 'bit' <Predicate = (!icmp_ln202)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln184 = store i3 %add_ln217, i3 %level" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:455]   --->   Operation 233 'store' 'store_ln184' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_1 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %i_5, i4 %i" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 234 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.14>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i6 %new_idx" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 235 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_2 : Operation 236 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 236 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 237 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 237 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 238 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 238 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 239 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 239 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 240 [1/1] (1.82ns)   --->   "%tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 240 'sparsemux' 'tmp_36' <Predicate = (!icmp_ln202 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 241 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 242 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 242 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 243 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 243 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 244 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 244 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 245 [1/1] (1.82ns)   --->   "%tmp_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 245 'sparsemux' 'tmp_37' <Predicate = (!icmp_ln202 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 246 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 247 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 247 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 248 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 248 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 249 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 249 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 250 [1/1] (1.82ns)   --->   "%tmp_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 250 'sparsemux' 'tmp_38' <Predicate = (!icmp_ln202 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 251 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 252 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 252 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 253 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 253 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 254 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 254 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 255 [1/1] (1.82ns)   --->   "%tmp_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 255 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln202 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 256 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 257 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 257 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 258 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 258 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 259 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 259 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 260 [1/1] (1.82ns)   --->   "%tmp_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 260 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln202 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 261 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 262 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 262 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 263 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 263 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 264 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 264 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 265 [1/1] (1.82ns)   --->   "%tmp_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 265 'sparsemux' 'tmp_41' <Predicate = (!icmp_ln202 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (2.06ns)   --->   "%input_price_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_36, i3 1, i16 %tmp_37, i3 2, i16 %tmp_38, i3 3, i16 %tmp_39, i3 4, i16 %tmp_40, i3 5, i16 %tmp_41, i16 0, i3 %level_3" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 266 'sparsemux' 'input_price_5' <Predicate = (!icmp_ln202)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 267 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 268 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 268 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 269 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 269 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 270 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 271 [1/1] (1.82ns)   --->   "%tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 271 'sparsemux' 'tmp_43' <Predicate = (!icmp_ln202 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 272 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 273 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 274 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 275 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 276 [1/1] (1.82ns)   --->   "%tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 276 'sparsemux' 'tmp_44' <Predicate = (!icmp_ln202 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 277 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 278 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 279 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 280 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 281 [1/1] (1.82ns)   --->   "%tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 281 'sparsemux' 'tmp_45' <Predicate = (!icmp_ln202 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 282 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 283 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 284 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 285 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 286 [1/1] (1.82ns)   --->   "%tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 286 'sparsemux' 'tmp_46' <Predicate = (!icmp_ln202 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 287 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 288 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 288 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 289 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 289 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 290 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 290 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 291 [1/1] (1.82ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 291 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln202 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 292 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 293 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 293 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 294 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 294 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 295 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 295 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 296 [1/1] (1.82ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 296 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln202 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (2.06ns)   --->   "%input_orderID_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_43, i3 1, i16 %tmp_44, i3 2, i16 %tmp_45, i3 3, i16 %tmp_46, i3 4, i16 %tmp_47, i3 5, i16 %tmp_48, i16 0, i3 %level_3" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 297 'sparsemux' 'input_orderID_9' <Predicate = (!icmp_ln202)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%trunc_ln29 = trunc i6 %new_idx" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 298 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln202 & bit)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%shl_ln29 = shl i6 %new_idx, i6 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 299 'shl' 'shl_ln29' <Predicate = (!icmp_ln202 & !bit)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node new_idx_3)   --->   "%or_ln29_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln29, i1 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 300 'bitconcatenate' 'or_ln29_1' <Predicate = (!icmp_ln202 & bit)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.18ns) (out node of the LUT)   --->   "%new_idx_3 = select i1 %bit, i6 %or_ln29_1, i6 %shl_ln29" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 301 'select' 'new_idx_3' <Predicate = (!icmp_ln202)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 %new_idx_3, i6 %new_idx_8" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455]   --->   Operation 302 'store' 'store_ln26' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body.i" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 303 'br' 'br_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%input_price_4 = load i16 %input_price"   --->   Operation 304 'load' 'input_price_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%input_orderID_8 = load i16 %input_orderID_6"   --->   Operation 305 'load' 'input_orderID_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 6, i64 5"   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [order_book_src/priority_queue.cpp:205->order_book_src/priority_queue.cpp:455]   --->   Operation 307 'specpipeline' 'specpipeline_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 308 'specloopname' 'specloopname_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (2.07ns)   --->   "%icmp_ln206 = icmp_slt  i16 %input_price_4, i16 %input_price_5" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 309 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (2.07ns)   --->   "%icmp_ln206_1 = icmp_eq  i16 %input_orderID_9, i16 0" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 310 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.97ns)   --->   "%or_ln206 = or i1 %icmp_ln206, i1 %icmp_ln206_1" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 311 'or' 'or_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %or_ln206, void %if.else48.i, void %if.then39.i" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455]   --->   Operation 312 'br' 'br_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (2.07ns)   --->   "%icmp_ln211 = icmp_eq  i16 %input_price_4, i16 %input_price_5" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:455]   --->   Operation 313 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (2.07ns)   --->   "%icmp_ln211_1 = icmp_ult  i16 %input_orderID_8, i16 %input_orderID_9" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:455]   --->   Operation 314 'icmp' 'icmp_ln211_1' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.97ns)   --->   "%and_ln211 = and i1 %icmp_ln211, i1 %icmp_ln211_1" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:455]   --->   Operation 315 'and' 'and_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %and_ln211, void %if.end74.i, void %if.then63.i" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:455]   --->   Operation 316 'br' 'br_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 317 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 318 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 319 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 320 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 321 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 322 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 323 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 324 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 325 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 326 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 327 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 328 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 329 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 330 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 331 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 332 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 333 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 334 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 335 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 336 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 337 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 338 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 339 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 340 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 341 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 342 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 343 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 344 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 345 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 346 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 347 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 348 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 349 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 350 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 351 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 352 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 353 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 354 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 355 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 356 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 357 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 358 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 359 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 360 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 361 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 362 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 363 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:455]   --->   Operation 364 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 365 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 365 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 366 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 366 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 367 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 367 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 368 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 368 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 369 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 369 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 370 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 370 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 371 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 371 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 372 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 372 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 373 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 373 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 374 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 374 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 375 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 375 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 376 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 376 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 377 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 377 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 378 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 378 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 379 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 379 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 380 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 380 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 381 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 381 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 382 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 382 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 383 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 383 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 384 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 384 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 385 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 385 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 386 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 386 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 387 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 387 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 388 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 388 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 389 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 389 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 390 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 390 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 391 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 391 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 392 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 392 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 393 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 393 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 394 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 394 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 395 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 395 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 396 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 396 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 397 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 397 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 398 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 398 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 399 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 399 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 400 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 400 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 401 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 401 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 402 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 402 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 403 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 403 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 404 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 404 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 405 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 405 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 406 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 406 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 407 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 407 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 408 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 408 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 409 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 409 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 410 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 410 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 411 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 411 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 412 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 412 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 413 [1/1] (1.65ns)   --->   "%switch_ln213 = switch i3 %level_3, void %V22.i27.i1327.case.04023, i3 5, void %V22.i27.i1327.case.54028, i3 1, void %V22.i27.i1327.case.14024, i3 2, void %V22.i27.i1327.case.24025, i3 3, void %V22.i27.i1327.case.34026, i3 4, void %V22.i27.i1327.case.44027" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 413 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.65>
ST_3 : Operation 414 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34445, i2 0, void %arrayidx6810.i1333.3.case.04442, i2 1, void %arrayidx6810.i1333.3.case.14443, i2 2, void %arrayidx6810.i1333.3.case.24444" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 414 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4)> <Delay = 1.56>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 415 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34439, i2 0, void %arrayidx6810.i1333.3.case.04436, i2 1, void %arrayidx6810.i1333.3.case.14437, i2 2, void %arrayidx6810.i1333.3.case.24438" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 416 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3)> <Delay = 1.56>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 417 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34433, i2 0, void %arrayidx6810.i1333.3.case.04430, i2 1, void %arrayidx6810.i1333.3.case.14431, i2 2, void %arrayidx6810.i1333.3.case.24432" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 418 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2)> <Delay = 1.56>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 419 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34427, i2 0, void %arrayidx6810.i1333.3.case.04424, i2 1, void %arrayidx6810.i1333.3.case.14425, i2 2, void %arrayidx6810.i1333.3.case.24426" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 420 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1)> <Delay = 1.56>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 421 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34451, i2 0, void %arrayidx6810.i1333.3.case.04448, i2 1, void %arrayidx6810.i1333.3.case.14449, i2 2, void %arrayidx6810.i1333.3.case.24450" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 422 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5)> <Delay = 1.56>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 423 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34421, i2 0, void %arrayidx6810.i1333.3.case.04418, i2 1, void %arrayidx6810.i1333.3.case.14419, i2 2, void %arrayidx6810.i1333.3.case.24420" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 424 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4)> <Delay = 1.56>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 425 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_9, i16 %input_orderID_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 426 'store' 'store_ln362' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.58>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 427 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 428 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 429 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 430 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 431 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 432 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 433 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 434 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 435 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 436 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 437 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 438 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 439 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 440 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 441 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 442 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 443 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 444 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 445 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 446 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 447 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 448 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 449 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 450 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 451 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 452 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 453 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 454 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 455 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 456 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 457 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 458 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 459 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 460 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 461 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 462 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 463 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 464 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 465 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 466 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 467 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 468 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 469 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 470 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 471 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 472 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 473 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 0, i64 %zext_ln362" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455]   --->   Operation 474 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 475 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 475 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 476 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 476 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 477 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 477 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 478 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 478 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 479 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 479 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 480 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 480 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 481 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 481 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 482 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 482 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 483 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 483 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 484 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 484 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 485 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 485 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 486 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 486 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 487 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 487 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 488 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 488 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 489 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 489 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 490 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 490 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 491 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 491 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 492 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 492 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 493 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 493 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 494 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 494 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 495 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 495 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 496 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 496 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 497 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 497 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 498 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 498 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 499 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 499 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 500 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 500 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 501 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 501 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 502 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 502 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 503 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 503 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 504 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 504 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 505 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 505 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 506 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 506 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 507 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 507 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 508 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 508 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 509 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 509 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 510 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 510 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 511 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 511 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 512 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 512 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 513 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 513 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 514 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 514 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 515 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 515 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 516 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 516 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 517 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 517 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 518 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 518 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 519 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 519 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 520 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 520 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 521 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 521 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 522 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 522 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_3 : Operation 523 [1/1] (1.65ns)   --->   "%switch_ln208 = switch i3 %level_3, void %V22.i27.i1327.case.0, i3 5, void %V22.i27.i1327.case.5, i3 1, void %V22.i27.i1327.case.1, i3 2, void %V22.i27.i1327.case.2, i3 3, void %V22.i27.i1327.case.3, i3 4, void %V22.i27.i1327.case.4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 523 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.65>
ST_3 : Operation 524 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34403, i2 0, void %arrayidx4312.i1335.3.case.04400, i2 1, void %arrayidx4312.i1335.3.case.14401, i2 2, void %arrayidx4312.i1335.3.case.24402" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 524 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4)> <Delay = 1.56>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 525 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34397, i2 0, void %arrayidx4312.i1335.3.case.04394, i2 1, void %arrayidx4312.i1335.3.case.14395, i2 2, void %arrayidx4312.i1335.3.case.24396" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 526 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3)> <Delay = 1.56>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 527 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34391, i2 0, void %arrayidx4312.i1335.3.case.04388, i2 1, void %arrayidx4312.i1335.3.case.14389, i2 2, void %arrayidx4312.i1335.3.case.24390" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 528 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2)> <Delay = 1.56>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 529 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2)> <Delay = 0.00>
ST_3 : Operation 530 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34385, i2 0, void %arrayidx4312.i1335.3.case.04382, i2 1, void %arrayidx4312.i1335.3.case.14383, i2 2, void %arrayidx4312.i1335.3.case.24384" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 530 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1)> <Delay = 1.56>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 531 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34409, i2 0, void %arrayidx4312.i1335.3.case.04406, i2 1, void %arrayidx4312.i1335.3.case.14407, i2 2, void %arrayidx4312.i1335.3.case.24408" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 532 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5)> <Delay = 1.56>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 533 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34379, i2 0, void %arrayidx4312.i1335.3.case.04376, i2 1, void %arrayidx4312.i1335.3.case.14377, i2 2, void %arrayidx4312.i1335.3.case.24378" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 534 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4)> <Delay = 1.56>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 535 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_orderID_9, i16 %input_orderID_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 536 'store' 'store_ln362' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 537 [1/1] (1.58ns)   --->   "%store_ln362 = store i16 %input_price_5, i16 %input_price" [order_book_src/priority_queue.cpp:362]   --->   Operation 537 'store' 'store_ln362' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%input_size_6_load = load i8 %input_size_6"   --->   Operation 1004 'load' 'input_size_6_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%input_direction_load = load i3 %input_direction"   --->   Operation 1005 'load' 'input_direction_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %new_idx_8_out, i6 %new_idx" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455]   --->   Operation 1006 'write' 'write_ln202' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_6_out, i3 %input_direction_load"   --->   Operation 1007 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_6_out, i16 %input_orderID_8"   --->   Operation 1008 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_6_out, i8 %input_size_6_load"   --->   Operation 1009 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_6_out, i16 %input_price_4"   --->   Operation 1010 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 1011 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1011 'ret' 'ret_ln0' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 538 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 538 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 539 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 539 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 540 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 540 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 541 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 541 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 542 [1/1] (1.82ns)   --->   "%tmp_88 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 542 'sparsemux' 'tmp_88' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 543 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 544 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 544 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 545 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 545 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 546 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 546 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 547 [1/1] (1.82ns)   --->   "%tmp_89 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 547 'sparsemux' 'tmp_89' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 548 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 549 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 549 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 550 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 550 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 551 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 551 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 552 [1/1] (1.82ns)   --->   "%tmp_90 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 552 'sparsemux' 'tmp_90' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 553 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 554 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 554 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 555 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 555 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 556 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 556 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 557 [1/1] (1.82ns)   --->   "%tmp_91 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 557 'sparsemux' 'tmp_91' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 558 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 559 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 559 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 560 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 560 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 561 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 561 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 562 [1/1] (1.82ns)   --->   "%tmp_92 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 562 'sparsemux' 'tmp_92' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 563 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 564 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 564 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 565 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 565 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 566 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 566 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 567 [1/1] (1.82ns)   --->   "%tmp_93 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 567 'sparsemux' 'tmp_93' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (2.06ns)   --->   "%input_size_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_88, i3 1, i8 %tmp_89, i3 2, i8 %tmp_90, i3 3, i8 %tmp_91, i3 4, i8 %tmp_92, i3 5, i8 %tmp_93, i8 0, i3 %level_3" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 568 'sparsemux' 'input_size_1' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 569 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 570 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 570 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 571 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 571 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 572 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 572 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 573 [1/1] (1.82ns)   --->   "%tmp_94 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 573 'sparsemux' 'tmp_94' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 574 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 575 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 575 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 576 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 576 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 577 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 577 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 578 [1/1] (1.82ns)   --->   "%tmp_95 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 578 'sparsemux' 'tmp_95' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 579 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 580 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 580 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 581 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 581 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 582 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 582 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 583 [1/1] (1.82ns)   --->   "%tmp_96 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 583 'sparsemux' 'tmp_96' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 584 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 585 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 585 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 586 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 586 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 587 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 587 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 588 [1/1] (1.82ns)   --->   "%tmp_97 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 588 'sparsemux' 'tmp_97' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 589 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 590 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 590 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 591 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 591 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 592 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 592 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 593 [1/1] (1.82ns)   --->   "%tmp_98 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 593 'sparsemux' 'tmp_98' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 594 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 595 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 595 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 596 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 596 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 597 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 597 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 598 [1/1] (1.82ns)   --->   "%tmp_99 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 598 'sparsemux' 'tmp_99' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (2.06ns)   --->   "%input_direction_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_94, i3 1, i3 %tmp_95, i3 2, i3 %tmp_96, i3 3, i3 %tmp_97, i3 4, i3 %tmp_98, i3 5, i3 %tmp_99, i3 0, i3 %level_3" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:455]   --->   Operation 599 'sparsemux' 'input_direction_1' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%input_size_6_load63 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 600 'load' 'input_size_6_load63' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%input_direction_load_96 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 601 'load' 'input_direction_load_96' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 602 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 602 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 603 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load63, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 603 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 604 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 604 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 605 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_96, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 605 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4441" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 606 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%input_size_6_load64 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 607 'load' 'input_size_6_load64' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "%input_direction_load_95 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 608 'load' 'input_direction_load_95' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 609 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 609 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 610 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load64, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 610 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 611 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 611 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 612 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_95, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 612 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4441" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 613 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "%input_size_6_load65 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 614 'load' 'input_size_6_load65' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%input_direction_load_94 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 615 'load' 'input_direction_load_94' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 616 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 616 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 617 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load65, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 617 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 618 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 618 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 619 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_94, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 619 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4441" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 620 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%input_size_6_load62 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 621 'load' 'input_size_6_load62' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "%input_direction_load_93 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 622 'load' 'input_direction_load_93' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 623 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 623 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 624 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load62, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 624 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 625 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 625 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 626 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_93, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 626 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4441" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 627 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "%input_size_6_load67 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 628 'load' 'input_size_6_load67' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 629 [1/1] (0.00ns)   --->   "%input_direction_load_92 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 629 'load' 'input_direction_load_92' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 630 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 630 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 631 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load67, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 631 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 632 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 632 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 633 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_92, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 633 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4435" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 634 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%input_size_6_load68 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 635 'load' 'input_size_6_load68' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.00ns)   --->   "%input_direction_load_91 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 636 'load' 'input_direction_load_91' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 637 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 637 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 638 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load68, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 638 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 639 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 639 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 640 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_91, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 640 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4435" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 641 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 642 [1/1] (0.00ns)   --->   "%input_size_6_load69 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 642 'load' 'input_size_6_load69' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.00ns)   --->   "%input_direction_load_90 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 643 'load' 'input_direction_load_90' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 644 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 644 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 645 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load69, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 645 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 646 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 646 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 647 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_90, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 647 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4435" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 648 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 649 [1/1] (0.00ns)   --->   "%input_size_6_load66 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 649 'load' 'input_size_6_load66' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%input_direction_load_89 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 650 'load' 'input_direction_load_89' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 651 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 651 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 652 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load66, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 652 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 653 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 653 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 654 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_89, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 654 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4435" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 655 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.00ns)   --->   "%input_size_6_load71 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 656 'load' 'input_size_6_load71' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 657 [1/1] (0.00ns)   --->   "%input_direction_load_88 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 657 'load' 'input_direction_load_88' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 658 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 658 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 659 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load71, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 659 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 660 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 660 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 661 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_88, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 661 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4429" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 662 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%input_size_6_load72 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 663 'load' 'input_size_6_load72' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.00ns)   --->   "%input_direction_load_87 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 664 'load' 'input_direction_load_87' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 665 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 665 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 666 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load72, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 666 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 667 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 667 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 668 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_87, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 668 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4429" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 669 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 670 [1/1] (0.00ns)   --->   "%input_size_6_load73 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 670 'load' 'input_size_6_load73' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 671 [1/1] (0.00ns)   --->   "%input_direction_load_86 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 671 'load' 'input_direction_load_86' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 672 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 672 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 673 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load73, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 673 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 674 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 674 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 675 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_86, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 675 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4429" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 676 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 677 [1/1] (0.00ns)   --->   "%input_size_6_load_12 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 677 'load' 'input_size_6_load_12' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%input_direction_load_85 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 678 'load' 'input_direction_load_85' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 679 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 679 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 680 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 680 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 681 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 681 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 682 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_85, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 682 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4429" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 683 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.00ns)   --->   "%input_size_6_load75 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 684 'load' 'input_size_6_load75' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%input_direction_load_84 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 685 'load' 'input_direction_load_84' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 686 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 686 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 687 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load75, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 687 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 688 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 688 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 689 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_84, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 689 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4423" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 690 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.00ns)   --->   "%input_size_6_load76 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 691 'load' 'input_size_6_load76' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 692 [1/1] (0.00ns)   --->   "%input_direction_load_83 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 692 'load' 'input_direction_load_83' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 693 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 693 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 694 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load76, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 694 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 695 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 695 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 696 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_83, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 696 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4423" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 697 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%input_size_6_load77 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 698 'load' 'input_size_6_load77' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%input_direction_load_82 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 699 'load' 'input_direction_load_82' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 700 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 700 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 701 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load77, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 701 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 702 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 702 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 703 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_82, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 703 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4423" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 704 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%input_size_6_load74 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 705 'load' 'input_size_6_load74' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.00ns)   --->   "%input_direction_load_81 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 706 'load' 'input_direction_load_81' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 707 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 707 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 708 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load74, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 708 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 709 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 709 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 710 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_81, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 710 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4423" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 711 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (0.00ns)   --->   "%input_size_6_load59 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 712 'load' 'input_size_6_load59' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%input_direction_load_80 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 713 'load' 'input_direction_load_80' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 714 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 715 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load59, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 715 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 716 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 716 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 717 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_80, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 717 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4447" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 718 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%input_size_6_load_11 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 719 'load' 'input_size_6_load_11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%input_direction_load_79 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 720 'load' 'input_direction_load_79' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 721 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 722 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 722 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 723 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 723 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 724 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_79, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 724 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4447" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 725 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%input_size_6_load61 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 726 'load' 'input_size_6_load61' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%input_direction_load_78 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 727 'load' 'input_direction_load_78' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 728 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 729 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load61, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 729 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 730 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 730 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 731 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_78, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 731 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4447" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 732 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%input_size_6_load58 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 733 'load' 'input_size_6_load58' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%input_direction_load_77 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 734 'load' 'input_direction_load_77' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 735 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 736 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load58, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 736 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 737 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 737 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 738 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_77, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 738 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4447" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 739 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%input_size_6_load79 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 740 'load' 'input_size_6_load79' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%input_direction_load_76 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 741 'load' 'input_direction_load_76' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 742 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 742 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 743 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load79, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 743 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 744 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 744 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 745 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_76, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 745 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4417" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 746 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%input_size_6_load_10 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 747 'load' 'input_size_6_load_10' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (0.00ns)   --->   "%input_direction_load_75 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 748 'load' 'input_direction_load_75' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 749 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 749 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 750 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 750 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 751 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 751 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 752 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_75, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 752 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4417" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 753 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%input_size_6_load81 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 754 'load' 'input_size_6_load81' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%input_direction_load_74 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 755 'load' 'input_direction_load_74' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 756 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 757 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load81, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 757 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 758 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 758 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 759 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_74, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 759 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4417" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 760 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%input_size_6_load78 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 761 'load' 'input_size_6_load78' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 762 [1/1] (0.00ns)   --->   "%input_direction_load_73 = load i3 %input_direction" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 762 'load' 'input_direction_load_73' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 763 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 763 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 764 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_6_load78, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 764 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 765 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 765 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 766 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_load_73, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 766 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 767 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i1333.3.exit4417" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:455]   --->   Operation 767 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 768 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 768 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 769 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 769 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 770 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 770 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 771 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 771 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 772 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 772 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 773 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 774 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 774 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 775 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 775 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 776 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 776 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 777 [1/1] (1.82ns)   --->   "%tmp_77 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 777 'sparsemux' 'tmp_77' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 778 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 779 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 779 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 780 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 780 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 781 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 781 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 782 [1/1] (1.82ns)   --->   "%tmp_78 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 782 'sparsemux' 'tmp_78' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 783 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 784 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 784 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 785 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 785 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 786 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 786 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 787 [1/1] (1.82ns)   --->   "%tmp_79 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 787 'sparsemux' 'tmp_79' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 788 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 789 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 789 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 790 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 790 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 791 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 791 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 792 [1/1] (1.82ns)   --->   "%tmp_80 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 792 'sparsemux' 'tmp_80' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 793 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 793 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 794 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 794 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 795 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 795 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 796 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 796 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 797 [1/1] (1.82ns)   --->   "%tmp_81 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 797 'sparsemux' 'tmp_81' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (2.06ns)   --->   "%input_size_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_s, i3 1, i8 %tmp_77, i3 2, i8 %tmp_78, i3 3, i8 %tmp_79, i3 4, i8 %tmp_80, i3 5, i8 %tmp_81, i8 0, i3 %level_3" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 798 'sparsemux' 'input_size_7' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 799 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 799 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 800 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 800 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 801 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 801 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 802 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 802 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 803 [1/1] (1.82ns)   --->   "%tmp_82 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 803 'sparsemux' 'tmp_82' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 804 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 804 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 805 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 805 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 806 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 806 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 807 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 807 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 808 [1/1] (1.82ns)   --->   "%tmp_83 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 808 'sparsemux' 'tmp_83' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 809 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 810 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 810 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 811 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 811 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 812 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 812 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 813 [1/1] (1.82ns)   --->   "%tmp_84 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 813 'sparsemux' 'tmp_84' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 814 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 815 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 815 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 816 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 816 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 817 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 817 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 818 [1/1] (1.82ns)   --->   "%tmp_85 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 818 'sparsemux' 'tmp_85' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 819 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 820 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 820 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 821 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 821 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 822 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 822 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 823 [1/1] (1.82ns)   --->   "%tmp_86 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 823 'sparsemux' 'tmp_86' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 824 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 825 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 825 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 826 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 826 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 827 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 827 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 828 [1/1] (1.82ns)   --->   "%tmp_87 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 828 'sparsemux' 'tmp_87' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (2.06ns)   --->   "%input_direction_4 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_82, i3 1, i3 %tmp_83, i3 2, i3 %tmp_84, i3 3, i3 %tmp_85, i3 4, i3 %tmp_86, i3 5, i3 %tmp_87, i3 0, i3 %level_3" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455]   --->   Operation 829 'sparsemux' 'input_direction_4' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%input_size_6_load87 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 830 'load' 'input_size_6_load87' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%input_direction_load_72 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 831 'load' 'input_direction_load_72' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 832 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 833 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load87, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 833 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 834 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 834 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 835 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_72, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 835 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4399" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 836 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.00ns)   --->   "%input_size_6_load88 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 837 'load' 'input_size_6_load88' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%input_direction_load_71 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 838 'load' 'input_direction_load_71' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 839 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 839 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 840 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load88, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 840 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 841 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 841 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 842 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_71, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 842 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4399" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 843 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%input_size_6_load_9 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 844 'load' 'input_size_6_load_9' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.00ns)   --->   "%input_direction_load_70 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 845 'load' 'input_direction_load_70' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 846 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 846 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 847 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 847 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 848 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 848 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 849 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_70, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 849 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4399" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 850 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%input_size_6_load86 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 851 'load' 'input_size_6_load86' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%input_direction_load_69 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 852 'load' 'input_direction_load_69' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 853 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 853 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 854 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load86, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 854 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 855 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 855 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 856 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_69, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 856 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4399" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 857 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%input_size_6_load91 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 858 'load' 'input_size_6_load91' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%input_direction_load_68 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 859 'load' 'input_direction_load_68' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 860 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 860 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 861 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load91, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 861 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 862 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 862 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 863 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_68, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 863 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4393" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 864 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.00ns)   --->   "%input_size_6_load92 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 865 'load' 'input_size_6_load92' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%input_direction_load_67 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 866 'load' 'input_direction_load_67' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 867 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 868 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load92, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 868 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 869 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 869 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 870 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_67, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 870 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4393" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 871 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%input_size_6_load93 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 872 'load' 'input_size_6_load93' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.00ns)   --->   "%input_direction_load_66 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 873 'load' 'input_direction_load_66' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 874 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 874 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 875 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load93, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 875 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 876 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 876 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 877 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_66, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 877 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4393" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 878 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%input_size_6_load_8 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 879 'load' 'input_size_6_load_8' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%input_direction_load_65 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 880 'load' 'input_direction_load_65' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 881 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 882 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 882 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 883 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 883 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 884 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_65, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 884 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 885 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4393" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 885 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 3 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%input_size_6_load95 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 886 'load' 'input_size_6_load95' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%input_direction_load_64 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 887 'load' 'input_direction_load_64' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 888 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 888 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 889 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load95, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 889 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 890 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 890 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 891 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_64, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 891 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4387" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 892 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.00ns)   --->   "%input_size_6_load96 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 893 'load' 'input_size_6_load96' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%input_direction_load_63 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 894 'load' 'input_direction_load_63' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 895 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 896 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load96, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 896 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 897 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 897 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 898 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_63, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 898 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4387" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 899 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%input_size_6_load97 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 900 'load' 'input_size_6_load97' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.00ns)   --->   "%input_direction_load_62 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 901 'load' 'input_direction_load_62' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 902 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 902 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 903 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load97, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 903 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 904 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 904 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 905 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_62, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 905 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4387" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 906 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%input_size_6_load94 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 907 'load' 'input_size_6_load94' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%input_direction_load_61 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 908 'load' 'input_direction_load_61' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 909 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 909 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 910 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load94, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 910 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 911 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 911 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 912 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_61, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 912 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4387" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 913 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%input_size_6_load_7 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 914 'load' 'input_size_6_load_7' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%input_direction_load_60 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 915 'load' 'input_direction_load_60' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 916 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 917 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 917 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 918 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 918 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 919 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_60, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 919 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4381" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 920 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.00ns)   --->   "%input_size_6_load_6 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 921 'load' 'input_size_6_load_6' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%input_direction_load_59 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 922 'load' 'input_direction_load_59' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 923 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 923 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 924 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 924 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 925 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 925 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 926 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_59, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 926 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4381" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 927 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%input_size_6_load101 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 928 'load' 'input_size_6_load101' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.00ns)   --->   "%input_direction_load_58 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 929 'load' 'input_direction_load_58' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 930 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 930 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 931 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load101, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 931 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 932 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 932 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 933 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_58, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 933 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4381" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 934 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%input_size_6_load_5 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 935 'load' 'input_size_6_load_5' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%input_direction_load_57 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 936 'load' 'input_direction_load_57' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 937 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 938 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 938 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 939 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 939 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 940 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_57, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 940 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4381" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 941 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%input_size_6_load83 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 942 'load' 'input_size_6_load83' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%input_direction_load_56 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 943 'load' 'input_direction_load_56' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 944 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 944 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 945 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load83, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 945 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 946 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 946 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 947 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_56, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 947 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4405" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 948 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.00ns)   --->   "%input_size_6_load84 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 949 'load' 'input_size_6_load84' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%input_direction_load_55 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 950 'load' 'input_direction_load_55' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 951 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 951 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 952 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load84, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 952 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 953 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 953 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 954 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_55, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 954 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4405" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 955 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%input_size_6_load_4 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 956 'load' 'input_size_6_load_4' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.00ns)   --->   "%input_direction_load_54 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 957 'load' 'input_direction_load_54' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 958 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 958 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 959 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 959 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 960 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 960 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 961 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_54, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 961 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4405" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 962 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%input_size_6_load82 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 963 'load' 'input_size_6_load82' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%input_direction_load_53 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 964 'load' 'input_direction_load_53' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 965 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 966 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load82, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 966 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 967 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 967 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 968 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_53, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 968 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 969 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4405" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 969 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 == 5 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%input_size_6_load103 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 970 'load' 'input_size_6_load103' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%input_direction_load_52 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 971 'load' 'input_direction_load_52' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 972 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 972 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 973 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load103, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 973 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 974 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 974 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 975 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_52, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 975 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4375" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 976 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.00ns)   --->   "%input_size_6_load_3 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 977 'load' 'input_size_6_load_3' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%input_direction_load_51 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 978 'load' 'input_direction_load_51' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 979 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 980 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 980 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 981 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 981 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 982 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_51, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 982 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4375" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 983 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%input_size_6_load_2 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 984 'load' 'input_size_6_load_2' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.00ns)   --->   "%input_direction_load_50 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 985 'load' 'input_direction_load_50' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 986 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 986 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 987 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 987 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 988 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 988 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 989 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_50, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 989 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4375" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 990 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%input_size_6_load_1 = load i8 %input_size_6" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 991 'load' 'input_size_6_load_1' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%input_direction_load_49 = load i3 %input_direction" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 992 'load' 'input_direction_load_49' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 993 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 994 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_6_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 994 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 995 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 995 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 996 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_load_49, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 996 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 16> <RAM>
ST_4 : Operation 997 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i1335.3.exit4375" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:455]   --->   Operation 997 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level_3 != 5 & level_3 != 1 & level_3 != 2 & level_3 != 3 & level_3 != 4 & trunc_ln202 == 3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 998 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction_1, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 998 'store' 'store_ln362' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 999 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_1, i8 %input_size_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 999 'store' 'store_ln362' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln215 = br void %if.end74.i" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:455]   --->   Operation 1000 'br' 'br_ln215' <Predicate = (!or_ln206 & and_ln211)> <Delay = 0.00>
ST_5 : Operation 1001 [1/1] (1.70ns)   --->   "%store_ln362 = store i3 %input_direction_4, i3 %input_direction" [order_book_src/priority_queue.cpp:362]   --->   Operation 1001 'store' 'store_ln362' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 1002 [1/1] (1.70ns)   --->   "%store_ln362 = store i8 %input_size_7, i8 %input_size_6" [order_book_src/priority_queue.cpp:362]   --->   Operation 1002 'store' 'store_ln362' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln210 = br void %if.end74.i" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:455]   --->   Operation 1003 'br' 'br_ln210' <Predicate = (or_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln202', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455) of variable 'zext_ln182_cast' on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455 [223]  (1.588 ns)
	'load' operation 4 bit ('i', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455) on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:455 [228]  (0.000 ns)
	'add' operation 4 bit ('level', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:455) [1029]  (1.735 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 7.146ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615' [266]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_36', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455) [270]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:455) [296]  (2.065 ns)

 <State 3>: 4.643ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467', order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:455) [695]  (0.000 ns)
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643' [743]  (3.254 ns)
	blocking operation 1.389 ns on control path)

 <State 4>: 7.146ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643' [743]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_s', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455) [747]  (1.827 ns)
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455) [773]  (2.065 ns)

 <State 5>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln362', order_book_src/priority_queue.cpp:362) of variable 'input.direction', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:455 on local variable 'input.direction', order_book_src/priority_queue.cpp:362 [1023]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
