{
  "411": [
    "THIS PAPER IS INCLUDED IN THE PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION NOVEMBER 46, 2020 978-1-939133-19-9 OPEN ACCESS TO THE PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION IS SPONSORED BY USENIX PIPESWITCH: FAST PIPELINED CONTEXT SWITCHING FOR DEEP LEARNING APPLICATIONS ZHIHAO BAI AND ZHEN ZHANG, JOHNS HOPKINS UNIVERSITY; YIBO ZHU, BYTEDANCE INC.; XIN JIN, JOHNS HOPKINS UNIVERSITY HTTPS:WWW.USENIX.ORGCONFERENCEOSDI20PRESENTATIONBAI PIPESWITCH: FAST PIPELINED CONTEXT SWITCHING FOR DEEP LEARNING APPLICATIONS ZHIHAO BAI ZHEN ZHANG YIBO ZHU XIN JIN JOHNS HOPKINS UNIVERSITY BYTEDANCE INC. ABSTRACT DEEP LEARNING (DL) WORKLOADS INCLUDE THROUGHPUT- INTENSIVE TRAINING TASKS AND LATENCY-SENSITIVE INFERENCE TASKS."
  ],
  "50": [
    "THE DOMINANT PRACTICE TODAY IS TO PROVISION DEDICATED GPU CLUSTERS FOR TRAINING AND INFERENCE SEPARATELY.",
    "THE DOMINANT PRACTICE TODAY IS TO PROVISION DEDICATED GPU CLUSTERS FOR TRAINING AND INFERENCE SEPARATELY.",
    "2.1 GPU CLUSTERS SHARED GPU CLUSTERS.",
    "EVEN THOUGH TRAINING AND INFERENCE BOTH USE GPUS, THE CURRENT PRACTICE IS TO BUILD DEDICATED CLUSTERS FOR TRAINING AND INFERENCE SEPARATELY.",
    "2.2 FINE-GRAINED TIME-SHARING GPU WE ENVISION TO BUILD GPU CLUSTERS THAT CAN BE SHARED ACROSS DIFFERENT APPLICATIONS INCLUDING TRAINING AND INFERENCE."
  ],
  "454": [
    "DUE TO THE NEED TO MEET STRICT SERVICE-LEVEL OBJECTIVES (SLOS), GPU CLUS- TERS ARE OFTEN OVER-PROVISIONED BASED ON THE PEAK LOAD WITH LIMITED SHARING BETWEEN APPLICATIONS AND TASK TYPES."
  ],
  "75": [
    "WE PRESENT PIPESWITCH, A SYSTEM THAT ENABLES UNUSED CYCLES OF AN INFERENCE APPLICATION TO BE LLED BY TRAINING OR OTHER INFERENCE APPLICATIONS.",
    "PIPESWITCH ENABLES UNUSED CYCLES OF AN INFERENCE APPLICATION TO BE LLED BY TRAINING OR OTHER INFERENCE APPLICA- TIONS."
  ],
  "457": [
    "IT ALLOWS MULTIPLE DL APPLICATIONS TO TIME-SHARE THE SAME GPU WITH THE ENTIRE GPU MEMORY AND MILLISECOND-SCALE SWITCHING OVERHEAD."
  ],
  "6": [
    "WITH PIPESWITCH, GPU UTILIZATION CAN BE SIGNICANTLY IMPROVED WITHOUT SACRI- CING SLOS.",
    "EXPERIMENTS ON A VARIETY OF DL MODELS AND GPU CARDS SHOW THAT PIPESWITCH ONLY INCURS A TASK STARTUP OVERHEAD OF 3.66.6 MS AND A TOTAL OVERHEAD OF 5.434.6 MS (1050 BETTER THAN NVIDIA MPS), AND ACHIEVES NEAR 100 GPU UTILIZATION.",
    "EXPERIMENTS ON A VARIETY OF DL MODELS AND GPU CARDS SHOW THAT PIPESWITCH ONLY INCURS A TASK STARTUP OVER- HEAD OF 3.66.6 MS AND A TOTAL OVERHEAD OF 5.434.6 MS (1050 BETTER THAN NVIDIA MPS), AND ACHIEVES NEAR 100 GPU UTILIZATION.",
    "4.5 DISCUSSION PIPESWITCH IS FOCUSED ON SINGLE-GPU TASKS FOR TRAINING AND INFERENCE.",
    "MULTI-GPU INFERENCE TASKS CAN BE SUPPORTED BY PERFORMING PIPESWITCH ON EACH GPU WITH TRANSACTIONS.",
    "FOR TRAINING TASKS, PIPESWITCH SUPPORTS SINGLE-GPU TRAIN- ING AND ASYNCHRONOUS MULTI-GPU TRAINING FOR DATA PARALLEL STRATEGIES, AS PREEMPTING ONE GPU DOES NOT AFFECT OTHER GPUS.",
    "THUS, A SIGNICANT FRACTION OF TASKS IN REAL- WORLD WORKLOADS CURRENTLY USE A SINGLE GPU, AND PIPESWITCH IS APPLICABLE TO THEM OUT OF THE BOX.",
    "ONE WAY TO SEAMLESSLY USE PIPESWITCH FOR SYNCHRONOUS MULTI-GPU TRAINING IS TO USE ELASTIC SYNCHRONOUS TRAINING, WHICH ALLOWS THE DYNAMIC CHANGING OF THE NUMBER OF GPUS USED FOR TRAIN- ING.",
    "PIPESWITCH HAS HIGH THROUGHPUT CLOSE TO THE UPPER BOUND, ACHIEVING NEAR 100 GPU UTILIZATION.",
    "WE DEMONSTRATE THE PERFORMANCE OF PIPESWITCH WITH EXPERIMENTS ON A VARIETY OF DNN MODELS AND GPU CARDS.",
    "PIPESWITCH CAN SIGNICANTLY INCREASE GPU UTILIZATION AND IMPROVE THE AGILITY OF DL APPLICATIONS."
  ],
  "445": [
    "WE ACHIEVE SO BY INTRODUCING PIPELINED CONTEXT SWITCHING."
  ],
  "38": [
    "THE KEY IDEA IS TO LEVERAGE THE LAYERED STRUCTURE OF NEURAL NETWORK MODELS AND THEIR LAYER-BY-LAYER COMPUTA- TION PATTERN TO PIPELINE MODEL TRANSMISSION OVER THE PCIE AND TASK EXECUTION IN THE GPU WITH MODEL-AWARE GROUPING.",
    "BASED ON THIS OBSERVATION, WE DESIGN A PIPELINED MODEL TRANSMISSION MECHANISM, WHICH PIPELINES MODEL TRANSMISSION OVER THE PCIE AND MODEL COMPUTATION IN THE GPU.",
    "4.2 PIPELINED MODEL TRANSMISSION TRANSMITTING A TASK FROM CPU TO GPU IS BOUNDED BY THE PCIE BANDWIDTH."
  ],
  "116": [
    "WE ALSO DESIGN UNIED MEMORY MANAGEMENT AND ACTIVE-STANDBY WORKER SWITCHING MECHANISMS TO ACCOMPANY THE PIPELINING AND ENSURE PROCESS-LEVEL ISOLATION.",
    "WE USE AN ACTIVE-STANDBY MECHANISM FOR FAST WORKER SWITCHING AND PROCESS-LEVEL ISOLATION."
  ],
  "68": [
    "WE HAVE BUILT A PIPESWITCH PROTOTYPE AND INTEGRATED IT WITH PYTORCH.",
    "PIPESWITCH DOES NOT MODIFY THE MODEL STRUCTURE, AND ONLY ADDS HOOKS FOR PYTORCH TO WAIT FOR TRANSMISSION OR SYNCHRONIZE THE EXECUTION.",
    "5 IMPLEMENTATION WE HAVE IMPLEMENTED A SYSTEM PROTOTYPE FOR PIPESWITCH WITH 3600 LINES OF CODE IN C AND PYTHON, AND WE HAVE INTEGRATED IT WITH PYTORCH 21."
  ],
  "451": [
    "1 INTRODUCTION DEEP LEARNING (DL) POWERS AN EMERGING FAMILY OF INTELLIGENT APPLICATIONS IN MANY DOMAINS, FROM RETAIL AND TRANSPORTATION, TO NANCE AND HEALTHCARE."
  ],
  "293": [
    "GPUS ARE ONE OF THE MOST WIDELY- USED CLASSES OF ACCELERATORS FOR DL."
  ],
  "350": [
    "THEY PROVIDE BETTER TRADE- OFF BETWEEN PERFORMANCE, COST AND ENERGY CONSUMPTION THAN CPUS FOR DEEP NEURAL NETWORK (DNN) MODELS."
  ],
  "402": [
    "DL WORKLOADS INCLUDE THROUGHPUT-INTENSIVE TRAINING TASKS AND LATENCY-SENSITIVE INFERENCE TASKS."
  ],
  "83": [
    "INFERENCE TASKS CANNOT BE SERVED WITH TRAINING CLUSTERS UNDER ASH CROWDS, AND TRAINING TASKS CANNOT UTILIZE INFERENCE CLUSTERS WHEN THE INFERENCE LOAD IS LOW.",
    "HOWEVER, WHEN THERE IS A ASH CROWD (E.G., AN AP- PLICATION SUDDENLY BECOMES POPULAR AND THE DEMAND GROWS BEYOND THE OPERATORS EXPECTATION), THE TRAINING CLUSTER CAN- NOT PREEMPT THE TRAINING TASKS FOR INFERENCE TASKS."
  ],
  "170": [
    "CON- SEQUENTLY, INFERENCE CLUSTERS ARE OFTEN OVER-PROVISIONED FOR THE PEAK LOAD, IN ORDER TO MEET STRICT SERVICE LEVEL OBJECTIVES (SLOS).",
    "INFERENCE CLUSTERS ARE OVER-PROVISIONED FOR THE PEAK LOAD, BECAUSE THEY DIRECTLY SERVE USER REQUESTS AND NEED TO MEET STRICT SLOS."
  ],
  "137": [
    "EVEN FOR INFERENCE ITSELF, PRODUCTION SYSTEMS ARE TYP- ICALLY PROVISIONED TO EACH APPLICATION ON PER-GPU GRANULARITY TO LIMIT THE INTERFERENCE BETWEEN APPLICATIONS.",
    "EVEN FOR INFERENCE TASKS, PRODUCTION SYSTEMS OFTEN ALLOCATE GPUS TO APPLICATIONS ON PER-GPU GRANULARITY (E.G., BINDING GPUS TO THE VMS, CONTAINERS OR PROCESSES OF AN APPLICA- TION), IN ORDER TO LIMIT THE INTERFERENCE BETWEEN DIFFERENT APPLICATIONS AND SATISFY THE SLO REQUIREMENTS."
  ],
  "319": [
    "IDEALLY, MULTIPLE DL APPLICATIONS SHOULD BE ABLE TO BE PACKED TO THE SAME GPU SERVER TO MAXIMIZE GPU UTILIZA- TION VIA TIME-SHARING."
  ],
  "100": [
    "THIS IS EXACTLY HOW OPERATING SYSTEMS ACHIEVE HIGH CPU UTILIZATION VIA TASK SCHEDULING AND CON- TEXT SWITCHING.",
    "THIS IS INSPIRED BY THE OS SCHEDULER AND CONTEXT SWITCHING IN THE CPU WORLD."
  ],
  "111": [
    "THE IDEA OF NE-GRAINED CPU TIME-SHARING HAS BEEN FURTHER EXTENDED TO CLUSTER SCHEDULING.",
    "SIMILAR TO CPU WORKLOADS, NE-GRAINED TIME-SHARING CAN PROVIDE BETTER UTILIZATION THAN PROVISIONING DEDICATED RE- SOURCES, WHILE PROVIDING NECESSARY PROCESS-LEVEL ISOLATION.",
    "ENABLING NE-GRAINED SCHEDULING CYCLES."
  ],
  "311": [
    "FOR EXAMPLE, GOOGLE BORG 1 PACKS ONLINE SERVICES AND BATCH JOBS, AND SAVES 20-30 MACHINES (COMPARED WITH NOT PACKING THEM)."
  ],
  "425": [
    "WHY CANT WE USE GPUS IN THE SAME WAY?"
  ],
  "211": [
    "THE GAP IS THAT GPU HAS HIGH OVERHEAD WHEN SWITCHING BETWEEN TASKS.",
    "THE GAP: THE PRECIOUS GPU MEMORY AND SLOW SWITCHING."
  ],
  "453": [
    "CONSEQUENTLY, NAIVELY USING GPUS IN THE SAME WAY AS CPUS WILL NOT SATISFY THE REQUIREMENTS OF DL INFER- ENCE THAT HAVE STRICT SLOS IN THE RANGE OF TENS TO HUNDREDS OF MILLISECONDS 2,3."
  ],
  "280": [
    "IF A GPU SWITCHES TO A DNN MODEL (E.G., RESNET) THAT HAS NOT BEEN PRELOADED ONTO THE GPU, IT CAN TAKE MULTIPLE SECONDS BEFORE SERVING THE RST INFERENCE REQUEST, EVEN WITH STATE-OF-THE-ART TRICKS LIKE CUDA UNIED MEM- ORY 4 (6)."
  ],
  "338": [
    "IN CONTRAST, CPU APPLICATIONS CAN BE SWITCHED IN MILLISECONDS OR EVEN MICROSECONDS 5."
  ],
  "2": [
    "TO AVOID SUCH SWITCHING OVERHEAD, THE EXISTING SOLUTION IS TO SPATIALLY SHARE THE GPU MEMORY.",
    "IN ADDITION, THIS APPROACH DOES NOT PROVIDE STRONG GPU MEMORY ISOLATION BETWEEN APPLICATIONS."
  ],
  "1": [
    "FOR EXAMPLE, ALTHOUGH NVIDIA MULTIPLE PROCESS SHARING (MPS) 6 AND SALUS 7 ALLOW MULTIPLE PROCESSES TO USE THE SAME GPU, THEY REQUIRE ALL PROCESSES DATA (E.G., DNN MODELS) TO BE PRELOADED INTO THE GPU MEMORY.",
    "THIS IS THE MULTI-PROCESS SUPPORT FROM NVIDIA WHICH ALLOWS THE INFERENCE PROCESS TO SHARE THE GPU WITH THE TRAINING PROCESS.",
    "NVIDIA MPS 6 PRO- VIDES OFCIAL SUPPORT FOR SHARING A GPU BETWEEN MULTIPLE PROCESSES."
  ],
  "439": [
    "UNFORTUNATELY, THE GPU MEMORY IS MUCH MORE LIMITED THAN HOST MEMORY AND CANNOT PRELOAD MANY APPLICA- TIONS."
  ],
  "48": [
    "SOMETIMES, JUST ONE SINGLE MEMORY-INTENSIVE TRAINING TASK MAY CONSUME ALL THE GPU MEMORY.",
    "THE TRAINING TASK STOPS AND CLEANS ITS GPU ENVIRONMENT, SUCH AS FREEING THE GPU MEMORY.",
    "IT STOPS THE TRAINING TASK IN THE GPU, AND THEN STARTS THE INFERENCE TASK.",
    "THE TRAINING TASK OCCUPIES THE ENTIRE GPU MEMORY AND DOES NOT STOP WHEN INFERENCE TASKS COME."
  ],
  "25": [
    "MOREOVER, THE MEM- ORY FOOTPRINTS OF INFERENCE TASKS ARE ALSO INCREASINGTHE MOD- ELS ARE GETTING LARGER, AND REQUEST BATCHING IS PREVALENTLY USED TO INCREASE THROUGHPUT 3.",
    "IN ADDITION, REQUEST BATCHING IS PREVALENTLY USED TO INCREASE THROUGHPUT 3, WHICH FURTHER INCREASES THE GPU MEMORY REQUIREMENT OF INFERENCE APPLICATIONS."
  ],
  "19": [
    "AS SUCH, WE ARGUE THAT A CONTEXT SWITCHING DESIGN THAT MIN- IMIZES THE SWITCHING OVERHEAD, ESPECIALLY QUICKLY SWITCHING THE CONTENTS ON GPU MEMORY, IS A BETTER APPROACH FOR EF- CIENTLY TIME-SHARING GPUS.",
    "TO OUR BEST KNOWLEDGE, NO EXISTING SOLUTION OFFERS SUCH CONTEXT SWITCHING ABSTRACTION FOR GPU.",
    "WE ACHIEVE SO BY INTRODUCING A NEW TECHNOLOGY CALLED PIPELINED CONTEXT SWITCHING THAT EXPLOITS THE CHARACTERISTICS OF DL APPLICATIONS TO ACHIEVE MILLISECOND-SCALE OVERHEAD FOR SWITCHING TASKS ON GPUS.",
    "TO ACHIEVE THIS GOAL, HOWEVER, WE FACE A MAJOR CHALLENGEFAST GPU CONTEXT SWITCHING BETWEEN DIFFERENT PROCESSES.",
    "THUS, IT IS POSSIBLE TO BUILD A PIPELINE THAT OVERLAPS THE COMPUTATION AND GPU MEMORY SWAPPING FOR FAST CONTEXT SWITCHING.",
    "THERE IS NO NEED FOR CONTEXT SWITCHING IF THE APPLICATION IS ALREADY LOADED IN THE GPU.",
    "WE INTRODUCE PIPELINED CONTEXT SWITCHING TO MINIMIZE TASK SWITCH- ING OVERHEAD ON GPUS FOR DL APPLICATIONS."
  ],
  "14": [
    "THE DNN MODELS CAN BE HELD IN HOST MEMORY, WHICH IS MUCH LARGER AND CHEAPER THAN GPU MEMORY, AND THE GPU CAN QUICKLY CONTEXT-SWITCH BETWEEN USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 499 THE MODELS EITHER FOR TRAINING OR INFERENCE.",
    "TO RUN DNN WORKLOADS IN A LARGE SCALE, ENTERPRISES BUILD GPU CLUSTERS THAT ARE EITHER PRI- VATELY 10,11 OR PUBLICLY 1214 SHARED BY MULTIPLE USERS.",
    "11 M. JEON, S. VENKATARAMAN, A. PHANISHAYEE, U. QIAN, W. XIAO, AND F. YANG, ANALYSIS OF LARGE-SCALE MULTI- TENANT GPU CLUSTERS FOR DNN TRAINING WORKLOADS, IN USENIX ATC, 2019.",
    "512 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION 19 M. JEON, S. VENKATARAMAN, A. PHANISHAYEE, J. QIAN, W. XIAO, AND F. YANG, ANALYSIS OF LARGE-SCALE MULTI- TENANT GPU CLUSTERS FOR DNN TRAINING WORKLOADS, IN USENIX ATC, 2019."
  ],
  "393": [
    "THIS WAY, THE NUM- BER OF APPLICATIONS THAT CAN BE MULTIPLEXED IS NOT LIMITED BY THE GPU MEMORY SIZE, AND EACH APPLICATION IS ABLE TO USE THE ENTIRE GPU COMPUTE AND MEMORY RESOURCES DURING ITS TIME SLICE."
  ],
  "26": [
    "TO THIS END, WE PROPOSE PIPESWITCH, A SYSTEM THAT (I) EN- ABLES GPU-EFCIENT MULTIPLEXING OF MANY DL APPLICATIONS ON GPU SERVERS VIA NE-GRAINED TIME-SHARING, AND (II) ACHIEVES MILLISECOND-SCALE LATENCIES AND HIGH THROUGHPUT AS DEDICATED SERVERS.",
    "WE PROPOSE PIPESWITCH, A SYSTEM THAT ENABLES GPU- EFCIENT NE-GRAINED TIME-SHARING FOR MULTIPLE DL APPLI- CATIONS, AND ACHIEVES MILLISECOND-SCALE CONTEXT SWITCHING LATENCIES AND HIGH THROUGHPUT.",
    "COMBINING ALL THE IDEAS INTO OUR SYSTEM, PIPESWITCH, WE CLOSE THE GAP OF GPU MEMORY SHARING AND SWITCHING, AND ENABLE THE DESIGN OF AN EFCIENT TIME-SHARING GPU CLUSTER FOR DL WORKLOADS.",
    "3 PIPESWITCH OVERVIEW PIPESWITCH ENABLES GPU-EFCIENT MULTIPLEXING OF MULTIPLE DL APPLICATIONS ON GPU SERVERS.",
    "8 CONCLUSION WE PRESENT PIPESWITCH, A SYSTEM THAT ENABLES GPU-EFCIENT NE-GRAINED TIME-SHARING FOR MULTIPLE DL APPLICATIONS.",
    "WITH THESE TECHNIQUES, PIPESWITCH IS ABLE TO ACHIEVE MILLISECOND-SCALE TASK SWITCHING TIME, AND ENABLES DL APPLICATIONS ON TIME-SHARING GPUS TO MEET STRICT SLOS."
  ],
  "258": [
    "SUCH SMALL SWITCHING OVERHEAD IS CRITICAL FOR DL APPLICATIONS TO SATISFY STRICT SLO REQUIREMENTS.",
    "IT EXPLOITS THE CHARACTERISTICS OF DL APPLICATIONS TO ACHIEVE MILLISECOND-SCALE TASK SWITCH- ING OVERHEAD IN ORDER TO SATISFY SLO REQUIREMENTS."
  ],
  "224": [
    "TO UNDERSTAND THE PROBLEM, WE RST PERFORM A MEASURE- MENT STUDY TO PROLE THE TASK SWITCHING OVERHEAD AND ANALYZE THE OVERHEAD OF EACH COMPONENT.",
    "4.1 PROLING TASK SWITCHING OVERHEAD IN ORDER TO UNDERSTAND THE PROBLEM, WE PERFORM A MEASURE- MENT STUDY TO PROLE THE TASK SWITCHING OVERHEAD."
  ],
  "3": [
    "WE DIVIDE THE SWITCHING OVERHEAD INTO FOUR COMPONENTS, WHICH ARE OLD TASK CLEANING, NEW TASK INITIALIZATION, GPU MEMORY ALLOCATION, AND MODEL TRANSMISSION VIA PCIE FROM CPU TO GPU.",
    "INSTANCE TYPE G4DN.2XLARGE P3.2XLARGE GPU TYPE NVIDIA T4 NVIDIA V100 TASK CLEANING 155 MS 165 MS TASK INITIALIZATION 5530 MS 7290 MS MEMORY ALLOCATION 10 MS 13 MS MODEL TRANSMISSION 91 MS 81 MS TOTAL OVERHEAD 5787 MS 7551 MS INFERENCE TIME 105 MS 32 MS TABLE 1: MEASUREMENT RESULTS OF TASK SWITCHING OVERHEAD AND THE BREAKDOWN OF INDIVIDUAL COMPONENTS."
  ],
  "285": [
    "EVERY COMPONENT TAKES A CONSIDERABLE AMOUNT OF TIME, VARYING FROM TENS OF MIL- LISECONDS TO SECONDS."
  ],
  "44": [
    "SUCH OVERHEAD IS SIGNICANT, BECAUSE AN INFERENCE TASK ITSELF ONLY TAKES TENS OF MILLISECONDS ON A GPU AND THE LATENCY SLOS ARE TYPICALLY A SMALL MULTIPLE OF THE INFERENCE TIME 3.",
    "ONE SOURCE OF THE OVERHEAD IS THE CONTENTIONS BOTH ON THE COMPUTATION AND MEMORY OF THE GPU, AS THE TRAINING TASK DO NOT STOP WHEN AN INFERENCE TASK COMES."
  ],
  "459": [
    "WE TAKE A HOLISTIC APPROACH, AND EXPLOIT THE CHARACTERISTICS OF DL APPLICATIONS TO MINIMIZE THE OVERHEAD OF ALL THE COM- PONENTS."
  ],
  "121": [
    "OUR DESIGN IS BASED ON A KEY OBSERVATION THAT DNN MODELS HAVE A LAYERED STRUCTURE AND A LAYER-BY-LAYER COMPU- TATION PATTERN.",
    "DNN MODELS ARE USUALLY DEEP, CONSISTING OF MULTIPLE LAYERS STACKING ONE ON ANOTHER.",
    "FURTHERMORE, THE COMPUTATION OF DNN MODELS TAKES PLACE LAYER BY LAYER AS WELL.",
    "OUR KEY OBSERVATION IS THAT DNN MODELS HAVE A LAYERED STRUCTURE."
  ],
  "153": [
    "AS SUCH, THERE IS NO NEED TO WAIT FOR THE ENTIRE MODEL TO BE TRANSMITTED TO THE GPU BEFORE STARTING COMPUTA- TION.",
    "IN BOTH CASES, A TASK DOES NOT NEED TO WAIT FOR THE ENTIRE MODEL TO BE TRANSMITTED TO THE GPU BEFORE BEGINNING THE COMPUTATION."
  ],
  "98": [
    "NAIVE PIPELINING ON PER-LAYER GRANULARITY INTRODUCES HIGH OVERHEAD ON TENSOR TRANSMISSION AND SYNCHRONIZATION.",
    "PIPELINING ON PER-LAYER GRANULARITY REQUIRES SYNCHRONIZATION FOR EVERY LAYER."
  ],
  "99": [
    "WE DIVIDE LAYERS INTO GROUPS, AND DESIGN AN OPTIMAL MODEL-AWARE GROUPING ALGORITHM TO ND THE BEST GROUPING STRATEGY FOR A GIVEN MODEL.",
    "OPTIMAL MODEL-AWARE GROUPING.",
    "BASED ON THESE TWO INSIGHTS, WE DESIGN AN ALGO- RITHM TO ND THE OPTIMAL GROUPING STRATEGY FOR A GIVEN MODEL."
  ],
  "10": [
    "THE COMPUTATION OF A DL TASK IS LAYER BY LAYER, WHICH HAS A SIMPLE, REGULAR PATTERN FOR MEMORY ALLOCATION.",
    "A DL TASK STORES TWO IMPORTANT TYPES OF DATA IN THE GPU MEMORY: THE DNN MODEL (INCLUDING THE MODEL PARAMETERS), AND THE INTERMEDIATE RESULTS."
  ],
  "226": [
    "THE DEFAULT GENERAL-PURPOSE GPU MEMORY MANAGEMENT (E.G., CUDA UNI- ED MEMORY 4) IS AN OVERKILL AND INCURS UNNECESSARY OVER- HEAD.",
    "NVIDIA ALSO PROVIDES CUDA UNIED MEMORY 4 TO AUTOMATICALLY HANDLE MEMORY MOVEMENT BETWEEN THE HOST MEMORY AND THE GPU MEMORY FOR APPLICATIONS."
  ],
  "89": [
    "WE DESIGN UNIED MEMORY MANAGEMENT WITH A DEDI- CATED MEMORY DAEMON TO MINIMIZE THE OVERHEAD.",
    "WE USE UNIED MEMORY MANAGEMENT WITH THE MEMORY DAEMON TO BOTH ACHIEVE MINIMAL MEMORY FOOTPRINT AND ELIMINATE EXTRA MEMORY COPIES."
  ],
  "18": [
    "THE DAEMON PRE-ALLOCATES THE GPU MEMORY, AND RE-ALLOCATES IT TO EACH TASK, WITHOUT INVOLVING THE EXPENSIVE GPU MEMORY MANAGER.",
    "TO BE COMPATIBLE WITH THE EXISTING SYSTEM AND INCUR MINIMAL CHANGES, INSTEAD OF REPLACING THE GPU MEMORY MANAGER, THE MEMORY DAEMON USES CUDAMALLOC TO OBTAIN THE GPU MEM- ORY WHEN THE SYSTEM STARTS, AND THEN DYNAMICALLY ALLOCATES THE MEMORY TO THE WORKERS AT RUNTIME."
  ],
  "29": [
    "THE DNN MODELS ARE STORED ONLY ONCE IN THE MEMORY DAEMON, INSTEAD OF IN EVERY WORKER, TO MINIMIZE MEMORY FOOTPRINT.",
    "WE EXPLOIT THAT THE MEMORY ALLOCATION FOR A DNN MODEL IS DETERMINISTIC TO ELIMINATE EXTRA MEMORY COPIES BETWEEN THE DAEMON AND THE WORKERS AND REDUCE THE IPC OVERHEAD .",
    "IT IS ALSO IMPORTANT TO NOTE THAT NO UNIED MEMORY MANAGEMENT REQUIRES EACH WORKER TO KEEP A COPY FOR EACH DNN MODEL, WHICH INCREASES THE MEMORY FOOTPRINT."
  ],
  "57": [
    "EACH SERVER CONTAINS AN ACTIVE WORKER AND MULTIPLE STANDBY WORKERS.",
    "A SERVER HAS ONE OR MORE STANDBY WORK- ERS."
  ],
  "5": [
    "THE ACTIVE WORKER EXECUTES THE CURRENT TASK ON THE GPU; THE STANDBY WORKERS STAY ON THE CPU AND WAIT FOR THE NEXT TASK.",
    "THE ACTIVE WORKER IS THE WORKER THAT CUR- RENTLY EXECUTES A TASK IN THE GPU.",
    "HERE A WORKER IS A PROCESS THAT EXECUTES TASKS ON ONE GPU.",
    "AFTER THE ACTIVE WORKER COMPLETES OR STOPS THE CURRENT TASK, THE CONTROLLER NOTIES THE MEMORY DAEMON AND THE STANDBY WORKER TO LOAD THE TASK TO GPU TO EXECUTE WITH PIPELINED MODEL TRANSMISSION (4.2)."
  ],
  "0": [
    "OUR MECHANISM PARALLELIZES OLD TASK CLEANING IN THE ACTIVE WORKER AND NEW TASK INITIALIZATION IN THE STANDBY WORKER TO MINIMIZE WORKER SWITCHING OVERHEAD.",
    "AS WE HAVE PROLED 506 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION NO TASK NO TASK PROCESS- CLEANING INITIALIZATION LEVEL OVERHEAD OVERHEAD ISOLATION TWO PROCESSES    ONE PROCESS    ACTIVE-STANDBY    TABLE 2: COMPARISON OF WORKER SWITCHING MECHANISMS.",
    "WE DESIGN AN ACTIVE AND STANDBY WORKER SWITCHING MECHA- NISM THAT HIDES THE OVERHEAD OF BOTH TASK CLEANING AND TASK INITIALIZATION, AND ALSO ENSURES PROCESS-LEVEL ISOLATION."
  ],
  "13": [
    "WITH SEPARATE WORKER PROCESSES, PIPESWITCH ENFORCES PROCESS-LEVEL ISOLATION.",
    "UN- LIKE PIPELINING FOR THE SAME TASK, PIPESWITCH REQUIRES US TO ADDRESS NEW TECHNICAL CHALLENGES ON MEMORY MANAGEMENT AND WORKER SWITCHING ACROSS DIFFERENT PROCESSES.",
    "4.4 ACTIVE-STANDBY WORKER SWITCHING PIPESWITCH AIMS TO PROVIDE FAST TASK SWITCHING AND ENSURE PROCESS-LEVEL ISOLATION.",
    "PIPESWITCH HAS AN ACTIVE WORKER AND MULTIPLE STANDBY WORKERS.",
    "6.4 ACTIVE-STANDBY WORKER SWITCHING TO EVALUATE THE EFFECTIVENESS OF ACTIVE-STANDBY WORKER SWITCH- ING, WE KEEP ALL OTHER COMPONENTS OF PIPESWITCH THE SAME, AND COMPARE THE FOLLOWING MECHANISMS DISCUSSED IN 4.4.",
    "PIPESWITCH IT IS THE ACTIVE-STANDBY WORKER SWITCHING MECH- ANISM USED BY PIPESWITCH.",
    "PIPESWITCH USES AN ACTIVE-STANDBY WORKER SWITCHING MECHANISM TO PARALLELIZE OLD TASK CLEANING AND NEW TASK INITIALIZATION, AND INCURS MINIMAL OVERHEAD."
  ],
  "32": [
    "PIPELINING IS A CANONICAL TECHNIQUE WIDELY USED IN COM- PUTER SYSTEMS TO IMPROVE SYSTEM PERFORMANCE AND MAXI- MIZE RESOURCE UTILIZATION.",
    "PIPELINING BRINGS TWO SOURCES OF SYSTEM OVERHEADS."
  ],
  "289": [
    "PRIOR WORK IN DL SYSTEMS SUCH AS PIPEDREAM 8 AND BYTESCHEDULER 9 HAS APPLIED PIPELINING TO DISTRIBUTED TRAINING."
  ],
  "128": [
    "THESE SOLUTIONS FOCUS ON INTER-BATCH PIPELINING TO OVERLAP COMPUTATION AND GRADIENT TRANSMISSION OF DIFFERENT BATCHES FOR TRAINING WORKLOADS OF THE SAME DNN MODEL.",
    "THE KEY NOVELTY OF PIPESWITCH IS THAT IT INTRODUCES INTRA-BATCH PIPELINING TO OVERLAP MODEL TRANSMISSION AND COM- PUTATION TO REDUCE THE OVERHEAD OF SWITCHING BETWEEN DIFFERENT DNN MODELS, WHICH CAN BE EITHER INFERENCE OR TRAINING."
  ],
  "427": [
    "WE DESIGN NEW TECHNIQUES TO NOT ONLY SUPPORT TRAINING, BUT ALSO INFERENCE THAT HAS STRICT SLOS."
  ],
  "251": [
    "IN SUMMARY, WE MAKE THE FOLLOWING CONTRIBUTIONS."
  ],
  "192": [
    "WE INTRODUCE PIPELINED CONTEXT SWITCHING, WHICH EXPLOITS THE CHARACTERISTICS OF DL APPLICATIONS, AND LEVERAGES PIPELINED MODEL TRANSMISSION, UNIED MEMORY MANAGE- MENT, AND ACTIVE-STANDBY WORKER SWITCHING TO MINIMIZE SWITCHING OVERHEAD AND ENFORCE PROCESS-LEVEL ISOLATION.",
    "PIPELINED CONTEXT SWITCHING INCLUDES THREE KEY TECHNIQUES, WHICH ARE PIPELINED MODEL TRANSMISSION, UNIED MEMORY MANAGEMENT AND ACTIVE- STANDBY WORKER SWITCHING."
  ],
  "308": [
    "WE IMPLEMENT A SYSTEM PROTOTYPE AND INTEGRATE IT WITH PY- TORCH."
  ],
  "49": [
    "2 MOTIVATION IN THIS SECTION, WE IDENTIFY THE INEFCIENCIES IN TODAYS SHARED GPU CLUSTERS, AND MOTIVATE RUNNING DL WORKLOADS ON GPUS IN THE NE-GRAINED TIME-SHARING MODEL.",
    "WE PROPOSE TO PACK MULTIPLE DL APPLICATIONS ONTO THE SAME GPU VIA NE-GRAINED TIME-SHARING ABSTRACTION TO MAXIMIZE GPU UTILIZATION.",
    "SUCH FAST TASK SWITCHING ENABLES MORE EXIBLE NE-GRAINED SCHEDULING TO IMPROVE GPU UTILIZATION FOR DYNAMIC WORKLOADS."
  ],
  "310": [
    "SUCH GPU CLUSTERS ARE USUALLY SPECICALLY DESIGNED WITH DED- ICATED PHYSICAL FORMS AND POWER SUPPLIES, ALONG WITH HIGH SPEED NETWORKS AND SPECIALIZED TASK SCHEDULERS."
  ],
  "35": [
    "500 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION WHY BUILD A SHARED CLUSTER INSTEAD OF A DEDICATED ONE FOR EACH USER?",
    "USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 513 45 KUBERNETES.",
    "514 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION"
  ],
  "479": [
    "THE MAIN REASON IS TO BRING DOWN THE COST."
  ],
  "287": [
    "THE DEMAND OF TRAINING IS NOT WELL PREDICTABLEIT WOULD DEPEND ON THE PROGRESS OF DIFFERENT DEVELOPERS."
  ],
  "461": [
    "THE DEMAND OF INFER- ENCE IS MORE PREDICTABLE, E.G., AN INFERENCE TASK FOR A PARTIC- ULAR APPLICATION USUALLY HAS A DAILY PERIODICAL PATTERN BASED ON THE APPLICATION USAGE."
  ],
  "381": [
    "NEVERTHELESS, THE PATTERNS CAN STILL VARY ACROSS DIFFERENT TASKS."
  ],
  "348": [
    "LIKE TRADITIONAL CPU WORKLOADS, A SHARED CLUSTER BY DIFFERENT TASKS WOULD INCREASE THE RESOURCE UTILIZATION VIA TIME-SHARING."
  ],
  "322": [
    "NO SHARING BETWEEN TRAINING AND INFERENCE."
  ],
  "379": [
    "HOWEVER, SUCH SHARED CLUSTERS ARE NOT SHARED BETWEEN TRAINING AND INFER- ENCE."
  ],
  "455": [
    "THIS BRINGS SEVERAL INEFCIENCIES."
  ],
  "480": [
    "ALTHOUGH INFERENCE CLUSTERS ARE NOT ALWAYS RUN- NING AT HIGH UTILIZATION, THEY CANNOT BE UTILIZED BY TRAINING."
  ],
  "252": [
    "TRAINING CLUSTERS ARE EQUIPPED WITH POWERFUL GPUS TO RUN TRAINING TASKS, WHICH ARE OFTEN ELASTIC AND DO NOT HAVE STRICT DEADLINES."
  ],
  "440": [
    "ONE OF THE REASONS FOR SEPARATELY PROVISIONING IS THAT GPUS DESIGNED FOR INFERENCE TASKS MIGHT BE TOO WIMPY FOR TRAINING TASKS."
  ],
  "301": [
    "THIS, HOWEVER, HAS STARTED TO CHANGE WITH THE ARRIVAL OF NEW GPU HARDWARE, MOST NOTABLY NVIDIA T4."
  ],
  "431": [
    "COMPARED WITH NVIDIA V100 WHICH HAS UP TO 32GB GPU MEMORY AND 15.7 TFLOPS (SINGLE-PRECISION), NVIDIA T4 HAS COMPARA- BLE PERFORMANCE WITH 16GB GPU MEMORY AND 8.1 TFLOPS (SINGLE-PRECISION)."
  ],
  "408": [
    "ALSO, NEW ALGORITHMS AND SYSTEMS FOR DIS- TRIBUTED TRAINING 8,9,15,16 ENABLE MULTIPLE GPUS TO ACCEL- ERATE TRAINING, IF ONE GPU IS NOT FAST ENOUGH."
  ],
  "367": [
    "OUR INDUSTRY COLLABORATOR, A LEADING ONLINE SERVICE PROVIDER, CONRMS THIS OBSERVATION."
  ],
  "292": [
    "THIS SERVICE PROVIDER CURRENTLY RUNS MORE THAN 10K V100 GPUS FOR TRAINING, AND AT LEAST 5 AS MANY T4 GPUS FOR INFERENCE."
  ],
  "255": [
    "THE COMPUTATION POWER ON BOTH SIDES IS WITHIN THE SAME ORDER OF MAGNITUDE."
  ],
  "353": [
    "THE INFERENCE WORKLOAD UCTUATES IN CORRELATION WITH THE NUMBER OF ACTIVE USERS, AND SHOWS CLEAR PEAKS AND VALLEYS WITHIN EACH DAY THE PEAK DEMAND DURING DAYTIME IS  2 OF THE VALLEY AT MIDNIGHT."
  ],
  "490": [
    "IT WOULD BE A GREAT MATCH TO UTILIZE INFERENCE GPUS DURING LESS BUSY TIMES FOR TRAINING MODELS THAT REQUIRE DAILY UPDATES WITH LATEST DATA."
  ],
  "415": [
    "A GOOD EXAMPLE IS TO NE-TUNE BERT USING DAILY NEWS."
  ],
  "275": [
    "THIS MEANS GREAT OPPORTUNITY IN IMPROVING GPU UTILIZATION BY BORG-LIKE 1 SYSTEMS FOR GPUS."
  ],
  "357": [
    "IT HAS THE FOLLOWING ADVANTAGES."
  ],
  "268": [
    "IT WOULD DRAMATICALLY IMPROVE THE RESOURCE UTILIZATION, ES- PECIALLY BECAUSE INFERENCE AND TRAINING WORKLOADS HAVE COMPLEMENTARY USAGE PATTERNS."
  ],
  "475": [
    "ONLINE INFERENCE SERVICES ARE OFTEN MORE IDLE DURING MIDNIGHT, WHILE MANY TRAINING DEVELOPERS WOULD START A TIME-CONSUMING JOB AT NIGHT."
  ],
  "491": [
    "BE- SIDES, INFERENCE LOADS ON DIFFERENT MODELS HAVE DIFFERENT PATTERNS, WHICH ALSO BENETS FROM THE TIME SHARING."
  ],
  "446": [
    "IT WOULD GREATLY SIMPLIFY THE DESIGN OF LOAD BALANCERS AND SCHEDULERS AS ANY SERVER WOULD BE ABLE TO RUN ANY TASK WITH LOW OVERHEAD TO SWITCH BETWEEN DIFFERENT APPLICATIONS."
  ],
  "335": [
    "A MOD- ERN SERVER CAN BE EQUIPPED WITH SEVERAL TB OF HOST MEMORY, ENABLING IT TO LOAD MANY APPLICATIONS."
  ],
  "219": [
    "HOWEVER, TASK EXECU- TION ON GPUS REQUIRE GPU MEMORY, WHICH IS VERY LIMITED EVEN ON HIGH-END GPUS, E.G., 16 GB FOR T4 AND 32 GB FOR V100."
  ],
  "476": [
    "MORE IMPORTANTLY, GPU MEMORY IS PURPOSED FOR TASK EXECUTION, NOT FOR STORING THE STATE OF IDLE APPLICATIONS."
  ],
  "60": [
    "DL TASKS, ESPECIALLY TRAINING, REQUIRE A LARGE AMOUNT, OR EVEN ALL OF THE MEMORY ON A GPU.",
    "FIRST, DL APPLICATIONS HAVE LARGE MODELS AND GENERATE LARGE AMOUNTS OF INTERMEDIATE RESULTS, WHICH REQUIRE A LOT OF GPU MEMORY."
  ],
  "295": [
    "STORING THE MODELS IN THE GPU LIKE SALUS 7 CANNOT SUPPORT TRAINING TASKS WHICH ARE MEMORY-INTENSIVE OR EVEN MULTIPLE INFERENCE TASKS WHICH HAVE LARGE MODELS."
  ],
  "282": [
    "THIS IS PARTICULARLY IMPORTANT AS STATE-OF-THE-ART MODELS ARE GETTING DEEPER AND LARGER, AND THUS EVEN IDLE APPLICATIONS CAN OCCUPY LARGE MEM- ORY SPACE."
  ],
  "366": [
    "IDEALLY, THE ACTIVE APPLICATION SHOULD BE ABLE TO UTILIZE THE ENTIRE GPU MEMORY FOR ITS PURPOSE, AND THE NUMBER OF APPLICATIONS THAT CAN BE SERVED BY A GPU SERVER SHOULD ONLY BE LIMITED BY ITS HOST MEMORY SIZE."
  ],
  "392": [
    "CONSEQUENTLY, SWITCHING A TASK WOULD REQUIRE HEAVY MEMORY SWAPPING."
  ],
  "33": [
    "UNFORTUNATELY, MANY ONLINE INFERENCE WORKLOADS REQUIRE STRICT SLOS THAT NAIVE MEMORY SWAPPING BETWEEN THE HOST MEMORY AND THE GPU MEMORY CANNOT MEET.",
    "FOR INFERENCE TASKS, STRICT SLOS REQUIRE REQUESTS TO BE HANDLED IN SMALL BATCHES FOR LOW LATENCY, SO IT IS COMMON TO EXECUTE AN INFERENCE TASK WITH A SINGLE GPU 18."
  ],
  "257": [
    "FOR EXAMPLE, WE TEST THE STRAWMAN SCENARIO WHERE WE STOP A TRAINING TASK AND THEN START AN INFERENCE TASK."
  ],
  "364": [
    "THE RST INFERENCE BATCH WOULD REQUIRE SEVERAL SECONDS TO NISH (4.1)."
  ],
  "64": [
    "EXISTING SUPPORT SUCH AS NVIDIA MPS IS NOT OPTIMIZED FOR DL WORKLOADS, AND INCURS HUNDREDS OF MILLISECONDS OVERHEAD (6).",
    "NVIDIA MPS HAS LOWER OVERHEAD COMPARED TO STOP-AND-START, BUT STILL INCURS SEVERAL HUNDRED MILLISECONDS OVERHEAD, WHICH PREVENTS MPS FROM MEETING STRICT SLOS."
  ],
  "37": [
    "USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 501 CONTROLLER ACTIVE WORKER GPU MEMORY DAEMON STANDBY WORKER STANDBY WORKER NEW TASK FIGURE 1: PIPESWITCH ARCHITECTURE.",
    "USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 509 1S 2S 5S 10S 30S 0 100 200 300 400 THROUGHPUT (BATCHESSEC) UPPER BOUND PIPESWITCH MPS STOP-AND-START (A) THROUGHPUT (EIGHT P3.2XLARGE INSTANCES).",
    "THEY USE INTER-BATCH PIPELINING FOR TRAINING OF THE SAME TASK, WHILE PIPESWITCH INTRODUCES INTRA-BATCH PIPELINING TO FAST START BOTH USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 511 TRAINING AND INFERENCE TASKS AND ENABLES FAST SWITCHING ACROSS TASKS."
  ],
  "443": [
    "THE OPPORTUNITY: DL WORKLOADS HAVE WELL-DENED STRUC- TURES."
  ],
  "278": [
    "FORTUNATELY, THE STRUCTURE AND COMPUTATION PATTERN OF DNN MODELS ALLOW US TO HIGHLY OPTIMIZE TASK SWITCHING AND ACHIEVE MILLISECOND-SCALE OVERHEAD."
  ],
  "303": [
    "IN THE FOLLOWING SECTIONS, WE WILL SHOW THAT SUCH PIPELINE IS INDEED FEASIBLE AND EFFECTIVE."
  ],
  "294": [
    "IN ADDITION, WE WILL ALSO NEED TO RESOLVE OTHER CHALLENGES LIKE MEMORY MANAGEMENT AND WORKER SWITCHING."
  ],
  "315": [
    "IT BENETS SWITCHING NOT ONLY BETWEEN INFERENCE AND TRAINING, BUT ALSO BETWEEN INFERENCE ON DIFFERENT MODELS."
  ],
  "262": [
    "HERE WE PROVIDE AN OVERVIEW OF THE ARCHITECTURE AND TASK EXECUTION."
  ],
  "41": [
    "FIGURE 1 SHOWS THE ARCHITECTURE OF A PIPESWITCH SERVER.",
    "T0 T1 TN-1 T2 FIGURE 2: PIPESWITCH PIPELINES MODEL TRANSMISSION AND TASK EXECUTION."
  ],
  "302": [
    "THIS SERVER CONTAINS FOUR TYPES OF COMPO- NENTS: A CONTROLLER, A MEMORY DAEMON, AN ACTIVE WORKER, AND MULTIPLE STANDBY WORKERS."
  ],
  "290": [
    "THE CONTROLLER IS THE CENTRAL COMPONENT."
  ],
  "360": [
    "IT RE- CEIVES TASKS FROM CLIENTS, AND CONTROLS THE MEMORY DAEMON AND THE WORKERS TO EXECUTE THE TASKS."
  ],
  "198": [
    "MEMORY DAEMON.",
    "CONTROLLER AND MEMORY DAEMON."
  ],
  "42": [
    "THE MEMORY DAEMON MANAGES THE GPU MEMORY AND THE DNN MODELS.",
    "THE SERVER STORES THE DNN MODELS IN THE HOST MEMORY."
  ],
  "112": [
    "IT ALLOCATES THE GPU MEMORY TO THE ACTIVE WORKER, AND TRANSFERS THE MODEL FROM THE HOST MEMORY TO THE GPU MEMORY.",
    "THIS ELIMINATES THE GPU ENVIRON- MENT INITIALIZATION OVERHEAD WHEN A NEW TASK IS ASSIGNED TO A WORKER."
  ],
  "429": [
    "ACTIVE WORKER."
  ],
  "328": [
    "ALL COMPONENTS SHOULD BE OPTIMIZED TO MEET THE SLOS."
  ],
  "345": [
    "STANDBY WORKER."
  ],
  "4": [
    "A STANDBY WORKER IS IDLE, IS INITIALIZING A NEW TASK, OR IS CLEANING ITS ENVIRONMENT FOR THE PREVIOUS TASK.",
    "THE STANDBY WORKER BECOMES THE NEW ACTIVE WORKER TO EXECUTE THE NEW TASK, AND THE ACTIVE WORKER BECOMES A STANDBY WORKER AND CLEANS THE ENVIRONMENT FOR THE PREVIOUS TASK (4.4).",
    "IF A NEW TASK ARRIVES BEFORE A STANDBY WORKER NISHES CLEANING A PREVIOUS TASK, THE NEW TASK NEEDS TO WAIT, WHICH INCREASES ITS STARTUP TIME."
  ],
  "154": [
    "TASK EXECUTION.",
    "TASK INITIALIZATION."
  ],
  "387": [
    "THE CONTROLLER QUEUES A SET OF TASKS RECEIVED FROM THE CLIENTS."
  ],
  "135": [
    "IT USES A SCHEDULING POLICY TO DECIDE WHICH TASK TO EXECUTE NEXT.",
    "THE SCHEDULING IS PREEMPTIVE, I.E., THE CONTROLLER CAN PREEMPT THE CURRENT TASK FOR THE NEXT ONE BASED ON THE SCHEDULING POLICY."
  ],
  "316": [
    "IT SUPPORTS CANONICAL SCHEDULING POLICIES SUCH AS RST COME RST SERVE (FCFS) AND EARLIEST DEADLINE RST (EDF), AND CAN BE EASILY EXTENDED TO SUPPORT NEW POLICIES."
  ],
  "144": [
    "WE FOCUS ON FAST CONTEXT SWITCHING, AND THE SPECIC SCHEDUL- ING ALGORITHM IS ORTHOGONAL TO THIS PAPER."
  ],
  "266": [
    "FOR EXAMPLE, IF THE CURRENT TASK IS A TRAINING TASK, THE CONTROLLER CAN PREEMPT IT FOR AN INFERENCE TASK THAT HAS A STRICT LATENCY SLO."
  ],
  "466": [
    "TO START A NEW TASK, THE CONTROLLER EITHER WAITS FOR THE CURRENT TASK TO NISH (E.G., IF IT IS INFERENCE) OR PREEMPTS IT BY NOTIFYING THE ACTIVE WORKER TO STOP (E.G., IF IT IS TRAINING)."
  ],
  "7": [
    "AT THE SAME TIME, THE CONTROLLER NOTIES AN IDLE STANDBY WORKER TO INITIALIZE ITS ENVIRONMENT FOR THE NEW TASK.",
    "WHEN THE CONTROLLER SCHEDULES A TASK, IT DETERMINES WHETHER TO SWITCH TO ANOTHER WORKER."
  ],
  "118": [
    "THE MEMORY DAEMON ALLOCATES THE MEMORY TO THE STANDBY WORKER (4.3), AND TRANSMITS THE MODEL USED BY THE NEW TASK FROM THE HOST MEMORY TO THE GPU MEMORY.",
    "BECAUSE THE MEMORY DAEMON ALSO MANAGES THE GPU MEMORY, IT DIRECTLY TRANSMITS THE MODEL FROM THE HOST MEMORY TO THE GPU MEMORY FOR TASK STARTUP, WHICH ELIMINATES THE EXTRA MEMORY COPY FROM THE MEMORY DAEMON TO THE WORKER.",
    "AFTER THE MODEL IS TRANSMITTED TO THE GPU, THE MEMORY DAEMON NEEDS TO NOTIFY THE WORKER AND EXPORT THE RELEVANT GPU MEMORY HANDLERS TO THE WORKER, SO THAT THE WORKER CAN ACCESS THE MODEL TO EXECUTE ITS TASK.",
    "THE MEMORY DAEMON HANDLES GPU MEMORY ALLOCATION AND MODEL TRANSMISSION, BUT CREATES AND SENDS GPU MEMORY HANDLERS TO WORKERS."
  ],
  "485": [
    "THE PRIMARY GOAL OF THIS PAPER IS TO DESIGN A SET OF TECHNIQUES BASED ON THE CHARACTERISTICS OF DL APPLICATIONS TO MINIMIZE THE TASK SWITCHING OVERHEAD IN THIS PROCESS."
  ],
  "53": [
    "4 PIPESWITCH DESIGN WE RST PERFORM A MEASUREMENT STUDY TO PROLE THE TASK SWITCHING OVERHEAD AND BREAK IT DOWN TO INDIVIDUAL COMPO- NENTS.",
    "6 EVALUATION IN THIS SECTION, WE RST USE END-TO-END EXPERIMENTS TO DEMON- STRATE THE BENETS OF PIPESWITCH, AND THEN SHOW THE EFFECTIVE- NESS OF THE DESIGN CHOICES ON EACH COMPONENT."
  ],
  "481": [
    "THEN WE DESCRIBE OUR DESIGN TO SYSTEMATICALLY MINI- MIZE THE OVERHEAD OF EACH COMPONENT."
  ],
  "358": [
    "THE MEA- 502 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION SUREMENT CONSIDERS A TYPICAL SCENARIO THAT A SERVER STOPS A TRAINING TASK RUNNING ON THE GPU, AND THEN STARTS AN IN- FERENCE TASK."
  ],
  "256": [
    "THE DNN MODEL USED IN THE MEASUREMENT IS RESNET152 17."
  ],
  "239": [
    "THE MEASUREMENT COVERS TWO TYPES OF INSTANCES ON AMAZON AWS, WHICH ARE G4DN.2XLARGE WITH NVIDA T4 AND P3.2XLARGE WITH NVIDIA V100."
  ],
  "383": [
    "WE ASSUME THE INFERENCE TASK HAS ARRIVED AT THE SERVER, AND FOCUS ON MEA- SURING THE TIME TO START AND EXECUTE IT ON THE GPU."
  ],
  "389": [
    "WE EXCLUDE THE NETWORK TIME AND THE TASK QUEUEING TIME."
  ],
  "394": [
    "TABLE 1 SHOWS THE RESULTS."
  ],
  "249": [
    "THE TOTAL TIMES TO START THE INFER- ENCE TASK ON THE GPUS ARE 5787 MS AND 7551 MS, RESPECTIVELY."
  ],
  "273": [
    "WE BREAK THE OVERHEAD DOWN INTO THE FOUR COMPONENTS."
  ],
  "45": [
    "TASK CLEANING.",
    "ON ONE HAND, TASK CLEANING TAKES TIME."
  ],
  "417": [
    "THE INFERENCE TASK CREATES AND INI- TIALIZES ITS ENVIRONMENT (I.E., PROCESS LAUNCHING, PYTORCH CUDA RUNTIME LOADING, AND CUDA CONTEXT INITIALIZATION)."
  ],
  "482": [
    "MEMORY ALLOCATION."
  ],
  "46": [
    "THE INFERENCE TASK ALLOCATES GPU MEMORY FOR ITS NEURAL NETWORK MODEL.",
    "THE INFERENCE TASK TRANSMITS THE MODEL FROM THE HOST MEMORY TO THE GPU MEMORY."
  ],
  "47": [
    "MODEL TRANSMISSION.",
    "GROUPED TRANSMISSION."
  ],
  "324": [
    "THE INFERENCE TIME ON V100 IS LOWER THAN THAT ON T4, AND BOTH OF THEM ARE SIGNICANTLY LOWER THAN THE TOTAL OVERHEADS."
  ],
  "265": [
    "THE REASON FOR LOWER OVERHEAD ON T4 IS THAT TASK SWITCHING LARGELY DEPENDS ON CPU, AND G4DN.2XLARGE IS EQUIPPED WITH BETTER CPU THAN P3.2XLARGE (INTEL PLATINUM 8259CL VS. INTEL XEON E5-2686 V4)."
  ],
  "437": [
    "A STRAWMAN SOLUTION THAT SIMPLY STOPS THE OLD TASK AND STARTS THE NEW TASK WOULD EASILY VIOLATE SLOS."
  ],
  "421": [
    "BECAUSE ALL THE COMPONENTS TAKE CONSIDERABLE TIME COM- PARED TO THE INFERENCE TIME, WE EMPHASIZE THAT ALL THE COM- PONENTS SHOULD BE OPTIMIZED TO ACHIEVE MINIMAL SWITCHING OVERHEAD AND MEET THE SLOS."
  ],
  "329": [
    "THE PCIE BANDWIDTH IS THE PHYSICAL LIMIT ON HOW FAST AN ARBITRARY TASK CAN BE LOADED TO THE GPU."
  ],
  "277": [
    "WE EXPLOIT THE CHARACTERISTICS OF DL APPLICATIONS TO CIRCUMVENT THIS PHYSICAL LIMIT."
  ],
  "374": [
    "THE COMPUTATION IS PERFORMED LAYER BY LAYER."
  ],
  "390": [
    "AN INFERENCE TASK ONLY PERFORMS A FORWARD PASS FROM THE RST LAYER TO THE NAL LAYER TO MAKE A PREDICTION; EACH ITERATION IN A TRAINING TASK PERFORMS A FORWARD PASS AND THEN A BACKWARD PASS."
  ],
  "312": [
    "INSTEAD, THE TASK CAN START THE COM- PUTATION OF A LAYER AS SOON AS THE LAYER IS LOADED IN THE GPU AND THE INPUT OF THE LAYER IS READY (I.E., THE PREVIOUS LAYERS HAVE NISHED THEIR COMPUTATION), REGARDLESS OF ITS FOLLOWING LAYERS."
  ],
  "313": [
    "FIGURE 2 ILLUSTRATES THE ADVANTAGE OF PIPELINING OVER THE STRAWMAN SOLUTION."
  ],
  "23": [
    "PIPESWITCH REQUIRES THE KNOWLEDGE OF MODELS.",
    "IT IS THE PIPELINING MECHANISM WITH OPTIMAL MODEL-AWARE GROUPING IN PIPESWITCH.",
    "PIPESWITCH USES MODEL-AWARE GROUPING AND ACHIEVES THE BEST TRADE-OFF BETWEEN PIPELINE OVERHEAD AND EFCIENCY."
  ],
  "238": [
    "T0 E0 MODEL TRANSMISSION OVER PCIE TASK EXECUTION ON GPU T1 TN-1 E1 EN-1 T2 E2 (A) TRANSMIT MODEL TO GPU, AND THEN EXECUTE TASK ON GPU.",
    "PCIE GPU E0 E1 EN-1 E2 (B) PIPELINE MODEL TRANSMISSION AND TASK EXECUTION."
  ],
  "281": [
    "THE EXAMPLE SHOWS AN INFERENCE TASK THAT ONLY HAS A FORWARD PASS IN TASK EXECUTION."
  ],
  "362": [
    "ADDING HOOKS CAN BE AUTOMATED, AND PIPESWITCH CAN BE IM- PLEMENTED AS A PART OF THE DNN FRAMEWORK, E.G., PYTORCH, SO IT CAN GATHER THE MODEL STRUCTURE INFORMATION WHILE REMAINING TRANSPARENT TO USERS AND CLUSTER MANAGERS."
  ],
  "385": [
    "THE BASIC WAY FOR PIPELIN- ING IS TO PIPELINE ON PER-LAYER GRANULARITY, I.E., THE SYSTEM TRANSMITS THE LAYERS TO THE GPU MEMORY ONE BY ONE, AND THE COMPUTATION FOR A LAYER IS BLOCKED BEFORE THE LAYER IS TRANS- MITTED."
  ],
  "441": [
    "ONE IS THE OVERHEAD TO INVOKE MULTIPLE CALLS TO PCIE TO TRANS- MIT THE DATA."
  ],
  "333": [
    "FOR A LARGE AMOUNT OF DATA (E.G., COMBINING THE ENTIRE MODEL TO A LARGE TENSOR TO TRANSMIT TOGETHER), THE TRANS- MISSION OVERHEAD IS DOMINATED BY THE DATA SIZE."
  ],
  "194": [
    "BUT WHEN WE DIVIDE THE MODEL INTO MANY LAYERS, INVOKING A PCIE CALL FOR EACH LAYER, ESPECIALLY GIVEN THAT SOME LAYERS CAN BE VERY SMALL, WOULD CAUSE SIGNICANT EXTRA OVERHEAD."
  ],
  "447": [
    "THE OTHER IS THE SYNCHRONIZATION OVERHEAD BETWEEN TRANSMISSION AND COMPUTA- TION, WHICH IS NECESSARY FOR THE COMPUTATION TO KNOW WHEN A LAYER IS READY TO COMPUTE."
  ],
  "419": [
    "WE USE GROUPING TO MINIMIZE THESE TWO SOURCES OF OVER- HEAD."
  ],
  "430": [
    "WE COMBINE MULTIPLE LAYERS INTO A GROUP, AND THE PIPELINING IS PERFORMED ON PER-GROUP GRANULARITY."
  ],
  "432": [
    "IN THIS WAY, THE PIPELINING OVERHEAD IS PAID ONCE FOR EACH GROUP, INSTEAD OF EACH LAYER."
  ],
  "12": [
    "GROUPING INTRODUCES A TRADE-OFF BETWEEN PIPELIN- ING EFCIENCY AND PIPELINING OVERHEAD.",
    "ON ONE HAND, USING SMALL GROUPS (E.G., PER-LAYER IN THE EXTREME CASE) ENABLES MORE OVERLAP BETWEEN TRANSMISSION AND COMPUTATION, WHICH IMPROVES PIPELINING EFCIENCY, BUT IT ALSO PAYS MORE PIPELIN- ING OVERHEAD.",
    "ON THE OTHER HAND, USING BIG GROUPS (E.G., THE ENTIRE MODEL IN ONE GROUP IN THE EXTREME CASE) HAS MINIMAL PIPELINING OVERHEAD, BUT REDUCES THE CHANCE FOR OVERLAPPING."
  ],
  "240": [
    "GROUPING MUST BE MODEL-AWARE, BECAUSE MODELS HAVE DIF- FERENT STRUCTURES IN TERMS OF THE NUMBER OF LAYERS AND THE SIZE OF EACH LAYER."
  ],
  "34": [
    "NAIVELY, WE CAN ENUMERATE ALL POSSIBLE COM- BINATIONS TO ND THE OPTIMAL GROUPING STRATEGY.",
    "IN ORDER TO ND THE OPTIMAL GROUPING STRATEGY EFCIENTLY, WE INTRODUCE TWO PRUNING TECHNIQUES BASED ON TWO INSIGHTS."
  ],
  "449": [
    "THIS IS NOT AMENABLE BECAUSE LARGE MODELS CAN HAVE HUNDREDS OF LAYERS AND THE TIME COMPLEXITY FOR ENUMERATION IS EXPONENTIAL."
  ],
  "423": [
    "USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 503 PCIE GPU LOWER BOUND OF F(GROUP(0, I), I1) PCIE GPU GROUP(0, I) GROUP(I1, J) GROUP(0, I) GROUP(I1, J) J, J1, , N-1 J, J1, , N-1 (A) PRUNE THIS CASE IF LOWER BOUND CURRENT OPTIMAL TIME."
  ],
  "200": [
    "(B) PRUNE THE CASES THAT GROUP FROM I TO J  J. BATCH AT LEAST FROM LAYER I1 TO J GROUP(0, I) GROUP(I1, N-1) GROUP(0, I) GROUP(I1, N-1) FIGURE 3: EXAMPLES FOR TWO PRUNING TECHNIQUES.",
    "THEREFORE, WE CAN PRUNE THE CASES THAT GROUP FROM LAYER (I  1) TO J  J AND ONLY SEARCH FOR J J. ALGORITHM."
  ],
  "309": [
    "BEFORE WE DIVE INTO THE DETAILS, WE RST FORMULATE THE PROBLEM."
  ],
  "54": [
    "LET THE NUMBER OF LAYERS BE N. LET F(B,I) BE A FUNCTION THAT RETURNS THE TOTAL TIME OF THE OPTIMAL GROUPING STRATEGY FROM LAYER I TO N-1 GIVEN THAT LAYER 0 TO I-1 HAVE FORMED GROUPS REP- RESENTED BY B.",
    "GIVEN THE GROUP FROM LAYER X TO I IS FORMED, THE FUNCTION RECURSIVELY APPLIES ITSELF TO ND THE OPTIMAL GROUPS FROM LAYER I1 TO N-1 (LINE 21-23), AND UPDATES OPTGROUPS IF THE CURRENT STRATEGY IS BETTER (LINE 24-26)."
  ],
  "196": [
    "THEN WE HAVE THE FOLLOWING RECURSIVE FORMULA."
  ],
  "349": [
    "F(,0)  MIN I F(GROUP(0,I),I1) (1) SPECICALLY, TO ND THE OPTIMAL GROUPING STRATEGY FOR THE EN- TIRE MODEL (I.E., F(, 0)), WE DIVIDE ALL POSSIBLE COMBINATIONS INTO N CASES BASED ON HOW THE RST GROUP IS FORMED, I.E., CASE I MEANS THE RST GROUP CONTAINS LAYER 0 TO I."
  ],
  "343": [
    "THIS FORMULA CAN BE APPLIED RECURSIVELY TO COMPUTE F(GROUP(0,I),I1)."
  ],
  "126": [
    "OUR RST INSIGHT IS THAT IT IS NOT NECESSARY TO EXAMINE ALL THE N CASES, BECAUSE IF THE RST GROUP CONTAINS TOO MANY LAYERS, THE COMPUTATION OF THE RST GROUP WOULD BE DELAYED TOO MUCH TO COMPENSATE THE PIPELINE EFCIENCY.",
    "OUR SECOND INSIGHT IS THAT OTHER THAN THE RST GROUP, WE CAN SAFELY PACK MULTIPLE LAYERS IN A GROUP BASED ON THE PROGRESS OF COMPUTATION WITHOUT AFFECTING PIPELINE EFCIENCY."
  ],
  "325": [
    "LET T(I, J) AND E(I, J) BE THE TRANSMISSION AND EXECUTION TIMES FOR A GROUP FROM LAYER I TO J RESPECTIVELY, WHERE T(I, J) IS CALCULATED BASED ON THE SIZE OF LAYER I TO J AND PCIE BANDWIDTH, AND E(I, J) IS PROLED ON THE GPU."
  ],
  "299": [
    "NOTE THAT THE OVERHEAD OF INVOKING MULTIPLE CALLS IS INCLUDED IN T(I, J)."
  ],
  "346": [
    "AS ILLUSTRATED BY FIGURE 3(A), WE COMPUTE A LOWER BOUND FOR THE TOTAL TIME FOR EACH CASE IN EQUATION 1."
  ],
  "380": [
    "F(GROUP(0,I),I1)  MIN(T(0,I)T(I1,N1), T(0,I)E(0,I)E(I1,N1)) (2) THE LOWER BOUND CONSIDERS THE BEST CASE THAT ALL THE REMAINING LAYERS ARE COMBINED IN ONE GROUP FOR TRANSMISSION AND COM- PUTATION, AND THAT THE COMPUTATION AND COMMUNICATION CAN BE PERFECTLY OVERLAPPED, I.E., ITS COMPUTATION CAN HAPPEN RIGHT AFTER THE COMPUTATION OF THE RST GROUP NISHES."
  ],
  "399": [
    "IF THE LOWER BOUND OF CASE I IS ALREADY LARGER THAN THE TOTAL TIME OF THE BEST GROUPING STRATEGY FOUND SO FAR, THEN CASE I (I.E., THE RECURSIVE COMPUTATION FOR F(GROUP(0,I),I1)) CAN BE PRUNED."
  ],
  "340": [
    "FIGURE 3(B) SHOWS AN EXAMPLE FOR THIS INSIGHT."
  ],
  "435": [
    "SUPPOSE THAT WE HAVE ALREADY XED THE RST GROUP TO BE FROM LAYER 0 TO I, AND WE APPLY EQUATION 1 RECURSIVELY TO ENUMERATE THE CASES FOR THE PCIE GPU B.DELAY (GROUP AT LEAST FROM LAYER X TO J TO FILL) 0, 1, , X-1 0, 1, , X-1 GROUP(A, I) GROUP(I1, N-1) GROUP(X, I) GROUP(I1, N-1) LOWER BOUND OF F(B  GROUP(A,I), I1) FIGURE 4: GENERAL CASE FOR THE TWO PRUNING TECHNIQUES."
  ],
  "487": [
    "SECOND GROUP."
  ],
  "405": [
    "WE CAN HIDE THE TRANSMISSION OF THE SECOND GROUP INTO THE COMPUTATION OF THE RST GROUP, AS LONG AS THE TRANSMISSION NISHES NO LATER THAN THE COMPUTATION OF THE RST GROUP."
  ],
  "332": [
    "THE LEAST NUMBER OF LAYERS TO GROUP CAN BE COMPUTED USING THE FOLLOWING EQUATION."
  ],
  "397": [
    "J ARGMAX J T(I1, J) E(0,I) (3) GROUP FROM LAYER (I1) TO J  JIS NO BETTER THAN GROUPING FROM (I  1) TO JBECAUSE IT DOES NOT INCREASE THE PIPELINE EFCIENCY AND HAS HIGHER PIPELINE OVERHEAD."
  ],
  "426": [
    "WE EMPHASIZE THAT THIS ALGORITHM RUNS OFINE TO ND THE STRAT- EGY, AND THE RESULTING STRATEGY IS USED ONLINE BY PIPESWITCH FOR CONTEXT SWITCHING."
  ],
  "337": [
    "ALGORITHM 1 SHOWS THE PSEUDO CODE."
  ],
  "30": [
    "THE FUNCTION FINDOPTGROUPING RECURSIVELY NDS THE OPTI- MAL GROUPING STRATEGY BASED ON EQUATION 1 (LINE 1-27).",
    "ALGORITHM 1 COMPUTES THE RECURSIVE FUNCTION FINDOPTGROUPING(B,X)."
  ],
  "20": [
    "IT TAKES TWO INPUTS: B REPRESENTS THE GROUPS THAT HAVE ALREADY FORMED, X IS THE RST LAYER THAT HAVE NOT FORMED A GROUP.",
    "FOR CASE I  K, THE RST GROUP CONTAINS ALL LAYERS FROM X TO N1."
  ],
  "286": [
    "IT USES OPTGROUPS TO STORE THE BEST GROUPING STRATEGY FROM LAYER X GIVEN B, WHICH IS INITIALIZED TO NONE (LINE 2)."
  ],
  "52": [
    "THE ALGORITHM APPLIES THE SECOND PRUNING INSIGHT TO FORM THE RST GROUP FROM LAYER X (LINE 3-9).",
    "THE ALGORITHM DIVIDES THE PROBLEM INTO K  1 CASES, WHERE CASE I (0 I K) FORMS THE RST GROUP FROM LAYER X TO XI."
  ],
  "420": [
    "EQUATION 3 AND FIGURE 3(B) ILLUSTRATE THIS INSIGHT WITH A SPECIAL EXAMPLE THAT B ONLY CONTAINS ONE GROUP FROM LAYER 0 TO I."
  ],
  "272": [
    "IN GENERAL, B CAN CONTAIN MULTIPLE GROUPS FORMED BY PREVIOUS LAYERS, AND WE USE B.DELAY TO DE- NOTE THE TIME TO WHICH THE GROUP CAN BE FORMED, AS SHOWN IN FIGURE 4."
  ],
  "424": [
    "THE ALGORITHM NDS JBASED ON B.DELAY (LINE 4-9), AND THE ENUMERATION FOR I CAN SKIP THE LAYERS FROM X TO J-1 (LINE 11)."
  ],
  "270": [
    "FOR CASE I, THE ALGORITHM APPLIES THE RST INSIGHT TO COMPUTE THE LOWER BOUND (LINE 12-17)."
  ],
  "469": [
    "AGAIN, THE EXAMPLE IN EQUATION 2 AND FIGURE 3(A) IS A SPECIAL CASE WHEN X IS 0."
  ],
  "267": [
    "FOR THE GENERAL CASE, THE COMPUTATION FROM X HAS TO WAIT FOR BOTH ITS TRANSMISSION (I.E., T(X,I)) AND THE COMPUTATION OF THE PREVIOUS GROUPS (I.E., B.DELAY), AS SHOWN IN FIGURE 4."
  ],
  "373": [
    "IF THE LOWER BOUND IS ALREADY BIGGER THAN THE CURRENT OPTIMAL TIME, THEN CASE I IS PRUNED (LINE 18-19)."
  ],
  "327": [
    "FINALLY, IT RETURNS OPTGROUPS (LINE 27)."
  ],
  "355": [
    "IN PRACTICE, WE USE A HEURISTIC THAT BOOTSTRAPS OPTGROUPS WITH A RELATIVE 504 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION ALGORITHM 1 OPTIMAL MODEL-AWARE GROUPING 1: FUNCTION FINDOPTGROUPING(B, X) 2: OPTGROUPS 0, OPTGROUPS.TIME  3:  ND RST GROUP FROM LAYER I TO J 4: JX 5: FOR LAYER I FROM X TO N1 DO 6: IF T(X,I) B.DELAY THEN 7: JI 8: ELSE 9: BREAK 10:  RECURSIVELY ND THE OPTIMAL GROUPING 11: FOR LAYER I FROM JTO N1 DO 12: IF OPTGROUPS  0 THEN 13:  COMPUTE LOWER BOUND 14: TRANSTIME T(X,I)T(I1,N1) 15: EXECTIME MAX(T(X,I),B.DELAY) 16: E(X,I)E(I1,N1) 17: LOWERBOUND MIN(TRANSTIME,EXECTIME) 18: IF LOWERBOUND  OPTGROUPS.TIME THEN 19: CONTINUE 20:  RECURSIVELY ND REST GROUPS 21: FIRSTGROUP GROUP(X,I) 22: RESTGROUPS FINDOPTGROUPING( 23: B FIRSTGROUP,I1) 24: CURGROUPS FIRSTGROUPRESTGROUPS 25: IF CURGROUPS.TIME  OPTGROUPS.TIME THEN 26: OPTGROUPS CURGROUPS 27: RETURN OPTGROUPS GOOD STRATEGY (E.G., GROUP EVERY TEN LAYERS)."
  ],
  "422": [
    "GIVEN N LAYERS, THERE ARE 2N1 DIFFERENT GROUPING STRATEGIES, SO THE TIME COM- PLEXITY OF ALGORITHM 1 IS O(2N), AS IN THE WORST CASE IT NEEDS TO ENUMERATE ALL STRATEGIES."
  ],
  "66": [
    "THE TWO PRUNING TECHNIQUES ARE ABLE TO PRUNE MOST OF THE STRATEGIES, AND CAN QUICKLY ND THE OPTIMAL ONE AS WE WILL SHOW IN 6.",
    "THE ALGORITHM USES TWO PRUNING TECHNIQUES."
  ],
  "384": [
    "WE HAVE THE FOLLOWING THEOREM FOR THE ALGORITHM."
  ],
  "304": [
    "THEOREM 1."
  ],
  "391": [
    "ALGORITHM 1 NDS THE OPTIMAL GROUPING STRATEGY THAT MINIMIZES THE TOTAL TIME FOR THE PIPELINE."
  ],
  "486": [
    "LET M  N X, WHICH IS THE NUM- BER OF LAYERS THE FUNCTION CONSIDERS."
  ],
  "218": [
    "WE USE INDUCTION ON M TO SHOW THAT FINDOPTGROUPING(B,X) OUTPUTS THE OPTIMAL GROUPING STRATEGY FROM LAYER X TO N 1 GIVEN THAT PREVIOUS LAYERS HAVE FORMED GROUPS REPRESENTED BY B.",
    "ASSUME THAT FOR SOME K 1 AND ANY M K, FINDOPTGROUPING(B,X) OUTPUTS THE OPTIMAL STRATEGY.",
    "FOR CASE I WHERE 0 I K 1, BECAUSE FINDOPTGROUPING(B  GROUP(X,X  I),X  I  1) ONLY CONSIDERS K I K LAYERS, IT OUTPUTS THE OPTIMAL GROUPING STRATEGY FOR CASE I BASED ON THE ASSUMPTION."
  ],
  "271": [
    "BASE CASE."
  ],
  "341": [
    "WHEN M  1, THE FUNCTION ONLY EXAMINES ONE LAYER."
  ],
  "406": [
    "BECAUSE THERE IS ONLY ONE STRATEGY WHICH IS LAYER X ITSELF IS ONE GROUP, THIS STRATEGY IS THE OPTIMAL STRATEGY."
  ],
  "375": [
    "INDUCTIVE STEP."
  ],
  "368": [
    "CON- SIDER M  K1, I.E., THE ALGORITHM NOW CONSIDERS K1 LAYERS."
  ],
  "146": [
    "THE OPTIMAL STRATEGY FOR THIS CASE IS ONE GROUP."
  ],
  "471": [
    "BECAUSE THESE CASES ARE EXCLUSIVE AND COVER THE ENTIRE SEARCH SPACE, BY CHOOSING THE OPTIMAL GROUPING STRATEGY FROM THESE CASES, THE ALGORITHM OUTPUTS THE OPTIMAL GROUPING STRAT- EGY FOR M  K 1."
  ],
  "477": [
    "THE RST TECH- NIQUE PRUNES THE CASES IF THEIR LOWER BOUNDS ARE NO BETTER THAN THE CURRENT FOUND OPTIMAL."
  ],
  "371": [
    "IT IS OBVIOUS THAT THIS TECH- NIQUE DOES NOT AFFECT THE OPTIMALITY."
  ],
  "456": [
    "THE SECOND TECHNIQUE PRUNES THE CASE IF THEIR RST GROUPS ARE FROM LAYER X TO J  J."
  ],
  "344": [
    "BECAUSE THESE CASES CANNOT ADVANCE THE COMPUTATION TO AN EARLIER POINT THAN GROUPING FROM X TO AT LEAST J, PRUNING THESE CASES ALSO DO NOT AFFECT THE OPTIMALITY."
  ],
  "372": [
    "GENERALITY."
  ],
  "142": [
    "ALGORITHM 1 ACHIEVES OPTIMALITY FOR A GIVEN LIST OF LAYERS."
  ],
  "326": [
    "THIS, HOWEVER, DOES NOT REQUIRE THE MODELS TO BE LINEAR."
  ],
  "464": [
    "IN GENERAL, THE LAYERS OR OPERATORS IN A DNN MODEL CAN BE CONNECTED AS AN ARBITRARY COMPUTATION GRAPH, INSTEAD OF A SIMPLE CHAIN."
  ],
  "155": [
    "MODELS LIKE RESNET AND INCEPTION ARE TECHNI- CALLY NON-LINEAR DIRECTED ACYCLIC GRAPH (DAGS)."
  ],
  "264": [
    "YET, THERE IS AN EXECUTION ORDER THAT THE LAYERSOPERATORS IN THE DAG ARE ISSUED TO THE GPU ONE BY ONE."
  ],
  "261": [
    "ALGORITHM 1 DOES NOT HAVE ANY SPECIAL ASSUMPTIONS ON THE EXECUTION ORDER."
  ],
  "151": [
    "IT IS ONLY INTERESTED IN NDING OUT HOW TO GROUP THE LAYERS GIVEN THE EXECUTION ORDER (AND CORRESPONDING DATA DEPENDENCIES) TO ACHIEVE HIGH PIPELINING EFCIENCY AND LOW PIPELINING OVER- HEAD."
  ],
  "314": [
    "IT EVEN APPLIES FOR GRAPHS WITH LOOPS, IN WHICH THE ORDER IS BASED ON THE RST TIME AN OPERATOR IS EXECUTED."
  ],
  "291": [
    "THE ORDER DOES NOT AFFECT CORRECTNESS, BECAUSE AN OPERATOR CAN BE EXE- CUTED ONLY WHEN IT IS TRANSMITTED TO THE GPU AND THE INPUT IS READY."
  ],
  "84": [
    "THUS, OUR PIPELINED MODEL TRANSMISSION IS APPLICABLE TO THE GENERAL CASE.",
    "6.2 PIPELINED MODEL TRANSMISSION TO EVALUATE THE EFFECTIVENESS OF PIPELINED MODEL TRANSMISSION, WE KEEP ALL OTHER COMPONENTS OF PIPESWITCH THE SAME, AND COMPARE THE FOLLOWING MECHANISMS DISCUSSED IN 4.2.",
    "FIGURE 7: EFFECTIVENESS OF PIPELINED MODEL TRANSMISSION."
  ],
  "242": [
    "4.3 UNIED MEMORY MANAGEMENT TASK EXECUTION IN A GPU REQUIRES GPU MEMORY."
  ],
  "488": [
    "A GPU HAS ITS OWN MEMORY MANAGEMENT SYSTEM, AND PROVIDES A MALLOC FUNCTION (E.G., CUDAMALLOC FOR NVIDIA GPUS) SIM- ILAR TO CPUS FOR MEMORY ALLOCATION."
  ],
  "40": [
    "A NAIVE SOLUTION FOR GPU MEMORY MANAGE- MENT IS THAT EACH TASK USES THE NATIVE CUDAMALLOCMANAGED FUNCTION FOR GPU MEMORY ALLOCATION, AND DELEGATES MODEL TRANSMISSION TO CUDA UNIED MEMORY.",
    "TO SHARE GPU MEMORY BETWEEN THE CONTROLLER AND THE WORKERS, WE ADD FUNCTIONS FOR ALLOCATING GPU MEMORY, SHARING THE GPU USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 507 MEMORY TO WORKERS THROUGH CUDA IPC API, AND GETTING THE SHARED GPU MEMORY.",
    "EACH WORKER USES CUDAMALLOC TO ALLOCATE GPU MEMORY, AND TRANSMITS THE MODEL TO GPU BY ITS OWN.",
    "EACH WORKER ALLOCATES GPU MEM- ORY WITH CUDAMALLOCMANAGED, AND CUDA AUTOMATICALLY TRANSMITS THE MODEL TO GPU WHEN NEEDED."
  ],
  "428": [
    "THIS SOLUTION INCURS HIGH OVERHEAD FOR DL APPLICATIONS BECAUSE OF TWO REASONS."
  ],
  "56": [
    "SECOND, THE NATIVE CUDAMALLOC FUNCTION AND CUDA UNIED MEMORY ARE DESIGNED FOR GENERAL-PURPOSE APPLICATIONS, AND MAY INCUR UNNECESSARY OVERHEAD FOR DL APPLICATIONS.",
    "FINALLY, CUDA UNIED MEMORY IS NOT OPTIMIZED FOR DL APPLICATIONS, AND IN- TRODUCES MORE THAN ONE HUNDRED MILLISECONDS OVERHEAD THAN PIPESWITCH."
  ],
  "62": [
    "WE EXPLOIT TWO CHARACTERISTICS OF DL APPLICATIONS TO MINI- MIZE GPU MEMORY MANAGEMENT OVERHEAD.",
    "THE GENERAL-PURPOSE GPU MEMORY MANAGEMENT DOES NOT CONSIDER THESE CHARACTERISTICS, AND IS TOO HEAVY-WEIGHT FOR DL APPLICATIONS THAT REQUIRE FAST TASK SWITCHING."
  ],
  "51": [
    "FIRST, THE AMOUNT OF MEMORY ALLOCATED TO THE DNN MODEL IS XED, AND DOES NOT CHANGE DURING TASK EXECUTION.",
    "WHILE A TRAINING TASK UPDATES THE MODEL, IT ONLY UPDATES THE MODEL PARAMETERS (I.E., THE WEIGHTS OF THE NEURAL NETWORK), NOT THE DNN STRUCTURE, AND THE AMOUNT OF MEMORY NEEDED TO STORE THEM STAYS THE SAME."
  ],
  "396": [
    "AN USENIX ASSOCIATION 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION 505 INFERENCE TASK ONLY USES THE MODEL FOR INFERENCE, AND DOES NOT CHANGE THE MODEL ITSELF."
  ],
  "331": [
    "SECOND, THE INTERMEDIATE RESULTS CHANGE IN A SIMPLE, REGULAR PATTERN, WHICH DO NOT CAUSE MEMORY FRAGMENTATION."
  ],
  "317": [
    "FOR AN INFERENCE TASK, THE INTERMEDIATE RESULTS ARE THE OUTPUTS OF EACH LAYER, WHICH ARE USED BY THE NEXT LAYER."
  ],
  "191": [
    "AFTER THE NEXT LAYER IS COMPUTED, THEY ARE NO LONGER NEEDED AND CAN BE SAFELY FREED."
  ],
  "413": [
    "A TRAINING TASK DIFFERS IN THAT THE INTERMEDIATE RESULTS GENER- ATED IN THE FORWARD PASS CANNOT BE IMMEDIATELY FREED, BECAUSE THEY ARE ALSO USED BY THE BACKWARD PASS TO UPDATE THE WEIGHTS."
  ],
  "483": [
    "HOWEVER, THE BACKWARD PASS CONSUMES THE INTERMEDIATE RE- SULTS IN THE REVERSE ORDER AS THAT THE FORWARD PASS GENERATES THEM, I.E., THE INTERMEDIATE RESULTS ARE RST-IN-LAST-OUT."
  ],
  "145": [
    "THE MEMORY ALLOCATION AND RELEASE CAN BE HANDLED BY A SIMPLE STACK-LIKE MECHANISM, WITHOUT CAUSING MEMORY FRAGMENTA- TION."
  ],
  "65": [
    "MINIMIZE MEMORY ALLOCATION OVERHEAD.",
    "MINIMIZE MEMORY FOOTPRINT AND AVOID EXTRA MEMORY COPIES."
  ],
  "195": [
    "BASED ON THESE TWO CHARACTERISTICS, WE DESIGN A MEMORY MANAGEMENT MECH- ANISM TAILORED FOR DL APPLICATIONS."
  ],
  "101": [
    "PIPESWITCH USES A DED- ICATED MEMORY DAEMON TO MANAGE THE GPU MEMORY.",
    "TO COMPARE, PIPESWITCH SIMPLY SENDS AN 64-BIT INTEGER OFFSET FOR THE SHARED GPU MEMORY TO WORKERS.",
    "FIRST, COMPARED TO NO UNIED MEMORY MANAGEMENT, PIPESWITCH SAVES 223 MS BY ELIMINATING THE MEMORY ALLOCATION OVER- HEAD WITH THE MEMORY DAEMON."
  ],
  "227": [
    "THIS ELIMINATES THE OVERHEAD FOR EACH WORKER TO USE CUDAMALLOC TO GET A LARGE AMOUNT OF MEMORY TO STORE THEIR MODELS AND INTERMEDIATE RESULTS."
  ],
  "163": [
    "THE MEMORY DAEMON ONLY NEEDS TO PASS MEMORY POINTERS TO THE WORKERS, WHICH IS LIGHT-WEIGHT."
  ],
  "436": [
    "THE DAEMON ENSURES THAT EACH TIME ONLY ONE WORKER OWNS THE GPU MEM- ORY TO GUARANTEE MEMORY ISOLATION BETWEEN WORKERS."
  ],
  "300": [
    "EACH WORKER USES A MEMORY POOL TO ALLOCATE THE MEMORY TO STORE ITS MODEL AND INTERMEDIATE RESULTS, AND RECYCLES THE MEMORY TO THE POOL AFTER THE INTERMEDIATE RESULTS ARE NO LONGER NEEDED."
  ],
  "58": [
    "THE MEMORY MANAGEMENT OF PIPESWITCH EXTENDS THAT OF PY- TORCH.",
    "PIPESWITCH INSERTS GPU MEMORY BLOCKS TO PYTORCH GPU MEMORY POOL, AND PYTORCH CREATES TENSORS ON THEM."
  ],
  "470": [
    "IT IS DESIGNED AND OPTIMIZED FOR EFCIENT GPU MEMORY ALLOCATION BETWEEN DIFFERENT TASKS, WHILE THE MEMORY MAN- AGEMENT IN PYTORCH HANDLES MEMORY ALLOCATION FOR A TASK ITSELF."
  ],
  "412": [
    "REPLICATING THE MODELS IN EACH WORKER INCURS HIGH MEMORY FOOTPRINT, AND REDUCES THE NUMBER OF MODELS A SERVER CAN STORE, AND CONSEQUENTLY THE TYPES OF TASKS THE SERVER CAN EXECUTE."
  ],
  "352": [
    "ON THE OTHER HAND, STORING THE MODELS IN A DEDICATE PROCESS HAS MINIMAL MEMORY FOOTPRINT AS EACH MODEL IS ONLY STORED ONCE, BUT IT INCURS AN EXTRA MEMORY COPY FROM THIS PROCESS TO A WORKER TO START A TASK, WHICH HURTS THE TASK SWITCHING TIME."
  ],
  "418": [
    "PIPESWITCH STORES THE MODELS IN THE MEMORY DAEMON SO THAT THE SERVER ONLY NEEDS TO KEEP ONE COPY OF EACH MODEL IN THE HOST MEMORY."
  ],
  "43": [
    "MINIMIZE IPC OVERHEAD.",
    "WE LEVERAGE A PROPERTY OF DL APPLICATIONS TO MINIMIZE THE IPC OVERHEAD."
  ],
  "305": [
    "THIS CAN BE IMPLEMENTED BY IPC APIS PROVIDED BY GPUS, E.G., CUDAIPCOPENMEMHANDLE FOR NVIDIA GPUS."
  ],
  "183": [
    "WE HAVE MEASURED THE PERFORMANCE OF THESE IPC APIS AND FOUND THAT THEY INCUR HIGH OVERHEAD (6)."
  ],
  "473": [
    "THE OVERHEAD IS EXACERBATED BY THE PIPELINE BECAUSE THE PIPELINE NEEDS TO INVOKE THE IPCS FREQUENTLY TO SYNCHRONIZE MODEL TRANSMISSION AND TASK EXE- CUTION FOR EVERY PIPELINE GROUP, INSTEAD OF INVOKING THE IPC ONLY ONCE FOR THE ENTIRE MODEL TRANSMISSION."
  ],
  "403": [
    "THE PROPERTY IS THAT THE MEMORY ALLOCATION PROCESS FOR A NEURAL NETWORK MODEL IS DETERMINISTIC."
  ],
  "434": [
    "SPECIF- ICALLY, GIVEN THE SAME GPU MEMORY REGION AND THE SAME MODEL, AS LONG AS THE MEMORY DAEMON AND THE WORKER USES THE SAME ORDER TO ALLOCATE MEMORY FOR THE MODEL PARAMETERS, THE MEMORY POINTERS FOR THE PARAMETERS WOULD BE THE SAME."
  ],
  "377": [
    "IT IS EASY TO KEEP THE SAME ORDER FOR THE MEMORY DAEMON AND THE WORKER BECAUSE THE NEURAL NETWORK MODEL IS KNOWN AND GIVEN, AND THE MEMORY DAEMON ONLY NEEDS TO USE THE SAME ORDER TO TRANSMIT THE MODEL AS THE WORKER WOULD."
  ],
  "16": [
    "AS A RESULT, THE MEMORY DAEMON CAN MINIMIZE THE USAGE OF EXPENSIVE GPU IPCS.",
    "WITHOUT IPC OPTI- MIZATION, THE LATENCY IS EVEN HIGHER THAN NO UNIED MEMORY MANAGEMENT."
  ],
  "404": [
    "IT ONLY USES THE GPU IPC ONCE TO INITIALIZE THE WORKER, AND THEN USES CHEAP CPU IPCS TO NOTIFY THE WORKER WHICH PIPELINE GROUP HAS BEEN TRANSMITTED."
  ],
  "93": [
    "PIN MEMORY.",
    "NO PIN MEMORY."
  ],
  "254": [
    "THE OS WOULD SWAP A MEMORY PAGE TO DISK IF THE PAGE IS INACTIVE FOR A CERTAIN AMOUNT OF TIME."
  ],
  "489": [
    "GPUS REQUIRE A PAGE IN THE HOST MEMORY TO BE PINNED (OR PAGE- LOCKED) IN ORDER TO TRANSMIT THE DATA IN THE PAGE TO THE GPU MEMORY."
  ],
  "460": [
    "OTHERWISE, A TEMPORARY PINNED PAGE IS CREATED FOR THE TRANSMISSION."
  ],
  "465": [
    "WE PIN THE PAGES OF THE MEMORY DAEMON TO THE HOST MEMORY, TO ELIMINATE THIS OVERHEAD."
  ],
  "78": [
    "PROCESS-LEVEL ISOLATION IS DESIRABLE BECAUSE IT ENSURES THAT ONE TASK CANNOT READ THE MEMORY OF ANOTHER TASK, AND THAT THE CRASHING OF ONE TASK, E.G., BECAUSE OF A BUG, DOES NOT AFFECT OTHER TASKS OR THE ENTIRE SYSTEM.",
    "SIMILAR TO THE NAIVE SOLUTION, WE USE SEPARATE PROCESSES TO ACHIEVE PROCESS-LEVEL ISOLATION."
  ],
  "321": [
    "A NAIVE SOLUTION IS TO USE SEPARATE PROCESSES AND START THE NEW TASK AFTER THE CURRENT TASK IS STOPPED."
  ],
  "160": [
    "IN TABLE 1, SUCH SEQUENTIAL EXECUTION INCURS LONG DELAY DUE TO OLD TASK CLEANING AND NEW TASK INITIALIZATION."
  ],
  "9": [
    "ANOTHER POSSIBLE SOLUTION IS TO LET THE CURRENT AND NEW TASKS SHARE THE SAME PROCESS WITH A WARM CUDA CONTEXT, SO THAT THE NEW TASK CAN REUSE THE GPU ENVIRONMENT OF THE CURRENT TASK.",
    "THE PROCESS OF THE OLD TASK CLEANS THE GPU ENVIRONMENT, AND THEN ANOTHER PROCESS IS CREATED AND INI- TIALIZED FOR THE NEW TASK.",
    "THE PROCESS CLEANS THE GPU ENVIRONMENT FOR THE OLD TASK, AND REUSES THE ENVIRONMENT FOR THE NEW TASK."
  ],
  "323": [
    "THIS AVOIDS THE NEW TASK INITIALIZATION, BUT IT STILL HAS THE OVERHEAD FOR THE CURRENT TASK TO CLEAN ITS STATUS."
  ],
  "229": [
    "IN ADDITION, IT DOES NOT PROVIDE PROCESS-LEVEL ISOLATION BETWEEN TASKS."
  ],
  "442": [
    "EACH WORKER IS A SEPARATE PROCESS, AND INITIALIZES ITS OWN GPU ENVIRONMENT (I.E., CUDA CONTEXT) WHEN IT IS RST CREATED."
  ],
  "376": [
    "WHEN A CURRENT TASK IS STOPPED, A MAJOR JOB IS TO CLEAR ASYNCHRONOUS CUDA FUNCTIONS QUEUED ON THE GPU."
  ],
  "458": [
    "WE IN- SERT SYNCHRONIZATION POINTS INTO TRAINING TASKS, SO THE NUMBER OF QUEUED FUNCTIONS ARE LIMITED AND CAN BE QUICKLY CLEARED."
  ],
  "472": [
    "SYNCHRONIZATION POINTS ARE NOT NEEDED FOR INFERENCE TASKS AS THEY ARE SHORT AND NOT PREEMPTED."
  ],
  "244": [
    "ANOTHER JOB IS TO FREE ITS GPU MEMORY."
  ],
  "76": [
    "AN IMPORTANT PROPERTY OF THE CLEANING PROCE- DURE IS THAT IT DOES NOT MODIFY THE CONTENT OF THE MEMORY, BUT ONLY CLEANS THE METADATA, I.E., GPU MEMORY POINTERS.",
    "AS THE GPU MEMORY IS MANAGED BY PIPESWITCH, THE CLEANING PRO- CEDURE DELETES THE POINTERS POINTING TO THE TENSOR DATA RATHER THAN FREEING THE ACTUAL DATA."
  ],
  "492": [
    "THEREFORE, IT IS SAFE FOR THE NEW TASK TO TRANSMIT ITS MODEL TO THE GPU MEMORY AT THE SAME TIME."
  ],
  "149": [
    "IN OTHER WORDS, WE CAN PARALLELIZE THE TASK CLEANING OF THE CURRENT TASK AND THE PIPELINED MODEL TRANSMISSION OF THE NEW TASK, TO HIDE THE TASK CLEANING OVERHEAD."
  ],
  "407": [
    "THIS CHOICE IS OPTIMIZED FOR PERFORMANCE, AND IS NOT A PROBLEM FOR A TRUSTED ENVIRONMENT."
  ],
  "220": [
    "IT IS POSSIBLE THAT A LATTER PROCESS CAN READ THE MEMORY DATA OF A PREVIOUS PROCESS."
  ],
  "205": [
    "IF THIS IS A CONCERN, AN ADDITIONAL ZERO-OUT OPERATION CAN BE ADDED."
  ],
  "386": [
    "GPU HAS HIGH MEMORY BANDWIDTH (E.G., 900GBS FOR V100)."
  ],
  "363": [
    "IT WOULD INCUR SUB-MILLISECOND OVERHEAD FOR ZEROING-OUT MOST MODELS LIKE RESNET-152 (AROUND 240MB)."
  ],
  "347": [
    "ON THE OTHER HAND, FOR A TRUSTED ENVIRONMENT, IT IS UNNECESSARY TO RELEASE ALL ALLOCATED MEMORY FOR THE PREEMPTED PROCESS IF THE NEW PROCESS DOES NOT REQUIRE ENTIRE GPU MEMORY, AND THIS COULD BE ACHIEVED BY SOME SIM- PLE COORDINATION."
  ],
  "237": [
    "TABLE 2 SUMMARIZES THE DIFFERENCES BETWEEN THESE THREE SOLUTIONS."
  ],
  "24": [
    "IN SUMMARY, TO SWITCH WORKERS, THE CONTROLLER SIGNALS THE CURRENT ACTIVE WORKER TO STOP, DELETES THE GPU MEMORY ALLO- CATED TO IT, AND ALLOCATES THE GPU MEMORY TO THE NEW ACTIVE WORKER.",
    "IF A NEW MODEL SHOULD BE LOADED TO THE GPU, THE CONTROLLER WILL NOTIFY THE CURRENT ACTIVE WORKER TO STOP, AND TRANSFERS THE PARAMETERS OF THE NEW MODEL TO THE GPU AFTER RECEIVING THE CURRENT AC- TIVE WORKERS REPLY."
  ],
  "297": [
    "THE CONTROLLER ENSURES ONLY ONE ACTIVE WORKER TO GUAR- ANTEE EXCLUSIVE OCCUPATION OF THE GPU."
  ],
  "63": [
    "THERE IS A TRADE-OFF BETWEEN THE NUMBER OF STANDBY WORK- ERS AND THEIR GPU MEMORY CONSUMPTION.",
    "HOWEVER, EVERY STANDBY WORKER NEEDS TO MAINTAIN ITS OWN CUDA CONTEXT, WHICH CONSUMES A FEW HUNDRED MB GPU MEMORY."
  ],
  "80": [
    "ON THE OTHER HAND, IT IS POSSIBLE TO HAVE MANY STANDBY WORKERS SO THAT THERE IS ALWAYS AT LEAST ONE IDLE STANDBY WORKER.",
    "OUR EXPE- RIENCE IS THAT TWO STANDBY WORKERS ARE SUFCIENT TO ENSURE AT LEAST ONE IDLE WORKER, WHICH ELIMINATES THE WAITING TIME AND HAS MODERATE GPU MEMORY CONSUMPTION."
  ],
  "228": [
    "A TRANSACTION HERE MEANS A MODEL IS SWITCHED IN OR OUT ON ALL OF ITS GPUS TO ENABLE OR DISABLE INFERENCE ON THIS MODEL."
  ],
  "202": [
    "HOWEVER, IT DOES NOT WORK OUT OF THE BOX WITH SYNCHRONOUS MULTI-GPU TRAINING."
  ],
  "246": [
    "WE HAVE ANALYZED A PRODUCTION GPU TRAINING TRACE FROM MICROSOFT 19,20."
  ],
  "354": [
    "AMONG 111,883 TASKS IN THIS TRACE, 96,662 TASKS (OR 86 OF ALL THE TASKS) ARE SINGLE- GPU TRAINING TASKS."
  ],
  "209": [
    "HOWEVER, THESE JOBS ONLY ACCOUNT FOR 18 OF TOTAL GPU HOURS AND WE EXPECT THE SHARE OF MULTI-GPU JOBS TO INCREASE IN THE FUTURE."
  ],
  "250": [
    "UNFORTUNATELY, CURRENT TRAINING FRAMEWORKS DO NOT HAVE MATURE SUPPORT OF ELASTIC TRAINING."
  ],
  "105": [
    "THIS REMAINS AN ACTIVE RESEARCH TOPIC AND IS ORTHOGONAL TO PIPESWITCH.",
    "THESE SCHEDULING SOLUTIONS ARE ORTHOGONAL AND COMPLEMENTARY TO PIPESWITCH.",
    "THESE SOLUTIONS ARE COMPLEMENTARY TO PIPESWITCH."
  ],
  "73": [
    "PYTORCH PLUGINS.",
    "HTTPS:PYTORCH.ORG."
  ],
  "31": [
    "WE ADD C AND PYTHON FUNCTIONS TO THE GPU MEMORY MANAGEMENT MODULE OF PYTORCH.",
    "WE ALSO ADD FUNCTIONS WHICH INSERT THE RECEIVED GPU MEMORY INTO PYTORCH GPU MEMORY POOL FOR A SPECIC CUDA STREAM OR CLEAR THE GPU MEMORY FROM THE POOL.",
    "NOTE THAT THE SHARED GPU MEMORY CAN BE INSERTED INTO THE PYTORCH GPU MEMORY POOL FOR MULTIPLE TIMES FOR DIFFERENT CUDA STREAMS, AND THE CONTROLLER GUARANTEES THAT ONLY ONE OF THESE CUDA STREAMS IS ACTIVE."
  ],
  "210": [
    "THE CONTROLLER PROCESS CONSISTS OF A TCP THREAD AND A SCHEDULER THREAD."
  ],
  "217": [
    "FOR BETTER PERFORMANCE, THE SCHEDULER AND THE MEMORY DAEMON ARE IM- PLEMENTED TOGETHER."
  ],
  "178": [
    "THE TCP THREAD ACCEPTS TASK THROUGH TCP FROM CLIENTS, AND SENDS THE TASK TO THE SCHEDULER THREAD."
  ],
  "484": [
    "THE SCHEDULER THREAD ALLOCATES AND SHARES THE GPU MEMORY WITH WORKERS, ACTIVATES OR DEACTIVATES WORKERS, SENDS THE TASK TO A WORKER, AND TRANSFERS PARAMETERS FOR THE CORRESPONDING MODEL TO THE GPU MEMORY."
  ],
  "416": [
    "BEFORE STARTING A TASK, THE USER SHOULD REGISTER THE MODEL IN THE SCHEDULER TO NOTIFY THE CONTROLLER TO LOAD THE MODEL FROM THE DISK TO THE CPU MEMORY."
  ],
  "365": [
    "PARAMETERS ARE TRANSMITTED TO THE GPU MEMORY IN GROUPS IN A PIPELINE."
  ],
  "388": [
    "AFTER EACH GROUP IS TRANS- FERRED, THE CONTROLLER NOTIES THE WORKER TO START COMPUTING THE CORRESPONDING LAYERS."
  ],
  "284": [
    "THE WORKER PROCESS CONSISTS OF TWO THREADS."
  ],
  "463": [
    "THE TER- MINATION THREAD WAITS FOR THE TERMINATION SIGNAL FROM THE CON- TROLLER, AND NOTIES THE MAIN THREAD."
  ],
  "398": [
    "THE MAIN THREAD MANAGES THE DNN MODELS AND PERFORMS THE COMPUTATION FOR INFERENCE OR TRAINING."
  ],
  "334": [
    "SIMILAR TO THE CONTROLLER, THE WORKER ALSO REQUIRES THE USER TO REGISTER THE MODEL BEFORE STARTING A TASK, SO THE WORKER CAN LOAD THE MODELS AND ADD THE HOOKS TO WAIT FOR PARAMETER TRANSMISSION OR TERMINATE ON NOTICATION."
  ],
  "395": [
    "NOTE THAT THE WORKER ONLY LOADS THE MODEL STRUCTURES, WHICH IS SMALL, NOT THE MODEL PARAMETERS."
  ],
  "400": [
    "THE PARAMETERS ARE ONLY STORED ONCE IN THE MEMORY DAEMON FOR MINIMAL MEMORY FOOTPRINT."
  ],
  "36": [
    "WHEN THE MODELS ARE LOADED, THEY ARE ATTACHED TO DIFFERENT CUDA STREAMS, AND THEIR PARAMETERS ARE ASSIGNED TO LOCATIONS IN THE SHARED GPU MEMORY.",
    "DIFFERENT MODELS MIGHT USE THE SAME GPU MEMORY LOCATION, BUT THE VALUE IS NOT VALID UNTIL THE CONTROLLER TRANSFERS THE CORRESPONDING PARAMETERS TO THESE LOCATIONS."
  ],
  "370": [
    "AFTER LOADING THE MODELS, THE WORKER WAITS FOR THE SCHEDULER TO TRANSFER REQUIRED PARAMETERS FOR DNN MODELS, AND PERFORMS INFERENCE OR TRAINING."
  ],
  "298": [
    "ALL EXPERIMENTS ARE CONDUCTED ON AWS."
  ],
  "307": [
    "WE USE TWO EC2 INSTANCE TYPES."
  ],
  "199": [
    "ONE IS P3.2XLARGE, WHICH IS CONGURED WITH 8 VCPUS (INTEL XEON E5-2686 V4), 1 GPU (NVIDIA V100 WITH 16 GB GPU MEMORY), PCIE 3.0 16, AND 61 GB MEMORY.",
    "THE OTHER IS G4DN.2XLARGE, WHICH IS CONGURED WITH 8 VCPUS (INTEL PLATINUM 8259CL), 1 GPU (NVIDIA T4 WITH 16 GB GPU MEMORY), PCIE 3.0 8, AND 32 GB MEMORY."
  ],
  "235": [
    "THE SOFTWARE ENVIRONMENT INCLUDES PYTORCH-1.3.0, TORCHVISION- 0.4.2, SCIPY-1.3.2, AND CUDA-10.1."
  ],
  "241": [
    "WE USE PYTORCH WITH OUR PLUGINS FOR ALL MECHANISMS IN COMPARISON FOR CONSISTENCY, WHICH PROVIDES BETTER RESULTS FOR STOP-AND-START THAN NATIVE PYTORCH FROM PYTHON-PYPI USED IN TABLE 1."
  ],
  "119": [
    "THE MODELS INCLUDE RESNET152 17, INCEP- TIONV3 22 AND BERTBASE 23, WHICH ARE STANDARD BENCH- MARKS FOR EVALUATING DL SYSTEMS."
  ],
  "283": [
    "WE USE REPRESENTATIVE CON- GURATIONS FOR EACH MODEL."
  ],
  "187": [
    "THE EXPERIMENTS COVER BOTH TRAIN- ING AND INFERENCE."
  ],
  "444": [
    "WE USE SINGLE-GPU INFERENCE AND TRAINING TASKS AS DISCUSSED IN 4.5."
  ],
  "213": [
    "TRAINING TASKS PERIODICALLY CHECK- POINT THEIR MODELS TO THE HOST MEMORY, AND RESTART FROM THE LATEST CHECKPOINT AFTER PREEMPTION."
  ],
  "342": [
    "THE CHECKPOINTING FRE- QUENCY OF TRAINING TASKS IS SET ACCORDING TO THE SCHEDULING CYCLE TO MINIMIZE CHECKPOINTING OVERHEAD."
  ],
  "414": [
    "THE DEFAULT BATCH SIZE FOR TRAINING IS 32, AND THAT FOR INFERENCE IS 8."
  ],
  "161": [
    "METRICS."
  ],
  "70": [
    "WE USE THROUGHPUT AND LATENCY AS EVALUATION METRICS.",
    "WE MEASURE THE THE END-TO-END LATENCY EXPERIENCED BY THE CLIENT.",
    "FIGURE 5: TOTAL LATENCY EXPERIENCED BY THE CLIENT FOR DIFFERENT MECHANISMS.",
    "FIGURE 5 SHOWS THE LATENCY EXPERIENCED BY THE CLIENT, AND TABLE 3 SHOWS THE TOTAL OVERHEAD."
  ],
  "351": [
    "EACH NUMBER IS REPORTED WITH THE AVERAGE OF 100 RUNS."
  ],
  "452": [
    "FOR FIGURE 6(B), WE ADDITIONALLY REPORT THE MINIMUM AND MAXI- MUM LATENCIES USING THE ERROR BAR, BECAUSE THE LATENCY OF THE RST BATCH AND THOSE OF LATER BATCHES IN ONE SCHEDULING CYCLE CAN DIFFER SIGNICANTLY DUE TO SWITCHING OVERHEAD."
  ],
  "359": [
    "6.1 END-TO-END EXPERIMENTS MINIMIZING END-TO-END OVERHEAD."
  ],
  "231": [
    "IN THIS EXPERIMENT, A CLIENT SENDS AN INFERENCE TASK TO A GPU SERVER, AND THE GPU SERVER PREEMPTS THE TRAINING TASK TO EXECUTE THE INFERENCE TASK AND SENDS A REPLY BACK TO THE CLIENT."
  ],
  "467": [
    "WE COMPARE THE FOLLOWING MECHANISMS."
  ],
  "433": [
    "READY MODEL."
  ],
  "182": [
    "THERE IS NO TRAINING TASK."
  ],
  "208": [
    "THE PROCESS WITH THE REQUIRED MODEL IS ALREADY LOADED IN THE GPU."
  ],
  "140": [
    "THIS SOLU- TION PROVIDES THE LOWER BOUND, WHICH IS THE LOWEST LATENCY WE CAN ACHIEVE FOR AN INFERENCE TASK."
  ],
  "279": [
    "STOP-AND-START."
  ],
  "173": [
    "THIS SOLUTION IS USED BY EX- ISTING SYSTEMS LIKE GANDIVA 24 FOR TASK SWITCHING, WHICH REPORTED SIMILAR SECOND-SCALE OVERHEAD."
  ],
  "378": [
    "NVIDIA MPS."
  ],
  "330": [
    "WE INITIALIZE SEPARATE PRO- CESSES IN ADVANCE."
  ],
  "95": [
    "CUDA UNIED MEMORY IS USED FOR MEMORY SWAPPING.",
    "CUDA UNIED MEMORY.",
    "4 CUDA UNIED MEMORY.",
    "HTTPS: DEVBLOGS.NVIDIA.COMUNIFIED-MEMORY-CUDA- BEGINNERS."
  ],
  "263": [
    "THE PROPERTIES ARE DESCRIBED IN 4."
  ],
  "11": [
    "508 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION 7500 10000 LATENCY (MS) READY MODEL PIPESWITCH MPS STOP-AND-START RESNET152 INCEPTIONV3 BERTBASE 0 200 400 (A) P3.2XLARGE (NVIDIA V100, PCIE 3.0 16).",
    "5000 10000 LATENCY (MS) READY MODEL PIPESWITCH MPS STOP-AND-START RESNET152 INCEPTIONV3 BERTBASE 0 200 400 600 (B) G4DN.2XLARGE (NVIDIA T4, PCIE 3.0 8).",
    "P3.2XLARGE (NVIDIA V100, PCIE 3.0 16) G4DN.2XLARGE (NVIDIA T4, PCIE 3.0 8) RESNET152 INCEPTIONV3 BERTBASE RESNET152 INCEPTIONV3 BERTBASE STOP-AND-START 6475.40 MS 7536.07 MS 6371.32 MS 5486.74 MS 6558.76 MS 5355.95 MS NVIDIA MPS 307.02 MS 232.25 MS 204.52 MS 259.20 MS 193.05 MS 338.25 MS PIPESWITCH 6.01 MS 5.40 MS 10.27 MS 5.57 MS 7.66 MS 34.56 MS TABLE 3: TOTAL OVERHEAD, I.E., THE DIFFERENCE ON TOTAL LATENCY BETWEEN DIFFERENT MECHANISMS AND READY MODEL.",
    "RESNET152 INCEPTIONV3 BERTBASE 0 20 40 60 80 100 LATENCY (MS) PIPESWITCH PER-LAYER PIPELINE GROUPED TRANSMISSION NO OPTIMIZATION (A) P3.2XLARGE (NVIDIA V100, PCIE 3.0 16).",
    "RESNET152 INCEPTIONV3 BERTBASE 0 50 100 150 200 250 LATENCY (MS) PIPESWITCH PER-LAYER PIPELINE GROUPED TRANSMISSION NO OPTIMIZATION (B) G4DN.2XLARGE (NVIDIA T4, PCIE 3.0 8).",
    "510 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION USENIX ASSOCIATION RESNET152 INCEPTIONV3 BERTBASE 0 100 200 300 400 LATENCY (MS) PIPESWITCH NO MEMORY MANAGEMENT NO IPC OPTIMIZATION NO PIN MEMORY CUDA UNIFIED MEMORY (A) P3.2XLARGE (NVIDIA V100, PCIE 3.0 16).",
    "RESNET152 INCEPTIONV3 BERTBASE 0 100 200 300 400 LATENCY (MS) PIPESWITCH NO MEMORY MANAGEMENT NO IPC OPTIMIZATION NO PIN MEMORY CUDA UNIFIED MEMORY (B) G4DN.2XLARGE (NVIDIA T4, PCIE 3.0 8).",
    "6000 8000 LATENCY (MS) PIPESWITCH ONE PROCESS TWO PROCESSES RESNET152 INCEPTIONV3 BERTBASE 0 100 200 (A) P3.2XLARGE (NVIDIA V100, PCIE 3.0 16).",
    "5000 7500 LATENCY (MS) PIPESWITCH ONE PROCESS TWO PROCESSES RESNET152 INCEPTIONV3 BERTBASE 0 200 400 (B) G4DN.2XLARGE (NVIDIA T4, PCIE 3.0 8)."
  ],
  "22": [
    "RESNET152 INCEPTIONV3 BERTBASE P3.2XLARGE 3.62 MS 4.82 MS 3.62 MS G4DN.2XLARGE 2.53 MS 5.49 MS 6.57 MS TABLE 4: THE STARTUP OVERHEAD FOR PIPESWITCH TO START COMPUT- ING THE RST LAYER.",
    "WE ALSO SHOW THE TASK STARTUP OVERHEAD FOR PIPESWITCH IN TABLE 4, WHICH IS THE DIFFERENCE BETWEEN THE TIME FOR RESNET152 INCEPTIONV3 BERTBASE  OF LAYERS 464 189 139 ALGORITHM 1 1.33 S 0.18 S 0.34 S ONLY PRUNING 1 2.09 S 0.30 S 0.88 S ONLY PRUNING 2 3.44 H 5.07 S  24 H NO PRUNING  24 H  24 H  24 H TABLE 5: EFFECTIVENESS OF TWO PRUNING TECHNIQUES."
  ],
  "248": [
    "SALUS 7 IS NOT DIRECTLY COMPARABLE BECAUSE IT REQUIRES THE MODELS TO BE PRELOADED TO THE GPU, AND HAS SEVERAL LIMITATIONS DESCRIBED IN 2.2."
  ],
  "296": [
    "ITS PERFORMANCE IS SIMILAR TO THE READY MODEL WHEN THE MODEL IS PRELOADED, AND IS SIMILAR TO NVIDIA MPS WHEN THE MODEL IS IN THE HOST MEMORY."
  ],
  "320": [
    "THE TOTAL OVERHEAD IS THE DIFFERENCE BETWEEN THE LATENCY OF A MECHANISM AND THAT OF THE READY MODEL."
  ],
  "410": [
    "IT IS OBVIOUS THAT STOP-AND-START PERFORMS THE WORST, WHICH TAKES SEVERAL SECONDS."
  ],
  "131": [
    "THE MAIN SOURCE OF THE OVERHEAD IS CUDA CONTEXT INITIALIZATION AND RST-TIME LIBRARY LOADING OPERATIONS IN PYTORCH."
  ],
  "438": [
    "ANOTHER SOURCE IS GPU MEMORY SWAPPING."
  ],
  "216": [
    "PIPESWITCH PERFORMS THE BEST AND IS CLOSE TO THE LOWER BOUND."
  ],
  "382": [
    "THE OVERHEAD OF PIPESWITCH FOR MOST CONGURATIONS IS UP TO 10MS, EXCEPT FOR BERT ON T4, WHICH IS DUE TO THE LARGE MODEL SIZE AND THE SMALLER PCIE BANDWIDTH ON T4 THAN THAT ON V100."
  ],
  "361": [
    "SINCE IT ALSO TAKES LONGER (120MS) TO COMPUTE BERT ON T4 EVEN WITH THE READY MODEL, THE RELATIVE OVERHEAD IS ACCEPTABLE."
  ],
  "125": [
    "PIPESWITCH TO START COMPUTING THE RST LAYER AND THAT FOR THE READY MODEL TO START COMPUTING."
  ],
  "117": [
    "THE STARTUP OVERHEAD OF PIPESWITCH IS ONLY A FEW MILLISECONDS.",
    "PIPESWITCH INCURS ONLY A FEW MILLISECONDS OVERHEAD FOR TASK SWITCHING, AND ACHIEVES LOW LATENCY CLOSE TO THE LOWER BOUND."
  ],
  "113": [
    "IN THIS EXPERI- MENT, WE COMPARE THROUGHPUT AND END-TO-END LATENCY OF DIF- FERENT MECHANISMS UNDER DIFFERENT SCHEDULING CYCLES."
  ],
  "369": [
    "WE USE RESNET152 FOR BOTH TRAINING AND INFERENCE ON EIGHT P3.2XLARGE INSTANCES, AND SWITCH BETWEEN THESE TWO TASKS AFTER EACH SCHEDULING CYCLE."
  ],
  "234": [
    "FIGURE 6(A) SHOWS THE INFERENCE THROUGHPUT."
  ],
  "401": [
    "THE DASHED LINE IS THE UPPER BOUND, WHICH IS THE THROUGHPUT OF THE READY MODEL ASSUMING NO TASK SWITCHING.",
    "THE DASHED LINE IS THE LOWER BOUND, WHICH IS THE AVERAGE LATENCY OF THE READY MODEL ASSUMING NO TASK SWITCHING."
  ],
  "150": [
    "THE THROUGHPUT OF STOP-AND-START IS NEARLY ZERO FOR SCHEDULING CYCLES SMALLER THAN 10 S, BECAUSE IT TAKES SEVERAL SECONDS FOR TASK SWITCHING."
  ],
  "139": [
    "MPS KEEPS POOR THROUGHPUT AROUND 100 BATCHES PER SECOND."
  ],
  "130": [
    "WE DENE GPU UTILIZATION AS THE RATIO TO THE UPPER BOUND."
  ],
  "175": [
    "FIGURE 6(B) SHOWS THE AVERAGE LATENCY OF THE INFERENCE TASKS."
  ],
  "409": [
    "THE ERROR BAR INDICATES THE MINIMUM AND MAXIMUM LATENCY."
  ],
  "245": [
    "STOP- AND-START HAS POOR LATENCY BECAUSE THE RST BATCH HAS SEVERAL SECONDS OVERHEAD."
  ],
  "172": [
    "MPS HAS ABOUT 80 MS AVERAGE LATENCY, AND HAS SEVERAL HUNDRED MILLISECONDS LATENCY FOR THE RST BATCH."
  ],
  "468": [
    "7500 10000 LATENCY (MS) PIPESWITCH MPS STOP-AND-START 1S 2S 5S 10S 30S 0 200 400 LOWER BOUND (B) LATENCY."
  ],
  "193": [
    "FIGURE 6: THROUGHPUT AND LATENCY UNDER DIFFERENT SCHEDULING CYCLES FOR RESNET ON P3.2XLARGE."
  ],
  "185": [
    "IT TRANSMITS THE MODEL LAYER BY LAYER (WITH MANY PCIE CALLS), AND THEN EXECUTES THE TASK."
  ],
  "225": [
    "IT GROUPS THE ENTIRE MODEL IN ONE TRANSMISSION, AND THEN EXECUTES THE TASK."
  ],
  "120": [
    "PER-LAYER PIPELINE."
  ],
  "159": [
    "IT TRANSITS MODEL PARAMETERS LAYER BY LAYER."
  ],
  "214": [
    "COMPUTATION STARTS, ONCE PARAMETERS ARE TRANSMITTED."
  ],
  "15": [
    "FIGURE 7 SHOWS THE TOTAL TIME MEASURED BY THE CLIENT FOR AN IN- FERENCE TASK TO PREEMPT A TRAINING TASK AND NISH ITS INFERENCE.",
    "FIGURE 8 SHOWS THE TOTAL TIME MEASURED BY THE CLIENT."
  ],
  "69": [
    "NO OPTIMIZATION PERFORMS THE WORST IN MOST CASES."
  ],
  "260": [
    "GROUPED TRANSMISSION IMPROVES NO OPTIMIZATION BY COMBINING THE LAY- ERS OF THE MODEL INTO ONE BIG TENSOR AND TRANSMITTING IT IN ONE GROUP."
  ],
  "306": [
    "PER-LAYER PIPELINE OVERLAPS TRANSMISSION AND COM- PUTATION AT THE GRANULARITY OF LAYER."
  ],
  "356": [
    "BUT BECAUSE IT HAS PCIE OVERHEAD AND SYNCHRONIZATION OVERHEAD FOR EVERY LAYER, FOR THE MODELS WITH MANY LAYERS BUT RELATIVELY LIGHT COMPUTA- TION SUCH AS RESNET152 AND INCEPTION, IT CAN PERFORM WORSE THAN GROUPED TRANSMISSION AND SOMETIMES EVEN NO PIPELINE."
  ],
  "67": [
    "IT REDUCES THE TOTAL TIME BY UP TO 38.2 MS COMPARED TO OTHER SOLUTIONS.",
    "IT REDUCES THE LATENCY BY 116307 MS COMPARED TO ONE PROCESS, AND 57 S COMPARED TO TWO PROCESSES."
  ],
  "207": [
    "NOTE THAT THIS REDUCTION IS SIGNICANT, ESPECIALLY CONSIDER- ING THAT IT IS EVALUATED WHEN THE OPTIMIZATIONS ON MEMORY MANAGEMENT AND WORKER SWITCHING HAVE ALREADY BEEN APPLIED."
  ],
  "448": [
    "WE WOULD LIKE TO EMPHASIZE THAT TO MEET STRICT SLOS, IT IS IMPORTANT TO REDUCE ALL OVERHEADS FOR TASK SWITCHING, NOT ONLY THE MOST SIGNICANT ONE."
  ],
  "206": [
    "TABLE 5 SHOWS THE RUNNING TIME OF ALGORITHM 1, AS WELL AS THE EFFECTS OF THE TWO PRUNING TECHNIQUES MENTIONED IN  4.2."
  ],
  "97": [
    "NOTE THAT THE NUMBER OF LAYERS INCLUDES BOTH WEIGHTED AND UNWEIGHTED LAYERS, AS BOTH CONTRIBUTE TO THE COMPUTATION TIME."
  ],
  "243": [
    "WE MEASURE THE PARAMETER SIZE AND RUNNING TIME FOR EACH LAYER IN ADVANCE."
  ],
  "141": [
    "ALGORITHM 1 TAKES ONLY SEVERAL SECONDS TO COMPUTE AN OPTIMAL GROUPING STRATEGY, EVEN FOR RESNET152 WHICH HAS HUNDREDS OF LAYERS."
  ],
  "177": [
    "ON THE CONTRARY, NO PRUNING DOES NOT NISH FOR ALL THREE MODELS AFTER RUNNING FOR 24 HOURS."
  ],
  "21": [
    "6.3 UNIED MEMORY MANAGEMENT TO EVALUATE THE EFFECTIVENESS OF UNIED MEMORY MANAGEMENT.",
    "NO UNIED MEMORY MANAGEMENT.",
    "FIGURE 8: EFFECTIVENESS OF UNIED MEMORY MANAGEMENT."
  ],
  "59": [
    "WE KEEP ALL OTHER COMPONENTS OF PIPESWITCH THE SAME, AND COMPARE THE FOLLOWING VE MECHANISMS DISCUSSED IN 4.3."
  ],
  "221": [
    "NO IPC OPTIMIZATION."
  ],
  "27": [
    "IT HAS ALL OPTIMIZATIONS ON UNIED MEMORY MANAGEMENT EXCEPT THAT THE PAGES OF THE MEMORY DAEMON ARE NOT PINNED TO THE MAIN MEMORY.",
    "OVERALL, THIS EXPERIMENT DEMONSTRATES THAT ALL THE OPTIMIZATIONS ON MEMORY MANAGEMENT ARE EFFECTIVE."
  ],
  "138": [
    "IT IS THE UNIED MEMORY MANAGEMENT MECHA- NISM USED BY PIPESWITCH."
  ],
  "190": [
    "SECOND, IPC OPTIMIZATION IS IMPORTANT, WHICH REDUCES THE LATENCY BY 1648 MS."
  ],
  "88": [
    "THIRD, PINNING THE PAGES TO THE HOST MEMORY CAN REDUCE THE LATENCY WITH A FEW MILLISECONDS."
  ],
  "108": [
    "TWO PROCESSES.",
    "ONE PROCESS."
  ],
  "156": [
    "FIGURE 9: EFFECTIVENESS OF ACTIVE-STANDBY SWITCHING."
  ],
  "133": [
    "FIGURE 9 SHOWS THE RESULTS."
  ],
  "232": [
    "TWO PROCESSES PERFORM THE WORST AS IT STOPS THE TRAINING TASK AND INITIALIZES A NEW PROCESS FOR THE NEW TASK."
  ],
  "82": [
    "THE NEW PROCESS NEEDS TO CREATE A NEW CUDA ENVIRONMENT, WHICH DOMINATES THE TOTAL TIME.",
    "ONE PROCESS REUSES THE CUDA ENVIRONMENT, BUT STILL PAYS THE OVERHEAD TO CLEAN THE ENVIRONMENT."
  ],
  "318": [
    "7 RELATED WORK MANY FRAMEWORKS HAVE BEEN DEVELOPED FOR DEEP LEARNING, SUCH AS TENSORFLOW 25, PYTORCH 21 AND MXNET 26."
  ],
  "164": [
    "SEV- ERAL ALGORITHMS AND SYSTEMS HAVE BEEN DESIGNED FOR EXECUTING AND SCHEDULING DEEP LEARNING TASKS ON CLUSTERS, INCLUDING BOTH TRAINING AND INFERENCE TASKS 3, 10, 24, 2732."
  ],
  "136": [
    "THEY FOCUS ON WHAT SCHEDULING DECISIONS TO MAKE, WHILE PIPESWITCH FOCUSES ON HOW TO REALIZE A SCHEDUL- ING DECISION.",
    "IMPORTANTLY, PIPESWITCH ENABLES THE SCHEDULER TO CHANGE THE RESOURCE ALLOCATION MORE OFTEN WITH MILLISECOND- SCALE TASK SWITCHING."
  ],
  "203": [
    "MANY TECHNIQUES AND SYSTEMS HAVE BEEN PROPOSED TO OPTIMIZE COMMUNICATION AND IMPROVE DIS- TRIBUTED TRAINING 8,9,15,3342."
  ],
  "147": [
    "THE MOST RELEVANT ONES ARE PIPEDREAM 8, BYTESCHEDULER 9 AND POSEIDON 40."
  ],
  "478": [
    "OTHER WORKS LIKE VDNN 43 AND SWAPADVISOR 44 ALSO HAVE GPU MEMORY MANAGEMENT MODULE, BUT THEY FOCUS ON MEMORY MANAGEMENT FOR A SINGLE TRAINING TASK OF LARGE MODELS, WHICH ARE NOT DIRECTLY COMPARABLE TO PIPESWITCH."
  ],
  "115": [
    "CLUSTER MANAGERS 4548 TYPICALLY ALLOCATE GPUS TO VMS OR CONTAINERS AT DEVICE GRANULARITY."
  ],
  "180": [
    "SEVERAL SOLUTIONS HAVE BEEN PROPOSED TO SHARE A GPU AT APPLICATION GRANULARITY US- ING TECHNIQUES LIKE LIBRARY INTERCEPTION 6,4953."
  ],
  "247": [
    "THEY ARE GENERAL-PURPOSE AND FOCUS ON SHARING ONLY A FEW KERNELS."
  ],
  "336": [
    "AS SUCH, THEY ARE NOT SUITABLE FOR DEEP LEARNING APPLICATIONS THAT TYPICALLY REQUIRE HUNDREDS OF KERNELS."
  ],
  "288": [
    "IT IS ALSO NOT SPECIALLY DESIGNED FOR DEEP LEARNING AND THUS CANNOT MEET STRICT SLOS OF INFERENCE TASKS AS SHOWN IN 6."
  ],
  "339": [
    "THERE ARE MANY EFFORTS ON GPU OPTIMIZATION TO IM- PROVE THE PERFORMANCE OF RUNNING A SINGLE TASK, SUCH AS TENSOR FUSION AND KERNEL-LEVEL CONCURRENCY AND SCHEDULING 5458."
  ],
  "184": [
    "WE THANK OUR SHEPHERD MADAN MUSU- VATHI AND THE ANONYMOUS REVIEWERS FOR THEIR VALUABLE FEED- BACK."
  ],
  "269": [
    "ZHIHAO BAI, ZHEN ZHANG AND XIN JIN WERE SUPPORTED IN PART BY AN AWS MACHINE LEARNING RESEARCH AWARD."
  ],
  "152": [
    "REFERENCES 1 A. VERMA, L. PEDROSA, M. KORUPOLU, D. OPPENHEIMER, E. TUNE, AND J. WILKES, LARGE-SCALE CLUSTER MANAGEMENT AT GOOGLE WITH BORG, IN EUROSYS, 2015."
  ],
  "8": [
    "2 J.",
    "39 J."
  ],
  "259": [
    "DEAN AND L. A. BARROSO, THE TAIL AT SCALE, COMMU- NICATIONS OF THE ACM, VOL."
  ],
  "167": [
    "56, 2013.",
    "41, 2013."
  ],
  "102": [
    "3 H. SHEN, L. CHEN, Y. JIN, L. ZHAO, B. KONG, M. PHILI- POSE, A. KRISHNAMURTHY, AND R. SUNDARAM, NEXUS: A GPU CLUSTER ENGINE FOR ACCELERATING DNN-BASED VIDEO ANALYSIS, IN ACM SOSP, 2019."
  ],
  "74": [
    "5 A. OUSTERHOUT, J."
  ],
  "176": [
    "FRIED, J. BEHRENS, A. BELAY, AND H. BAL- AKRISHNAN, SHENANGO: ACHIEVING HIGH CPU EFCIENCY FOR LATENCY-SENSITIVE DATACENTER WORKLOADS, IN USENIX NSDI, 2019."
  ],
  "109": [
    "6 CUDA MULTI-PROCESS SERVICE."
  ],
  "186": [
    "HTTPS: DOCS.NVIDIA.COMDEPLOYPDF CUDAMULTIPROCESSSERVICEOVERVIEW.PDF."
  ],
  "181": [
    "7 P. YU AND M. CHOWDHURY, SALUS: FINE-GRAINED GPU SHARING PRIMITIVES FOR DEEP LEARNING APPLICATIONS, IN CONFERENCE ON MACHINE LEARNING AND SYSTEMS, 2020."
  ],
  "474": [
    "8 D. NARAYANAN, A. HARLAP, A. PHANISHAYEE, V. SESHADRI, N. R. DEVANUR, G. R. GANGER, P. B. GIBBONS, AND M. ZA- HARIA, PIPEDREAM: GENERALIZED PIPELINE PARALLELISM FOR DNN TRAINING, IN ACM SOSP, 2019."
  ],
  "274": [
    "9 Y. PENG, Y. ZHU, Y. CHEN, Y. BAO, B. YI, C. LAN, C. WU, AND C. GUO, A GENERIC COMMUNICATION SCHEDULER FOR DISTRIBUTED DNN TRAINING ACCELERATION, IN ACM SOSP, 2019."
  ],
  "158": [
    "10 J. GU, M. CHOWDHURY, K. G. SHIN, Y. ZHU, M. JEON, J. QIAN, H. LIU, AND C. GUO, TIRESIAS: A GPU CLUS- TER MANAGER FOR DISTRIBUTED DEEP LEARNING, IN USENIX NSDI, 2019.",
    "40 H. ZHANG, Z. ZHENG, S. XU, W. DAI, Q. HO, X. LIANG, Z. HU, J. WEI, P. XIE, AND E. P. XING, POSEIDON: AN EF- CIENT COMMUNICATION ARCHITECTURE FOR DISTRIBUTED DEEP LEARNING ON GPU CLUSTERS, IN USENIX ATC, 2017."
  ],
  "166": [
    "12 AMAZON WEB SERVICES."
  ],
  "148": [
    "HTTPS:AWS.AMAZON.COM."
  ],
  "462": [
    "13 MICROSOFT AZURE."
  ],
  "132": [
    "HTTPS:AZURE.MICROSOFT.COM."
  ],
  "204": [
    "14 GOOGLE CLOUD PLATFORM."
  ],
  "143": [
    "HTTPS: CLOUD.GOOGLE.COM."
  ],
  "71": [
    "15 A. SERGEEV AND M. DEL BALSO, HOROVOD: FAST AND EASY DISTRIBUTED DEEP LEARNING IN TENSOROW, ARXIV PREPRINT ARXIV:1802.05799, 2018."
  ],
  "189": [
    "16 M. LI, D. G. ANDERSEN, J. W. PARK, A. J. SMOLA, A. AHMED, V. JOSIFOVSKI, J."
  ],
  "212": [
    "LONG, E. J. SHEKITA, AND B.-Y."
  ],
  "92": [
    "SU, SCALING DISTRIBUTED MACHINE LEARNING WITH THE PARAMETER SERVER, IN USENIX OSDI, 2014."
  ],
  "222": [
    "17 K. HE, X. ZHANG, S. REN, AND J."
  ],
  "230": [
    "SUN, DEEP RESIDUAL LEARNING FOR IMAGE RECOGNITION, IN IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, 2016."
  ],
  "114": [
    "18 NVIDIA DATA CENTER DEEP LEARNING PRODUCT PERFOR- MANCE."
  ],
  "450": [
    "HTTPS:DEVELOPER.NVIDIA.COMDEEP- LEARNING-PERFORMANCE-TRAINING-INFERENCE."
  ],
  "174": [
    "20 PHILLY TRACES."
  ],
  "197": [
    "HTTPS:GITHUB.COMMSR-FIDDLE PHILLY-TRACES."
  ],
  "81": [
    "21 PYTORCH."
  ],
  "124": [
    "22 C. SZEGEDY, V. VANHOUCKE, S. IOFFE, J. SHLENS, AND Z. WO- JNA, RETHINKING THE INCEPTION ARCHITECTURE FOR COMPUTER VISION, IN IEEE CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, 2016."
  ],
  "233": [
    "23 J. DEVLIN, M.-W. CHANG, K. LEE, AND K. TOUTANOVA, BERT: PRE-TRAINING OF DEEP BIDIRECTIONAL TRANSFORMERS FOR LANGUAGE UNDERSTANDING, IN PROCEEDINGS OF THE 2019 CONFERENCE OF THE NORTH AMERICAN CHAPTER OF THE ASSOCI- ATION FOR COMPUTATIONAL LINGUISTICS: HUMAN LANGUAGE TECHNOLOGIES, VOLUME 1 (LONG AND SHORT PAPERS), 2019."
  ],
  "91": [
    "24 W. XIAO, R. BHARDWAJ, R. RAMJEE, M. SIVATHANU, N. KWATRA, Z. HAN, P. PATEL, X. PENG, H. ZHAO, Q. ZHANG, ET AL., GANDIVA: INTROSPECTIVE CLUSTER SCHEDULING FOR DEEP LEARNING, IN USENIX OSDI, 2018."
  ],
  "61": [
    "25 TENSORFLOW.",
    "54 TENSORFLOW XLA."
  ],
  "107": [
    "HTTPS:WWW.TENSORFLOW.ORG.",
    "HTTPS:WWW.TENSORFLOW.ORG XLA."
  ],
  "168": [
    "26 MXNET."
  ],
  "103": [
    "HTTPS:MXNET.APACHE.ORG."
  ],
  "90": [
    "27 H. ZHANG, L. STAFMAN, A."
  ],
  "123": [
    "OR, AND M. J. FREEDMAN, SLAQ: QUALITY-DRIVEN SCHEDULING FOR DISTRIBUTED MACHINE LEARN- ING, IN ACM SYMPOSIUM ON CLOUD COMPUTING, 2017."
  ],
  "236": [
    "28 Y. PENG, Y. BAO, Y. CHEN, C. WU, AND C. GUO, OPTI- MUS: AN EFCIENT DYNAMIC RESOURCE SCHEDULER FOR DEEP LEARNING CLUSTERS, IN EUROSYS, 2018."
  ],
  "179": [
    "29 K. MAHAJAN, A. BALASUBRAMANIAN, A. SINGHVI, S. VENKATARAMAN, A. AKELLA, A. PHANISHAYEE, AND S. CHAWLA, THEMIS: FAIR AND EFCIENT GPU CLUSTER SCHEDULING, IN USENIX NSDI, 2020."
  ],
  "94": [
    "30 R. LIAW, R. BHARDWAJ, L. DUNLAP, Y. ZOU, J. E. GONZA- LEZ, I. STOICA, AND A. TUMANOV, HYPERSCHED: DYNAMIC RESOURCE REALLOCATION FOR MODEL DEVELOPMENT ON A DEAD- LINE, IN ACM SYMPOSIUM ON CLOUD COMPUTING, 2019."
  ],
  "134": [
    "31 R. DATHATHRI, O. SAARIKIVI, H. CHEN, K. LAINE, K. LAUTER, S. MALEKI, M. MUSUVATHI, AND T. MYTKOWICZ, CHET: AN OPTIMIZING COMPILER FOR FULLY-HOMOMORPHIC NEURAL- NETWORK INFERENCING, IN ACM CONFERENCE ON PROGRAM- MING LANGUAGE DESIGN AND IMPLEMENTATION, 2019."
  ],
  "171": [
    "32 T. CHEN, T. MOREAU, Z. JIANG, L. ZHENG, E. YAN, H. SHEN, M. COWAN, L. WANG, Y. HU, L. CEZE, ET AL., TVM: AN AUTOMATED END-TO-END OPTIMIZING COMPILER FOR DEEP LEARNING, IN USENIX OSDI, 2018."
  ],
  "87": [
    "33 Y. HUANG, Y. CHENG, A. BAPNA, O. FIRAT, D. CHEN, M. CHEN, H. LEE, J. NGIAM, Q. V. LE, Y. WU, ET AL., GPIPE: EFCIENT TRAINING OF GIANT NEURAL NETWORKS USING PIPELINE PARALLELISM, IN ADVANCES IN NEURAL INFORMA- TION PROCESSING SYSTEMS, 2019."
  ],
  "223": [
    "34 G. WANG, S. VENKATARAMAN, A. PHANISHAYEE, J. THELIN, N. DEVANUR, AND I. STOICA, BLINK: FAST AND GENERIC COL- LECTIVES FOR DISTRIBUTED ML, IN CONFERENCE ON MACHINE LEARNING AND SYSTEMS, 2020."
  ],
  "129": [
    "35 NVIDIA COLLECTIVE COMMUNICATIONS LIBRARY (NCCL)."
  ],
  "188": [
    "HTTPS:DEVELOPER.NVIDIA.COMNCCL."
  ],
  "72": [
    "36 J. LIU, J. WU, AND D. K. PANDA, HIGH PERFORMANCE RDMA-BASED MPI IMPLEMENTATION OVER INNIBAND, INT."
  ],
  "157": [
    "PARALLEL PROGRAM., VOL."
  ],
  "201": [
    "32, 2004."
  ],
  "165": [
    "37 Q. HO, J. CIPAR, H. CUI, S. LEE, J. K. KIM, P. B. GIB- BONS, G. A. GIBSON, G. GANGER, AND E. P. XING, MORE EFFECTIVE DISTRIBUTED ML VIA A STALE SYNCHRONOUS PARALLEL PARAMETER SERVER, IN ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS, 2013."
  ],
  "215": [
    "38 A."
  ],
  "104": [
    "A. AWAN, C.-H. CHU, H. SUBRAMONI, AND D. K. PANDA, OPTIMIZED BROADCAST FOR DEEP LEARNING WORKLOADS ON DENSE-GPU INNIBAND CLUSTERS: MPI OR NCCL?, IN PRO- CEEDINGS OF THE 25TH EUROPEAN MPI USERS GROUP MEET- ING, 2018."
  ],
  "77": [
    "DAILY, A. VISHNU, C. SIEGEL, T. WARFEL, AND V. AM- ATYA, GOSSIPGRAD: SCALABLE DEEP LEARNING USING GOSSIP COMMUNICATION BASED ASYNCHRONOUS GRADIENT DESCENT, CORR, VOL."
  ],
  "86": [
    "ABS1803.05880, 2018."
  ],
  "106": [
    "41 Z. ZHANG, C. CHANG, H. LIN, Y. WANG, R. ARORA, AND X. JIN, IS NETWORK THE BOTTLENECK OF DISTRIBUTED TRAIN- ING?, IN ACM SIGCOMM WORKSHOP ON NETWORK MEETS AI  ML (NETAI), AUGUST 2020."
  ],
  "79": [
    "42 Y. CHEN, Z. LIU, B. REN, AND X. JIN, ON EFCIENT CON- STRUCTIONS OF CHECKPOINTS, IN INTERNATIONAL CONFERENCE ON MACHINE LEARNING (ICML), JULY 2020."
  ],
  "96": [
    "43 M. RHU, N. GIMELSHEIN, J. CLEMONS, A. ZULQAR, AND S. W. KECKLER, VDNN: VIRTUALIZED DEEP NEURAL NET- WORKS FOR SCALABLE, MEMORY-EFCIENT NEURAL NETWORK DE- SIGN, IN 2016 49TH ANNUAL IEEEACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016."
  ],
  "110": [
    "44 C.-C. HUANG, G. JIN, AND J. LI, SWAPADVISOR: PUSHING DEEP LEARNING BEYOND THE GPU MEMORY LIMIT VIA SMART SWAPPING, IN ACM ASPLOS, 2020."
  ],
  "169": [
    "HTTPS:KUBERNETES.IO."
  ],
  "28": [
    "46 NVIDIA CONTAINER RUNTIME FOR DOCKER.",
    "HTTPS: GITHUB.COMNVIDIANVIDIA-DOCKER."
  ],
  "253": [
    "47 B. HINDMAN, A. KONWINSKI, M. ZAHARIA, A. GHODSI, A. D. JOSEPH, R. H. KATZ, S. SHENKER, AND I. STOICA, MESOS: A PLATFORM FOR NE-GRAINED RESOURCE SHARING IN THE DATA CENTER., IN USENIX NSDI, 2011."
  ],
  "162": [
    "48 V. K. VAVILAPALLI, A. C. MURTHY, C. DOUGLAS, S. AGARWAL, M. KONAR, R. EVANS, T. GRAVES, J. LOWE, H. SHAH, S. SETH, ET AL., APACHE HADOOP YARN: YET ANOTHER RESOURCE NEGOTIATOR, IN ACM SYMPOSIUM ON CLOUD COMPUTING, 2013."
  ],
  "55": [
    "49 G. GIUNTA, R. MONTELLA, G. AGRILLO, AND G. COVIELLO, A GPGPU TRANSPARENT VIRTUALIZATION COMPONENT FOR HIGH PERFORMANCE COMPUTING CLOUDS, IN EUROPEAN CONFER- ENCE ON PARALLEL PROCESSING, 2010.",
    "52 V. T. RAVI, M. BECCHI, G. AGRAWAL, AND S. CHAKRADHAR, SUPPORTING GPU SHARING IN CLOUD ENVIRONMENTS WITH A TRANSPARENT RUNTIME CONSOLIDATION FRAMEWORK, IN PRO- CEEDINGS OF THE 20TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE DISTRIBUTED COMPUTING, 2011."
  ],
  "17": [
    "50 V. GUPTA, A. GAVRILOVSKA, K. SCHWAN, H. KHARCHE, N. TOLIA, V. TALWAR, AND P. RANGANATHAN, GVIM: GPU- ACCELERATED VIRTUAL MACHINES, IN PROCEEDINGS OF THE 3RD ACM WORKSHOP ON SYSTEM-LEVEL VIRTUALIZATION FOR HIGH PERFORMANCE COMPUTING, 2009.",
    "51 J. DUATO, A. J. PENA, F. SILLA, R. MAYO, AND E. S. QUINTANA-ORT, RCUDA: REDUCING THE NUMBER OF GPU- BASED ACCELERATORS IN HIGH PERFORMANCE CLUSTERS, IN 2010 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING  SIMULATION, 2010.",
    "SUN, AND K. LI, VCUDA: GPU- ACCELERATED HIGH-PERFORMANCE COMPUTING IN VIRTUAL MA- CHINES, IEEE TRANSACTIONS ON COMPUTERS, VOL."
  ],
  "276": [
    "53 L. SHI, H. CHEN, J."
  ],
  "122": [
    "61, 2011."
  ],
  "127": [
    "55 T. CHEN, M. LI, Y. LI, M. LIN, N. WANG, M. WANG, T. XIAO, B. XU, C. ZHANG, AND Z. ZHANG, MXNET: A EXIBLE AND EFCIENT MACHINE LEARNING LIBRARY FOR HETEROGENEOUS DISTRIBUTED SYSTEMS, ARXIV PREPRINT ARXIV:1512.01274, 2015."
  ],
  "39": [
    "56 C. GREGG, J. DORN, K. HAZELWOOD, AND K. SKADRON, FINE- GRAINED RESOURCE SHARING FOR CONCURRENT GPGPU KERNELS, IN PRESENTED AS PART OF THE 4TH USENIX WORKSHOP ON HOT TOPICS IN PARALLELISM, 2012.",
    "57 S. PAI, M. J. THAZHUTHAVEETIL, AND R. GOVINDARAJAN, IM- PROVING GPGPU CONCURRENCY WITH ELASTIC KERNELS, ACM SIGARCH COMPUTER ARCHITECTURE NEWS, VOL."
  ],
  "85": [
    "58 Z. JIA, O. PADON, J. THOMAS, T. WARSZAWSKI, M. ZAHARIA, AND A. AIKEN, TASO: OPTIMIZING DEEP LEARNING COMPU- TATION WITH AUTOMATIC GENERATION OF GRAPH SUBSTITUTIONS, IN ACM SOSP, 2019."
  ]
}