INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/ALU_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
WARNING: [VRFC 10-8497] literal value 'hFFFFFF truncated to fit in 21 bits [C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/immediate_generator.sv:43]
WARNING: [VRFC 10-8497] literal value 'hFFFFFF truncated to fit in 21 bits [C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/immediate_generator.sv:47]
WARNING: [VRFC 10-8497] literal value 'hFFFFFF truncated to fit in 21 bits [C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/immediate_generator.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
WARNING: [VRFC 10-3380] identifier 'jump' is used before its declaration [C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/core.sv:43]
WARNING: [VRFC 10-3380] identifier 'mem_read_data' is used before its declaration [C:/Users/hassa/RISC-V/RISC-V.srcs/sources_1/new/core.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instruction_memory
WARNING: [VRFC 10-3824] variable 'testcases_passed' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_instruction_memory.sv:83]
WARNING: [VRFC 10-3824] variable 'total_testcases' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_instruction_memory.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PC
WARNING: [VRFC 10-3824] variable 'testcases_passed' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv:95]
WARNING: [VRFC 10-3824] variable 'total_testcases' must explicitly be declared as automatic or static [C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_PC.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hassa/RISC-V/RISC-V.srcs/sim_1/new/tb_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_core
