{"vcs1":{"timestamp_begin":1712715981.922848028, "rt":0.84, "ut":0.46, "st":0.30}}
{"vcselab":{"timestamp_begin":1712715982.954093097, "rt":0.91, "ut":0.58, "st":0.29}}
{"link":{"timestamp_begin":1712715984.019805074, "rt":0.48, "ut":0.20, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712715981.049060002}
{"VCS_COMP_START_TIME": 1712715981.049060002}
{"VCS_COMP_END_TIME": 1712715984.673116710}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338636}}
{"stitch_vcselab": {"peak_mem": 238992}}
