Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: ALUAndRF.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALUAndRF.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALUAndRF"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : ALUAndRF
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../ALUWithControl/ALUWithControl.v" in library work
Compiling verilog file "../ALUControl/ALUControl.v" in library work
Module <ALUWithControl> compiled
Compiling verilog file "../RF/RegisterFile.v" in library work
Module <ALUControl> compiled
Compiling verilog file "../FullALU/FullALU.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "ALUAndRF.v" in library work
Module <FullALU> compiled
Module <ALUAndRF> compiled
No errors in compilation
Analysis of file <"ALUAndRF.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALUAndRF> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work>.

Analyzing hierarchy for module <FullALU> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.

Analyzing hierarchy for module <ALUWithControl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALUAndRF>.
Module <ALUAndRF> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <FullALU> in library <work>.
Module <FullALU> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <ALUWithControl> in library <work>.
WARNING:Xst:905 - "../ALUWithControl/ALUWithControl.v" line 29: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ALUOut>
Module <ALUWithControl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RegisterFile>.
    Related source file is "../RF/RegisterFile.v".
    Found 32x32-bit dual-port RAM <Mram_RF> for signal <RF>.
    Found 32x32-bit dual-port RAM <Mram_RF_ren> for signal <RF>.
    Summary:
	inferred   2 RAM(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "../ALUControl/ALUControl.v".
WARNING:Xst:647 - Input <ALUOp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 4-bit latch for signal <ALUctl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ALUControl> synthesized.


Synthesizing Unit <ALUWithControl>.
    Related source file is "../ALUWithControl/ALUWithControl.v".
WARNING:Xst:737 - Found 32-bit latch for signal <$old_ALUOut_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <old_ALUOut_3$addsub0000>.
    Found 32-bit comparator less for signal <old_ALUOut_3$cmp_lt0000> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALUWithControl> synthesized.


Synthesizing Unit <FullALU>.
    Related source file is "../FullALU/FullALU.v".
Unit <FullALU> synthesized.


Synthesizing Unit <ALUAndRF>.
    Related source file is "ALUAndRF.v".
Unit <ALUAndRF> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 2
 32-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_cmp_eq0000>   | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Read1>         |          |
    |     doB            | connected to signal <Data1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_cmp_eq0000>   | high     |
    |     addrA          | connected to signal <WriteReg>      |          |
    |     diA            | connected to signal <WriteData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Read2>         |          |
    |     doB            | connected to signal <Data2>         |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 2
 32-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ALUctl_3> (without init value) has a constant value of 0 in block <ALUControl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALUAndRF> ...

Optimizing unit <ALUControl> ...

Optimizing unit <ALUWithControl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALUAndRF, actual ratio is 4.
Latch FullALU/ALUWithControl/_old_ALUOut_3_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALUAndRF.ngr
Top Level Output File Name         : ALUAndRF
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 346
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 101
#      LUT4                        : 138
#      MUXCY                       : 71
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 36
#      LD                          : 36
# RAMS                             : 128
#      RAM16X1D                    : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 53
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      216  out of   4656     4%  
 Number of Slice Flip Flops:             35  out of   9312     0%  
 Number of 4 input LUTs:                496  out of   9312     5%  
    Number used as logic:               240
    Number used as RAMs:                256
 Number of IOs:                          58
 Number of bonded IOBs:                  56  out of    232    24%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
Clock Signal                                                                                | Clock buffer(FF name)                           | Load  |
--------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
clk                                                                                         | BUFGP                                           | 128   |
FullALU/ALUControl/ALUctl_not0001(FullALU/ALUControl/ALUctl_not00012:O)                     | NONE(*)(FullALU/ALUControl/ALUctl_2)            | 3     |
FullALU/ALUWithControl/old_ALUOut_3_not00021(FullALU/ALUWithControl/old_ALUOut_3_not00021:O)| BUFG(*)(FullALU/ALUWithControl/_old_ALUOut_3_31)| 33    |
--------------------------------------------------------------------------------------------+-------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 10.452ns
   Maximum output required time after clock: 6.944ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1536 / 1280
-------------------------------------------------------------------------
Offset:              4.208ns (Levels of Logic = 2)
  Source:            RegWrite<1> (PAD)
  Destination:       RegisterFile/Mram_RF_ren1 (RAM)
  Destination Clock: clk rising

  Data Path: RegWrite<1> to RegisterFile/Mram_RF_ren1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  RegWrite_1_IBUF (RegWrite_1_IBUF)
     LUT3:I0->O           64   0.704   1.272  write_ctrl (write_ctrl)
     RAM16X1D:WE               0.392          RegisterFile/Mram_RF_ren1
    ----------------------------------------
    Total                      4.208ns (2.314ns logic, 1.894ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FullALU/ALUWithControl/old_ALUOut_3_not00021'
  Total number of paths / destination ports: 16866 / 33
-------------------------------------------------------------------------
Offset:              10.452ns (Levels of Logic = 37)
  Source:            Read1<0> (PAD)
  Destination:       FullALU/ALUWithControl/_old_ALUOut_3_31 (LATCH)
  Destination Clock: FullALU/ALUWithControl/old_ALUOut_3_not00021 falling

  Data Path: Read1<0> to FullALU/ALUWithControl/_old_ALUOut_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.218   1.272  Read1_0_IBUF (Read1_0_IBUF)
     RAM16X1D:DPRA0->DPO    1   0.704   0.499  RegisterFile/Mram_RF1 (N135)
     LUT3:I1->O            3   0.704   0.706  inst_LPM_MUX3211 (Data1<0>)
     LUT3:I0->O            1   0.704   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_lut<0> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<0> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<1> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<2> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<3> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<4> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<5> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<6> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<7> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<8> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<9> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<10> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<11> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<12> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<13> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<14> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<15> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<16> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<17> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<18> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<19> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<20> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<21> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<22> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<23> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<24> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<25> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<26> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<27> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<28> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<29> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<30> (FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.595  FullALU/ALUWithControl/Maddsub_old_ALUOut_3_addsub0000_xor<31> (FullALU/ALUWithControl/old_ALUOut_3_addsub0000<31>)
     LUT4:I0->O            1   0.704   0.000  FullALU/ALUWithControl/old_ALUOut_3_mux0001<31> (FullALU/ALUWithControl/old_ALUOut_3_mux0001<31>)
     LD:D                      0.308          FullALU/ALUWithControl/_old_ALUOut_3_31
    ----------------------------------------
    Total                     10.452ns (7.380ns logic, 3.072ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FullALU/ALUControl/ALUctl_not0001'
  Total number of paths / destination ports: 11 / 3
-------------------------------------------------------------------------
Offset:              2.992ns (Levels of Logic = 2)
  Source:            FuncCode<0> (PAD)
  Destination:       FullALU/ALUControl/ALUctl_2 (LATCH)
  Destination Clock: FullALU/ALUControl/ALUctl_not0001 falling

  Data Path: FuncCode<0> to FullALU/ALUControl/ALUctl_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  FuncCode_0_IBUF (FuncCode_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  FullALU/ALUControl/ALUctl_not000111 (FullALU/ALUControl/N0)
     LD:D                      0.308          FullALU/ALUControl/ALUctl_2
    ----------------------------------------
    Total                      2.992ns (2.230ns logic, 0.762ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FullALU/ALUWithControl/old_ALUOut_3_not00021'
  Total number of paths / destination ports: 33 / 2
-------------------------------------------------------------------------
Offset:              6.944ns (Levels of Logic = 10)
  Source:            FullALU/ALUWithControl/_old_ALUOut_3_8 (LATCH)
  Destination:       Zero (PAD)
  Source Clock:      FullALU/ALUWithControl/old_ALUOut_3_not00021 falling

  Data Path: FullALU/ALUWithControl/_old_ALUOut_3_8 to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  FullALU/ALUWithControl/_old_ALUOut_3_8 (FullALU/ALUWithControl/_old_ALUOut_3_8)
     LUT4:I0->O            1   0.704   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_lut<0> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<0> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<1> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<2> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<3> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<4> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<5> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<6> (FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  FullALU/ALUWithControl/Zero_cmp_eq0000_wg_cy<7> (Zero_OBUF)
     OBUF:I->O                 3.272          Zero_OBUF (Zero)
    ----------------------------------------
    Total                      6.944ns (5.929ns logic, 1.015ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.50 secs
 
--> 

Total memory usage is 212716 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    6 (   0 filtered)

