verilog work "memory.v"
verilog work "cache.v"
verilog work "../MIPS CPU/9232210/WriteEnabledLatch.v"
verilog work "../MIPS CPU/9232210/TwoBitShifter_32bit.v"
verilog work "../MIPS CPU/9232210/TowBitShifter_28bit.v"
verilog work "../MIPS CPU/9232210/SignExtender16to32.v"
verilog work "../MIPS CPU/9232210/RegisterFile.v"
verilog work "../MIPS CPU/9232210/PcOr.v"
verilog work "../MIPS CPU/9232210/PcJumpConcatenator.v"
verilog work "../MIPS CPU/9232210/Mux4_1_32bit.v"
verilog work "../MIPS CPU/9232210/Mux3_1_32bit.v"
verilog work "../MIPS CPU/9232210/Mux2_1_4bit.v"
verilog work "../MIPS CPU/9232210/Mux2_1_32bit.v"
verilog work "../MIPS CPU/9232210/InstructionMemory.v"
verilog work "../MIPS CPU/9232210/DataLatch.v"
verilog work "../MIPS CPU/9232210/ControlUnit.v"
verilog work "../MIPS CPU/9232210/BranchAnd.v"
verilog work "../MIPS CPU/9232210/ALU.v"
verilog work "../MIPS CPU/9232210/Main.v"
verilog work "test1.v"
verilog work "D:/asd/14.7/ISE_DS/ISE//verilog/src/glbl.v"
