 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: N-2017.09-SP2
Date   : Sat Mar  4 22:22:14 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: gray_valid (input port clocked by clk)
  Endpoint: a_sequence_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  gray_valid (in)                          0.01       5.51 r
  U1247/Y (INVX1)                          0.20       5.71 f
  U1556/Y (NOR2X1)                         0.27       5.98 r
  U1293/Y (BUFX4)                          0.40       6.38 r
  U1176/Y (NOR2X4)                         0.25       6.63 f
  U1555/Y (NAND2X1)                        0.52       7.15 r
  U1899/Y (OAI22XL)                        0.33       7.48 f
  U1287/Y (CLKBUFX3)                       0.35       7.82 f
  U1538/Y (NOR2XL)                         0.38       8.20 r
  U1179/Y (CLKBUFX3)                       0.46       8.66 r
  U1773/Y (CLKINVX1)                       0.19       8.85 f
  U1772/Y (OAI31XL)                        0.34       9.20 r
  U1299/Y (INVX3)                          0.41       9.60 f
  U1756/Y (OAI22XL)                        0.43      10.03 r
  a_sequence_reg[2][0]/D (DFFRX1)          0.00      10.03 r
  data arrival time                                  10.03

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  a_sequence_reg[2][0]/CK (DFFRX1)         0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.03
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
