# Week 0  Task 0 â€” RISC-V SoC Tapeout Program

## ðŸŽ¯ Objective
Set up the design environment by installing open-source tools and validating them with a sample simulation.

## âœ… Completed Steps
- Installed Yosys, Icarus Verilog, and GTKWave
- Verified installations using version checks
  

## ðŸ“Š Tools Installed

| Tool            | Status        |
|-----------------|----------------|
| Yosys           | âœ… Installed  |
| Icarus Verilog  | âœ… Working    |
| GTKWave         | âœ… Tested     |


## ðŸ”œ Next
Proceed to Week 1: writing and simulating custom RTL.
