#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Aug  7 15:37:33 2021
# Process ID: 456
# Current directory: D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7928 D:\Programs\vivado\CPU_CDE\mycpu_verify\run_vivado\mycpu_prj1\mycpu_prj1.xpr
# Log file: D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.xpr
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_pll] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips clk_pll] -no_script -sync -force -quiet
generate_target all [get_files  D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
catch { config_ip_cache -export [get_ips -all clk_pll] }
export_ip_user_files -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
launch_runs clk_pll_synth_1 -jobs 4
wait_on_run clk_pll_synth_1
export_simulation -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
generate_target all [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -directory D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
create_fileset -blockset data_ram
set_property top data_ram [get_fileset data_ram]
move_files -fileset [get_fileset data_ram] [get_files -of_objects [get_fileset sources_1] D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
generate_target all [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
create_fileset -blockset inst_ram
set_property top inst_ram [get_fileset inst_ram]
move_files -fileset [get_fileset inst_ram] [get_files -of_objects [get_fileset sources_1] D:/Programs/vivado/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
launch_run {data_ram_synth_1 inst_ram_synth_1}
wait_on_run data_ram_synth_1

wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1

launch_simulation
source tb_top.tcl
run all
current_wave_config {Untitled 1}
add_wave {{/tb_top/soc_lite/cpu/if_stage/fs_pc}} 
save_wave_config {D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
set_property xsim.view D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
open_wave_config D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rs_value}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/rt_value}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/u_regfile/rf}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc_lite/cpu/id_stage/dest}} 
save_wave_config {D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
save_wave_config {D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/Programs/vivado/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
