{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664700548903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664700548903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  2 16:49:08 2022 " "Processing started: Sun Oct  2 16:49:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664700548903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700548903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700548903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664700549100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664700549100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioral " "Found design unit 1: hex-behavioral" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab2_2/hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556561 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab2_2/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700556561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab2_2/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556562 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab2_2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700556562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab2_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2_package " "Found design unit 1: lab2_package" {  } { { "lab2_package.vhd" "" { Text "D:/quartus/Lab2_2/lab2_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700556563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab2_2-behavioral " "Found design unit 1: Lab2_2-behavioral" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab2_2 " "Found entity 1: Lab2_2" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664700556563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700556563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_2 " "Elaborating entity \"Lab2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664700556583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:stage0\"" {  } { { "Lab2_2.vhd" "stage0" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664700556588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:stage8 " "Elaborating entity \"hex\" for hierarchy \"hex:stage8\"" {  } { { "Lab2_2.vhd" "stage8" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664700556590 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[1\] " "Inserted always-enabled tri-state buffer between \"C\[1\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[2\] " "Inserted always-enabled tri-state buffer between \"C\[2\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[3\] " "Inserted always-enabled tri-state buffer between \"C\[3\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[4\] " "Inserted always-enabled tri-state buffer between \"C\[4\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[5\] " "Inserted always-enabled tri-state buffer between \"C\[5\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[6\] " "Inserted always-enabled tri-state buffer between \"C\[6\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C\[7\] " "Inserted always-enabled tri-state buffer between \"C\[7\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Cout " "Inserted always-enabled tri-state buffer between \"Cout\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[0\] " "Inserted always-enabled tri-state buffer between \"S\[0\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[1\] " "Inserted always-enabled tri-state buffer between \"S\[1\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[2\] " "Inserted always-enabled tri-state buffer between \"S\[2\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[3\] " "Inserted always-enabled tri-state buffer between \"S\[3\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[4\] " "Inserted always-enabled tri-state buffer between \"S\[4\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[5\] " "Inserted always-enabled tri-state buffer between \"S\[5\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[6\] " "Inserted always-enabled tri-state buffer between \"S\[6\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "S\[7\] " "Inserted always-enabled tri-state buffer between \"S\[7\]\" and its non-tri-state driver." {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1664700556862 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1664700556862 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "C\[0\] GND pin " "The pin \"C\[0\]\" is fed by GND" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1664700556862 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1664700556862 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[1\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[2\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[3\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[4\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[5\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[6\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C\[7\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Cout " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"Cout\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[0\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[1\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[2\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[3\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[4\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[5\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[6\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "S\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"S\[7\]\" is moved to its source" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1664700556863 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1664700556863 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "C\[0\] " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"C\[0\]\" is set to GND" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidirectional pin \"%1!s!\" is set to GND" 0 0 "Design Software" 0 -1 1664700556863 ""}  } {  } 0 13036 "One or more bidirectional pins are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "Analysis & Synthesis" 0 -1 1664700556863 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "C\[1\]~synth " "Node \"C\[1\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[2\]~synth " "Node \"C\[2\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[3\]~synth " "Node \"C\[3\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[4\]~synth " "Node \"C\[4\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[5\]~synth " "Node \"C\[5\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[6\]~synth " "Node \"C\[6\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C\[7\]~synth " "Node \"C\[7\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Cout~synth " "Node \"Cout~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[0\]~synth " "Node \"S\[0\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[1\]~synth " "Node \"S\[1\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[2\]~synth " "Node \"S\[2\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[3\]~synth " "Node \"S\[3\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[4\]~synth " "Node \"S\[4\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[5\]~synth " "Node \"S\[5\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[6\]~synth " "Node \"S\[6\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""} { "Warning" "WMLS_MLS_NODE_NAME" "S\[7\]~synth " "Node \"S\[7\]~synth\"" {  } { { "Lab2_2.vhd" "" { Text "D:/quartus/Lab2_2/Lab2_2.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664700556907 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1664700556907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664700556962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664700557273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664700557273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664700557299 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664700557299 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1664700557299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664700557299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664700557299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664700557315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  2 16:49:17 2022 " "Processing ended: Sun Oct  2 16:49:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664700557315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664700557315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664700557315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664700557315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664700558458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664700558459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  2 16:49:18 2022 " "Processing started: Sun Oct  2 16:49:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664700558459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664700558459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab2_2 -c Lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664700558459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664700558511 ""}
{ "Info" "0" "" "Project  = Lab2_2" {  } {  } 0 0 "Project  = Lab2_2" 0 0 "Fitter" 0 0 1664700558511 ""}
{ "Info" "0" "" "Revision = Lab2_2" {  } {  } 0 0 "Revision = Lab2_2" 0 0 "Fitter" 0 0 1664700558511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664700558549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664700558549 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab2_2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab2_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664700558554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664700558592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664700558592 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664700558841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664700558844 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664700558899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664700558899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/Lab2_2/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664700558901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/Lab2_2/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664700558901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/Lab2_2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664700558901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/Lab2_2/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664700558901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/Lab2_2/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664700558901 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664700558901 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664700558902 ""}
