# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Trial002.srcs/sources_1/new/Demux.vhd" \

vhdl work  \
"../../../../../../my_lib/my_lib/my_lib.srcs/sources_1/new/GenAnd.vhd" \

vhdl xil_defaultlib  \
"../../../../Trial002.srcs/sources_1/new/In3And.vhd" \
"../../../../Trial002.srcs/sources_1/new/Mux.vhd" \
"../../../../Trial002.srcs/sources_1/new/Main.vhd" \

# Do not sort compile order
nosort
