[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920434 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920434 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920434 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13073992 heartbeat IPC: 0.9849 cumulative IPC: 0.9849 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21961304 heartbeat IPC: 1.125 cumulative IPC: 1.05 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29697468 heartbeat IPC: 1.293 cumulative IPC: 1.12 (Simulation time: 00 hr 02 min 58 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35703344 cumulative IPC: 1.12 (Simulation time: 00 hr 03 min 48 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35703344 cumulative IPC: 1.12 (Simulation time: 00 hr 03 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.12 instructions: 40000002 cycles: 35703344
CPU 0 Branch Prediction Accuracy: 94.4% MPKI: 12.44 Average ROB Occupancy at Mispredict: 39.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.646
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331443 HIT:     329895 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331443 HIT:     329895 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875372 HIT:     830852 MISS:      44520 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711604 HIT:     678313 MISS:      33291 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43622 HIT:      35513 MISS:       8109 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116928 HIT:     116827 MISS:        101 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        199 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4621119 HIT:    4208513 MISS:     412606 MSHR_MERGE:     106021
cpu0->cpu0_L1I LOAD         ACCESS:    4621119 HIT:    4208513 MISS:     412606 MSHR_MERGE:     106021
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.877 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14253396 HIT:   13640362 MISS:     613034 MSHR_MERGE:     161174
cpu0->cpu0_L1D LOAD         ACCESS:    7917122 HIT:    7423603 MISS:     493519 MSHR_MERGE:      88500
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332807 HIT:    6216519 MISS:     116288 MSHR_MERGE:      72665
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        240 MISS:       3227 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4053610 HIT:    3954462 MISS:      99148 MSHR_MERGE:      62095
cpu0->cpu0_ITLB LOAD         ACCESS:    4053610 HIT:    3954462 MISS:      99148 MSHR_MERGE:      62095
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.849 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13515746 HIT:   13137944 MISS:     377802 MSHR_MERGE:      83412
cpu0->cpu0_DTLB LOAD         ACCESS:   13515746 HIT:   13137944 MISS:     377802 MSHR_MERGE:      83412
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.741 cycles
cpu0->LLC TOTAL        ACCESS:      58601 HIT:      46466 MISS:      12135 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33291 HIT:      25639 MISS:       7652 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8109 HIT:       5291 MISS:       2818 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14182 HIT:      14154 MISS:         28 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1382 MISS:       1637 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        683
  ROW_BUFFER_MISS:      11424
  AVG DBUS CONGESTED CYCLE: 19.4
Channel 0 WQ ROW_BUFFER_HIT:        298
  ROW_BUFFER_MISS:        926
  FULL:          0
Channel 0 REFRESHES ISSUED:       2975