<stg><name>flashattn</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %Q_tile = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %K_tile = alloca i64 1

]]></Node>
<StgValue><ssdm name="K_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %V_tile = alloca i64 1

]]></Node>
<StgValue><ssdm name="V_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1">
<![CDATA[
entry:29 %call_ln0 = call void @flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, i32 %Q_tile, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 %Q_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="32" op_8_bw="4" op_9_bw="4" op_10_bw="1">
<![CDATA[
entry:30 %call_ln0 = call void @flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2, i32 %K_tile, i32 %V_tile, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 %K_tile_in_V_last_V, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 %V_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1">
<![CDATA[
entry:29 %call_ln0 = call void @flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1, i32 %Q_tile, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 %Q_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="4" op_6_bw="1" op_7_bw="32" op_8_bw="4" op_9_bw="4" op_10_bw="1">
<![CDATA[
entry:30 %call_ln0 = call void @flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2, i32 %K_tile, i32 %V_tile, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 %K_tile_in_V_last_V, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 %V_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3, i32 %Q_tile, i32 %K_tile, i32 %V_tile, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 %O_tile_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln3"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 %Q_tile_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Q_tile_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Q_tile_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %Q_tile_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %Q_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 %K_tile_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K_tile_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %K_tile_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %K_tile_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %K_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 %V_tile_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_tile_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %V_tile_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %V_tile_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %V_tile_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 %O_tile_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %O_tile_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %O_tile_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %O_tile_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %O_tile_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:25 %specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 0, i1 %O_tile_out_V_last_V, i1 0, i1 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln23"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:26 %specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %Q_tile_in_V_data_V, i4 %Q_tile_in_V_keep_V, i4 %Q_tile_in_V_strb_V, i1 0, i1 %Q_tile_in_V_last_V, i1 0, i1 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln23"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:27 %specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 0, i1 %K_tile_in_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln23"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:28 %specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 0, i1 %V_tile_in_V_last_V, i1 0, i1 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln23"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:31 %call_ln0 = call void @flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3, i32 %Q_tile, i32 %K_tile, i32 %V_tile, i32 %O_tile_out_V_data_V, i4 %O_tile_out_V_keep_V, i4 %O_tile_out_V_strb_V, i1 %O_tile_out_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
entry:32 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="Q_tile_in_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Q_tile_in_V_data_V"/></StgValue>
</port>
<port id="45" name="Q_tile_in_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Q_tile_in_V_keep_V"/></StgValue>
</port>
<port id="46" name="Q_tile_in_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Q_tile_in_V_strb_V"/></StgValue>
</port>
<port id="47" name="Q_tile_in_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Q_tile_in_V_last_V"/></StgValue>
</port>
<port id="48" name="K_tile_in_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K_tile_in_V_data_V"/></StgValue>
</port>
<port id="49" name="K_tile_in_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K_tile_in_V_keep_V"/></StgValue>
</port>
<port id="50" name="K_tile_in_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K_tile_in_V_strb_V"/></StgValue>
</port>
<port id="51" name="K_tile_in_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K_tile_in_V_last_V"/></StgValue>
</port>
<port id="52" name="V_tile_in_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_tile_in_V_data_V"/></StgValue>
</port>
<port id="53" name="V_tile_in_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_tile_in_V_keep_V"/></StgValue>
</port>
<port id="54" name="V_tile_in_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_tile_in_V_strb_V"/></StgValue>
</port>
<port id="55" name="V_tile_in_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="V_tile_in_V_last_V"/></StgValue>
</port>
<port id="56" name="O_tile_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="O_tile_out_V_data_V"/></StgValue>
</port>
<port id="57" name="O_tile_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="O_tile_out_V_keep_V"/></StgValue>
</port>
<port id="58" name="O_tile_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="O_tile_out_V_strb_V"/></StgValue>
</port>
<port id="59" name="O_tile_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="O_tile_out_V_last_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="61" from="StgValue_60" to="Q_tile" fromId="60" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_60" to="K_tile" fromId="60" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_60" to="V_tile" fromId="60" toId="7">
</dataflow>
<dataflow id="65" from="flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1" to="call_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="Q_tile" to="call_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="67" from="Q_tile_in_V_data_V" to="call_ln0" fromId="44" toId="8">
</dataflow>
<dataflow id="68" from="Q_tile_in_V_keep_V" to="call_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="69" from="Q_tile_in_V_strb_V" to="call_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="70" from="Q_tile_in_V_last_V" to="call_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="72" from="flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2" to="call_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="K_tile" to="call_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="74" from="V_tile" to="call_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="75" from="K_tile_in_V_data_V" to="call_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="76" from="K_tile_in_V_keep_V" to="call_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="77" from="K_tile_in_V_strb_V" to="call_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="78" from="K_tile_in_V_last_V" to="call_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="79" from="V_tile_in_V_data_V" to="call_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="80" from="V_tile_in_V_keep_V" to="call_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="81" from="V_tile_in_V_strb_V" to="call_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="82" from="V_tile_in_V_last_V" to="call_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="83" from="flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1" to="call_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="84" from="Q_tile" to="call_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="85" from="Q_tile_in_V_data_V" to="call_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="86" from="Q_tile_in_V_keep_V" to="call_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="87" from="Q_tile_in_V_strb_V" to="call_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="88" from="Q_tile_in_V_last_V" to="call_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="89" from="flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2" to="call_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="90" from="K_tile" to="call_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="91" from="V_tile" to="call_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="92" from="K_tile_in_V_data_V" to="call_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="93" from="K_tile_in_V_keep_V" to="call_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="94" from="K_tile_in_V_strb_V" to="call_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="95" from="K_tile_in_V_last_V" to="call_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="96" from="V_tile_in_V_data_V" to="call_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="97" from="V_tile_in_V_keep_V" to="call_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="98" from="V_tile_in_V_strb_V" to="call_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="99" from="V_tile_in_V_last_V" to="call_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="101" from="flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3" to="call_ln0" fromId="100" toId="12">
</dataflow>
<dataflow id="102" from="Q_tile" to="call_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="103" from="K_tile" to="call_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="104" from="V_tile" to="call_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="105" from="O_tile_out_V_data_V" to="call_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="106" from="O_tile_out_V_keep_V" to="call_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="107" from="O_tile_out_V_strb_V" to="call_ln0" fromId="58" toId="12">
</dataflow>
<dataflow id="108" from="O_tile_out_V_last_V" to="call_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="109" toId="13">
</dataflow>
<dataflow id="112" from="empty_5" to="spectopmodule_ln3" fromId="111" toId="13">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln3" fromId="113" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="118" from="empty_6" to="specinterface_ln3" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="124" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln3" fromId="121" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_134" to="specinterface_ln3" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_115" to="specinterface_ln3" fromId="115" toId="14">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="15">
</dataflow>
<dataflow id="139" from="Q_tile_in_V_data_V" to="specinterface_ln0" fromId="44" toId="15">
</dataflow>
<dataflow id="140" from="Q_tile_in_V_keep_V" to="specinterface_ln0" fromId="45" toId="15">
</dataflow>
<dataflow id="141" from="Q_tile_in_V_strb_V" to="specinterface_ln0" fromId="46" toId="15">
</dataflow>
<dataflow id="142" from="Q_tile_in_V_last_V" to="specinterface_ln0" fromId="47" toId="15">
</dataflow>
<dataflow id="144" from="empty" to="specinterface_ln0" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="146" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="147" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="148" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="149" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="150" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="153" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="154" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="155" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="156" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="159" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="15">
</dataflow>
<dataflow id="160" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="161" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="15">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="16">
</dataflow>
<dataflow id="164" from="Q_tile_in_V_data_V" to="specbitsmap_ln0" fromId="44" toId="16">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="17">
</dataflow>
<dataflow id="166" from="Q_tile_in_V_keep_V" to="specbitsmap_ln0" fromId="45" toId="17">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="18">
</dataflow>
<dataflow id="168" from="Q_tile_in_V_strb_V" to="specbitsmap_ln0" fromId="46" toId="18">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="19">
</dataflow>
<dataflow id="170" from="Q_tile_in_V_last_V" to="specbitsmap_ln0" fromId="47" toId="19">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="172" from="K_tile_in_V_data_V" to="specinterface_ln0" fromId="48" toId="20">
</dataflow>
<dataflow id="173" from="K_tile_in_V_keep_V" to="specinterface_ln0" fromId="49" toId="20">
</dataflow>
<dataflow id="174" from="K_tile_in_V_strb_V" to="specinterface_ln0" fromId="50" toId="20">
</dataflow>
<dataflow id="175" from="K_tile_in_V_last_V" to="specinterface_ln0" fromId="51" toId="20">
</dataflow>
<dataflow id="176" from="empty" to="specinterface_ln0" fromId="143" toId="20">
</dataflow>
<dataflow id="177" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="178" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="181" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="183" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="184" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="185" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="186" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="187" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="188" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="190" from="empty_0" to="specinterface_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="191" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="20">
</dataflow>
<dataflow id="192" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="193" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="195" from="K_tile_in_V_data_V" to="specbitsmap_ln0" fromId="48" toId="21">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="197" from="K_tile_in_V_keep_V" to="specbitsmap_ln0" fromId="49" toId="22">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="23">
</dataflow>
<dataflow id="199" from="K_tile_in_V_strb_V" to="specbitsmap_ln0" fromId="50" toId="23">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="201" from="K_tile_in_V_last_V" to="specbitsmap_ln0" fromId="51" toId="24">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="203" from="V_tile_in_V_data_V" to="specinterface_ln0" fromId="52" toId="25">
</dataflow>
<dataflow id="204" from="V_tile_in_V_keep_V" to="specinterface_ln0" fromId="53" toId="25">
</dataflow>
<dataflow id="205" from="V_tile_in_V_strb_V" to="specinterface_ln0" fromId="54" toId="25">
</dataflow>
<dataflow id="206" from="V_tile_in_V_last_V" to="specinterface_ln0" fromId="55" toId="25">
</dataflow>
<dataflow id="207" from="empty" to="specinterface_ln0" fromId="143" toId="25">
</dataflow>
<dataflow id="208" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="209" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="210" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="211" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="212" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="213" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="215" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="216" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="217" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="218" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="219" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="220" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="221" from="empty_0" to="specinterface_ln0" fromId="121" toId="25">
</dataflow>
<dataflow id="222" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="25">
</dataflow>
<dataflow id="223" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="224" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="25">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="226" from="V_tile_in_V_data_V" to="specbitsmap_ln0" fromId="52" toId="26">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="27">
</dataflow>
<dataflow id="228" from="V_tile_in_V_keep_V" to="specbitsmap_ln0" fromId="53" toId="27">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="28">
</dataflow>
<dataflow id="230" from="V_tile_in_V_strb_V" to="specbitsmap_ln0" fromId="54" toId="28">
</dataflow>
<dataflow id="231" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="29">
</dataflow>
<dataflow id="232" from="V_tile_in_V_last_V" to="specbitsmap_ln0" fromId="55" toId="29">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="113" toId="30">
</dataflow>
<dataflow id="234" from="O_tile_out_V_data_V" to="specinterface_ln0" fromId="56" toId="30">
</dataflow>
<dataflow id="235" from="O_tile_out_V_keep_V" to="specinterface_ln0" fromId="57" toId="30">
</dataflow>
<dataflow id="236" from="O_tile_out_V_strb_V" to="specinterface_ln0" fromId="58" toId="30">
</dataflow>
<dataflow id="237" from="O_tile_out_V_last_V" to="specinterface_ln0" fromId="59" toId="30">
</dataflow>
<dataflow id="238" from="empty" to="specinterface_ln0" fromId="143" toId="30">
</dataflow>
<dataflow id="239" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="240" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="241" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="242" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="243" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="245" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="246" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="247" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="248" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="249" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="250" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="251" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="252" from="empty_0" to="specinterface_ln0" fromId="121" toId="30">
</dataflow>
<dataflow id="253" from="StgValue_134" to="specinterface_ln0" fromId="134" toId="30">
</dataflow>
<dataflow id="254" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="255" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="30">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="31">
</dataflow>
<dataflow id="257" from="O_tile_out_V_data_V" to="specbitsmap_ln0" fromId="56" toId="31">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="32">
</dataflow>
<dataflow id="259" from="O_tile_out_V_keep_V" to="specbitsmap_ln0" fromId="57" toId="32">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="261" from="O_tile_out_V_strb_V" to="specbitsmap_ln0" fromId="58" toId="33">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="162" toId="34">
</dataflow>
<dataflow id="263" from="O_tile_out_V_last_V" to="specbitsmap_ln0" fromId="59" toId="34">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln23" fromId="264" toId="35">
</dataflow>
<dataflow id="266" from="O_tile_out_V_data_V" to="specaxissidechannel_ln23" fromId="56" toId="35">
</dataflow>
<dataflow id="267" from="O_tile_out_V_keep_V" to="specaxissidechannel_ln23" fromId="57" toId="35">
</dataflow>
<dataflow id="268" from="O_tile_out_V_strb_V" to="specaxissidechannel_ln23" fromId="58" toId="35">
</dataflow>
<dataflow id="270" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="35">
</dataflow>
<dataflow id="271" from="O_tile_out_V_last_V" to="specaxissidechannel_ln23" fromId="59" toId="35">
</dataflow>
<dataflow id="272" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="35">
</dataflow>
<dataflow id="273" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="35">
</dataflow>
<dataflow id="275" from="empty_1" to="specaxissidechannel_ln23" fromId="274" toId="35">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln23" fromId="264" toId="36">
</dataflow>
<dataflow id="277" from="Q_tile_in_V_data_V" to="specaxissidechannel_ln23" fromId="44" toId="36">
</dataflow>
<dataflow id="278" from="Q_tile_in_V_keep_V" to="specaxissidechannel_ln23" fromId="45" toId="36">
</dataflow>
<dataflow id="279" from="Q_tile_in_V_strb_V" to="specaxissidechannel_ln23" fromId="46" toId="36">
</dataflow>
<dataflow id="280" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="36">
</dataflow>
<dataflow id="281" from="Q_tile_in_V_last_V" to="specaxissidechannel_ln23" fromId="47" toId="36">
</dataflow>
<dataflow id="282" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="36">
</dataflow>
<dataflow id="283" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="36">
</dataflow>
<dataflow id="285" from="empty_2" to="specaxissidechannel_ln23" fromId="284" toId="36">
</dataflow>
<dataflow id="286" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln23" fromId="264" toId="37">
</dataflow>
<dataflow id="287" from="K_tile_in_V_data_V" to="specaxissidechannel_ln23" fromId="48" toId="37">
</dataflow>
<dataflow id="288" from="K_tile_in_V_keep_V" to="specaxissidechannel_ln23" fromId="49" toId="37">
</dataflow>
<dataflow id="289" from="K_tile_in_V_strb_V" to="specaxissidechannel_ln23" fromId="50" toId="37">
</dataflow>
<dataflow id="290" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="37">
</dataflow>
<dataflow id="291" from="K_tile_in_V_last_V" to="specaxissidechannel_ln23" fromId="51" toId="37">
</dataflow>
<dataflow id="292" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="37">
</dataflow>
<dataflow id="293" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="37">
</dataflow>
<dataflow id="295" from="empty_3" to="specaxissidechannel_ln23" fromId="294" toId="37">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecAXISSideChannel" to="specaxissidechannel_ln23" fromId="264" toId="38">
</dataflow>
<dataflow id="297" from="V_tile_in_V_data_V" to="specaxissidechannel_ln23" fromId="52" toId="38">
</dataflow>
<dataflow id="298" from="V_tile_in_V_keep_V" to="specaxissidechannel_ln23" fromId="53" toId="38">
</dataflow>
<dataflow id="299" from="V_tile_in_V_strb_V" to="specaxissidechannel_ln23" fromId="54" toId="38">
</dataflow>
<dataflow id="300" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="38">
</dataflow>
<dataflow id="301" from="V_tile_in_V_last_V" to="specaxissidechannel_ln23" fromId="55" toId="38">
</dataflow>
<dataflow id="302" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="38">
</dataflow>
<dataflow id="303" from="StgValue_269" to="specaxissidechannel_ln23" fromId="269" toId="38">
</dataflow>
<dataflow id="305" from="empty_4" to="specaxissidechannel_ln23" fromId="304" toId="38">
</dataflow>
<dataflow id="306" from="flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3" to="call_ln0" fromId="100" toId="39">
</dataflow>
<dataflow id="307" from="Q_tile" to="call_ln0" fromId="5" toId="39">
</dataflow>
<dataflow id="308" from="K_tile" to="call_ln0" fromId="6" toId="39">
</dataflow>
<dataflow id="309" from="V_tile" to="call_ln0" fromId="7" toId="39">
</dataflow>
<dataflow id="310" from="O_tile_out_V_data_V" to="call_ln0" fromId="56" toId="39">
</dataflow>
<dataflow id="311" from="O_tile_out_V_keep_V" to="call_ln0" fromId="57" toId="39">
</dataflow>
<dataflow id="312" from="O_tile_out_V_strb_V" to="call_ln0" fromId="58" toId="39">
</dataflow>
<dataflow id="313" from="O_tile_out_V_last_V" to="call_ln0" fromId="59" toId="39">
</dataflow>
</dataflows>


</stg>
