[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 151
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceElab/dut.sv
n<> u<150> t<Top_level_rule> c<1> l<2:1> el<37:1>
  n<> u<1> t<Null_rule> p<150> s<149> l<2:1> el<2:1>
  n<> u<149> t<Source_text> p<150> c<70> l<2:1> el<36:10>
    n<> u<70> t<Description> p<149> c<69> s<83> l<2:1> el<13:13>
      n<> u<69> t<Interface_declaration> p<70> c<30> l<2:1> el<13:13>
        n<> u<30> t<Interface_ansi_header> p<69> c<2> s<58> l<2:1> el<7:3>
          n<> u<2> t<INTERFACE> p<30> s<4> l<2:1> el<2:10>
          n<REG_BUS> u<4> t<Interface_identifier> p<30> c<3> s<20> l<2:11> el<2:18>
            n<REG_BUS> u<3> t<StringConst> p<4> l<2:11> el<2:18>
          n<> u<20> t<Parameter_port_list> p<30> c<19> s<29> l<2:19> el<5:2>
            n<> u<19> t<Parameter_port_declaration> p<20> c<18> l<4:3> el<4:32>
              n<> u<18> t<Parameter_declaration> p<19> c<7> l<4:3> el<4:32>
                n<> u<7> t<Data_type_or_implicit> p<18> c<6> s<17> l<4:13> el<4:16>
                  n<> u<6> t<Data_type> p<7> c<5> l<4:13> el<4:16>
                    n<> u<5> t<IntegerAtomType_Int> p<6> l<4:13> el<4:16>
                n<> u<17> t<List_of_param_assignments> p<18> c<16> l<4:17> el<4:32>
                  n<> u<16> t<Param_assignment> p<17> c<8> l<4:17> el<4:32>
                    n<ADDR_WIDTH> u<8> t<StringConst> p<16> s<15> l<4:17> el<4:27>
                    n<> u<15> t<Constant_param_expression> p<16> c<14> l<4:30> el<4:32>
                      n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<4:30> el<4:32>
                        n<> u<13> t<Constant_expression> p<14> c<12> l<4:30> el<4:32>
                          n<> u<12> t<Unary_Minus> p<13> s<11> l<4:30> el<4:31>
                          n<> u<11> t<Constant_primary> p<13> c<10> l<4:31> el<4:32>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<4:31> el<4:32>
                              n<1> u<9> t<IntConst> p<10> l<4:31> el<4:32>
          n<> u<29> t<List_of_port_declarations> p<30> c<28> l<5:2> el<7:2>
            n<> u<28> t<Ansi_port_declaration> p<29> c<26> l<6:3> el<6:20>
              n<> u<26> t<Net_port_header> p<28> c<21> s<27> l<6:3> el<6:14>
                n<> u<21> t<PortDir_Inp> p<26> s<25> l<6:3> el<6:8>
                n<> u<25> t<Net_port_type> p<26> c<24> l<6:9> el<6:14>
                  n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<6:9> el<6:14>
                    n<> u<23> t<Data_type> p<24> c<22> l<6:9> el<6:14>
                      n<> u<22> t<IntVec_TypeLogic> p<23> l<6:9> el<6:14>
              n<clk_i> u<27> t<StringConst> p<28> l<6:15> el<6:20>
        n<> u<58> t<Non_port_interface_item> p<69> c<57> s<67> l<9:3> el<9:33>
          n<> u<57> t<Interface_or_generate_item> p<58> c<56> l<9:3> el<9:33>
            n<> u<56> t<Module_common_item> p<57> c<55> l<9:3> el<9:33>
              n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<9:3> el<9:33>
                n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<9:3> el<9:33>
                  n<> u<53> t<Data_declaration> p<54> c<52> l<9:3> el<9:33>
                    n<> u<52> t<Variable_declaration> p<53> c<48> l<9:3> el<9:33>
                      n<> u<48> t<Data_type> p<52> c<31> s<51> l<9:3> el<9:25>
                        n<> u<31> t<IntVec_TypeLogic> p<48> s<47> l<9:3> el<9:8>
                        n<> u<47> t<Packed_dimension> p<48> c<46> l<9:9> el<9:25>
                          n<> u<46> t<Constant_range> p<47> c<41> l<9:10> el<9:24>
                            n<> u<41> t<Constant_expression> p<46> c<35> s<45> l<9:10> el<9:22>
                              n<> u<35> t<Constant_expression> p<41> c<34> s<40> l<9:10> el<9:20>
                                n<> u<34> t<Constant_primary> p<35> c<33> l<9:10> el<9:20>
                                  n<> u<33> t<Primary_literal> p<34> c<32> l<9:10> el<9:20>
                                    n<ADDR_WIDTH> u<32> t<StringConst> p<33> l<9:10> el<9:20>
                              n<> u<40> t<BinOp_Minus> p<41> s<39> l<9:20> el<9:21>
                              n<> u<39> t<Constant_expression> p<41> c<38> l<9:21> el<9:22>
                                n<> u<38> t<Constant_primary> p<39> c<37> l<9:21> el<9:22>
                                  n<> u<37> t<Primary_literal> p<38> c<36> l<9:21> el<9:22>
                                    n<1> u<36> t<IntConst> p<37> l<9:21> el<9:22>
                            n<> u<45> t<Constant_expression> p<46> c<44> l<9:23> el<9:24>
                              n<> u<44> t<Constant_primary> p<45> c<43> l<9:23> el<9:24>
                                n<> u<43> t<Primary_literal> p<44> c<42> l<9:23> el<9:24>
                                  n<0> u<42> t<IntConst> p<43> l<9:23> el<9:24>
                      n<> u<51> t<List_of_variable_decl_assignments> p<52> c<50> l<9:28> el<9:32>
                        n<> u<50> t<Variable_decl_assignment> p<51> c<49> l<9:28> el<9:32>
                          n<addr> u<49> t<StringConst> p<50> l<9:28> el<9:32>
        n<> u<67> t<Non_port_interface_item> p<69> c<66> s<68> l<11:3> el<11:29>
          n<> u<66> t<Interface_or_generate_item> p<67> c<65> l<11:3> el<11:29>
            n<> u<65> t<Modport_item> p<66> c<59> l<11:11> el<11:28>
              n<out> u<59> t<StringConst> p<65> s<64> l<11:11> el<11:14>
              n<> u<64> t<Modport_ports_declaration> p<65> c<63> l<11:16> el<11:27>
                n<> u<63> t<Modport_simple_ports_declaration> p<64> c<60> l<11:16> el<11:27>
                  n<> u<60> t<PortDir_Out> p<63> s<62> l<11:16> el<11:22>
                  n<> u<62> t<Modport_simple_port> p<63> c<61> l<11:23> el<11:27>
                    n<addr> u<61> t<StringConst> p<62> l<11:23> el<11:27>
        n<> u<68> t<ENDINTERFACE> p<69> l<13:1> el<13:13>
    n<> u<83> t<Description> p<149> c<82> s<131> l<15:1> el<19:10>
      n<> u<82> t<Module_declaration> p<83> c<80> l<15:1> el<19:10>
        n<> u<80> t<Module_ansi_header> p<82> c<71> s<81> l<15:1> el<17:3>
          n<module> u<71> t<Module_keyword> p<80> s<72> l<15:1> el<15:7>
          n<apb_to_reg> u<72> t<StringConst> p<80> s<79> l<15:8> el<15:18>
          n<> u<79> t<List_of_port_declarations> p<80> c<78> l<15:19> el<17:2>
            n<> u<78> t<Ansi_port_declaration> p<79> c<76> l<16:3> el<16:21>
              n<> u<76> t<Interface_port_header> p<78> c<75> s<77> l<16:3> el<16:14>
                n<REG_BUS.out> u<75> t<Interface_identifier> p<76> c<73> l<16:3> el<16:14>
                  n<REG_BUS> u<73> t<StringConst> p<75> s<74> l<16:3> el<16:10>
                  n<out> u<74> t<StringConst> p<75> l<16:11> el<16:14>
              n<reg_o> u<77> t<StringConst> p<78> l<16:16> el<16:21>
        n<> u<81> t<ENDMODULE> p<82> l<19:1> el<19:10>
    n<> u<131> t<Description> p<149> c<130> s<148> l<21:1> el<29:10>
      n<> u<130> t<Module_declaration> p<131> c<87> l<21:1> el<29:10>
        n<> u<87> t<Module_nonansi_header> p<130> c<84> s<111> l<21:1> el<21:23>
          n<module> u<84> t<Module_keyword> p<87> s<85> l<21:1> el<21:7>
          n<peripherals> u<85> t<StringConst> p<87> s<86> l<21:8> el<21:19>
          n<> u<86> t<List_of_ports> p<87> l<21:20> el<21:22>
        n<> u<111> t<Module_item> p<130> c<110> s<128> l<23:4> el<25:23>
          n<> u<110> t<Non_port_module_item> p<111> c<109> l<23:4> el<25:23>
            n<> u<109> t<Module_or_generate_item> p<110> c<108> l<23:4> el<25:23>
              n<> u<108> t<Module_instantiation> p<109> c<88> l<23:4> el<25:23>
                n<REG_BUS> u<88> t<StringConst> p<108> s<98> l<23:4> el<23:11>
                n<> u<98> t<Parameter_value_assignment> p<108> c<97> s<107> l<23:12> el<25:6>
                  n<> u<97> t<List_of_parameter_assignments> p<98> c<96> l<24:9> el<24:27>
                    n<> u<96> t<Named_parameter_assignment> p<97> c<89> l<24:9> el<24:27>
                      n<ADDR_WIDTH> u<89> t<StringConst> p<96> s<95> l<24:10> el<24:20>
                      n<> u<95> t<Param_expression> p<96> c<94> l<24:23> el<24:25>
                        n<> u<94> t<Mintypmax_expression> p<95> c<93> l<24:23> el<24:25>
                          n<> u<93> t<Expression> p<94> c<92> l<24:23> el<24:25>
                            n<> u<92> t<Primary> p<93> c<91> l<24:23> el<24:25>
                              n<> u<91> t<Primary_literal> p<92> c<90> l<24:23> el<24:25>
                                n<32> u<90> t<IntConst> p<91> l<24:23> el<24:25>
                n<> u<107> t<Hierarchical_instance> p<108> c<100> l<25:7> el<25:22>
                  n<> u<100> t<Name_of_instance> p<107> c<99> s<106> l<25:7> el<25:14>
                    n<reg_bus> u<99> t<StringConst> p<100> l<25:7> el<25:14>
                  n<> u<106> t<List_of_port_connections> p<107> c<105> l<25:16> el<25:21>
                    n<> u<105> t<Ordered_port_connection> p<106> c<104> l<25:16> el<25:21>
                      n<> u<104> t<Expression> p<105> c<103> l<25:16> el<25:21>
                        n<> u<103> t<Primary> p<104> c<102> l<25:16> el<25:21>
                          n<> u<102> t<Primary_literal> p<103> c<101> l<25:16> el<25:21>
                            n<clk_i> u<101> t<StringConst> p<102> l<25:16> el<25:21>
        n<> u<128> t<Module_item> p<130> c<127> s<129> l<27:1> el<27:44>
          n<> u<127> t<Non_port_module_item> p<128> c<126> l<27:1> el<27:44>
            n<> u<126> t<Module_or_generate_item> p<127> c<125> l<27:1> el<27:44>
              n<> u<125> t<Module_instantiation> p<126> c<112> l<27:1> el<27:44>
                n<apb_to_reg> u<112> t<StringConst> p<125> s<124> l<27:1> el<27:11>
                n<> u<124> t<Hierarchical_instance> p<125> c<114> l<27:12> el<27:43>
                  n<> u<114> t<Name_of_instance> p<124> c<113> s<123> l<27:12> el<27:24>
                    n<i_apb_to_reg> u<113> t<StringConst> p<114> l<27:12> el<27:24>
                  n<> u<123> t<List_of_port_connections> p<124> c<122> l<27:26> el<27:42>
                    n<> u<122> t<Named_port_connection> p<123> c<115> l<27:26> el<27:42>
                      n<reg_o> u<115> t<StringConst> p<122> s<120> l<27:27> el<27:32>
                      n<> u<120> t<OPEN_PARENS> p<122> s<119> l<27:32> el<27:33>
                      n<> u<119> t<Expression> p<122> c<118> s<121> l<27:34> el<27:41>
                        n<> u<118> t<Primary> p<119> c<117> l<27:34> el<27:41>
                          n<> u<117> t<Primary_literal> p<118> c<116> l<27:34> el<27:41>
                            n<reg_bus> u<116> t<StringConst> p<117> l<27:34> el<27:41>
                      n<> u<121> t<CLOSE_PARENS> p<122> l<27:41> el<27:42>
        n<> u<129> t<ENDMODULE> p<130> l<29:1> el<29:10>
    n<> u<148> t<Description> p<149> c<147> l<32:1> el<36:10>
      n<> u<147> t<Module_declaration> p<148> c<135> l<32:1> el<36:10>
        n<> u<135> t<Module_nonansi_header> p<147> c<132> s<145> l<32:1> el<32:22>
          n<module> u<132> t<Module_keyword> p<135> s<133> l<32:1> el<32:7>
          n<testharness> u<133> t<StringConst> p<135> s<134> l<32:8> el<32:19>
          n<> u<134> t<List_of_ports> p<135> l<32:19> el<32:21>
        n<> u<145> t<Module_item> p<147> c<144> s<146> l<34:3> el<34:33>
          n<> u<144> t<Non_port_module_item> p<145> c<143> l<34:3> el<34:33>
            n<> u<143> t<Module_or_generate_item> p<144> c<142> l<34:3> el<34:33>
              n<> u<142> t<Module_instantiation> p<143> c<136> l<34:3> el<34:33>
                n<peripherals> u<136> t<StringConst> p<142> s<141> l<34:3> el<34:14>
                n<> u<141> t<Hierarchical_instance> p<142> c<138> l<34:16> el<34:32>
                  n<> u<138> t<Name_of_instance> p<141> c<137> s<140> l<34:16> el<34:29>
                    n<i_peripherals> u<137> t<StringConst> p<138> l<34:16> el<34:29>
                  n<> u<140> t<List_of_port_connections> p<141> c<139> l<34:31> el<34:31>
                    n<> u<139> t<Ordered_port_connection> p<140> l<34:31> el<34:31>
        n<> u<146> t<ENDMODULE> p<147> l<36:1> el<36:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: No timescale set for "REG_BUS".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: No timescale set for "apb_to_reg".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: No timescale set for "peripherals".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: No timescale set for "testharness".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:2:1: Compile interface "work@REG_BUS".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:15:1: Compile module "work@apb_to_reg".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:21:1: Compile module "work@peripherals".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceElab/dut.sv:32:1: Compile module "work@testharness".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
Design                                                 1
IODecl                                                 1
IntTypespec                                            1
Interface                                              1
InterfaceTypespec                                      4
LogicNet                                               3
LogicTypespec                                          4
LogicVar                                               1
Modport                                                1
Module                                                 3
ModuleTypespec                                         3
Operation                                              4
ParamAssign                                            1
Parameter                                              1
Port                                                   4
Range                                                  3
RefModule                                              3
RefObj                                                 6
RefTypespec                                            6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceElab/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllInterfaces:
\_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@REG_BUS
  |vpiVariables:
  \_LogicVar: (work@REG_BUS.addr), line:9:28, endln:9:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.addr), line:9:3, endln:9:25
      |vpiParent:
      \_LogicVar: (work@REG_BUS.addr), line:9:28, endln:9:32
      |vpiFullName:work@REG_BUS.addr
      |vpiActual:
      \_LogicTypespec: , line:9:3, endln:9:25
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@REG_BUS.addr), line:9:28, endln:9:32
  |vpiParameter:
  \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.ADDR_WIDTH), line:4:13, endln:4:16
      |vpiParent:
      \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
      |vpiFullName:work@REG_BUS.ADDR_WIDTH
      |vpiActual:
      \_IntTypespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@REG_BUS.ADDR_WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:4:17, endln:4:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRhs:
    \_Operation: , line:4:30, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:17, endln:4:32
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:4:31, endln:4:32
        |vpiParent:
        \_Operation: , line:4:30, endln:4:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
  |vpiTypedef:
  \_IntTypespec: , line:4:13, endln:4:16
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:6:9, endln:6:14
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiTypedef:
  \_LogicTypespec: , line:9:3, endln:9:25
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRange:
    \_Range: , line:9:9, endln:9:25
      |vpiParent:
      \_LogicTypespec: , line:9:3, endln:9:25
      |vpiLeftRange:
      \_Operation: , line:9:10, endln:9:22
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@REG_BUS.ADDR_WIDTH), line:9:10, endln:9:20
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiName:ADDR_WIDTH
          |vpiFullName:work@REG_BUS.ADDR_WIDTH
          |vpiActual:
          \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
        |vpiOperand:
        \_Constant: , line:9:21, endln:9:22
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:23, endln:9:24
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:9, endln:6:14
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiTypedef:
  \_LogicTypespec: , line:9:3, endln:9:25
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiRange:
    \_Range: , line:9:9, endln:9:25
      |vpiParent:
      \_LogicTypespec: , line:9:3, endln:9:25
      |vpiLeftRange:
      \_Operation: , line:9:10, endln:9:22
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@REG_BUS.ADDR_WIDTH), line:9:10, endln:9:20
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiName:ADDR_WIDTH
          |vpiFullName:work@REG_BUS.ADDR_WIDTH
          |vpiActual:
          \_Parameter: (work@REG_BUS.ADDR_WIDTH), line:4:17, endln:4:32
        |vpiOperand:
        \_Constant: , line:9:21, endln:9:22
          |vpiParent:
          \_Operation: , line:9:10, endln:9:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:23, endln:9:24
        |vpiParent:
        \_Range: , line:9:9, endln:9:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:4:13, endln:4:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:9, endln:6:14
  |vpiImportTypespec:
  \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.clk_i), line:6:9, endln:6:14
      |vpiParent:
      \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
      |vpiFullName:work@REG_BUS.clk_i
      |vpiActual:
      \_LogicTypespec: , line:6:9, endln:6:14
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:3, endln:9:25
  |vpiImportTypespec:
  \_LogicVar: (work@REG_BUS.addr), line:9:28, endln:9:32
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:9, endln:6:14
  |vpiImportTypespec:
  \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiFullName:work@REG_BUS.clk_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:3, endln:9:25
  |vpiImportTypespec:
  \_LogicNet: (work@REG_BUS.addr), line:9:28, endln:9:32
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.addr), line:9:3, endln:9:25
      |vpiParent:
      \_LogicNet: (work@REG_BUS.addr), line:9:28, endln:9:32
      |vpiFullName:work@REG_BUS.addr
      |vpiActual:
      \_LogicTypespec: , line:9:3, endln:9:25
    |vpiName:addr
    |vpiFullName:work@REG_BUS.addr
    |vpiNetType:36
  |vpiDefName:work@REG_BUS
  |vpiNet:
  \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
  |vpiNet:
  \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
  |vpiNet:
  \_LogicNet: (work@REG_BUS.addr), line:9:28, endln:9:32
  |vpiModport:
  \_Modport: (out), line:11:11, endln:11:14
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:out
  |vpiPort:
  \_Port: (clk_i), line:6:15, endln:6:20
    |vpiParent:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@REG_BUS.clk_i.clk_i), line:6:15, endln:6:20
      |vpiParent:
      \_Port: (clk_i), line:6:15, endln:6:20
      |vpiName:clk_i
      |vpiFullName:work@REG_BUS.clk_i.clk_i
      |vpiActual:
      \_LogicNet: (work@REG_BUS.clk_i), line:6:15, endln:6:20
    |vpiTypespec:
    \_RefTypespec: (work@REG_BUS.clk_i), line:6:9, endln:6:14
      |vpiParent:
      \_Port: (clk_i), line:6:15, endln:6:20
      |vpiFullName:work@REG_BUS.clk_i
      |vpiActual:
      \_LogicTypespec: , line:6:9, endln:6:14
|vpiAllModules:
\_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@apb_to_reg
  |vpiTypedef:
  \_InterfaceTypespec: (out), line:16:11, endln:16:14
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:out
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiTypedef:
  \_InterfaceTypespec: (out), line:16:11, endln:16:14
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:out
    |vpiIsModPort:1
    |vpiInterface:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (out), line:16:11, endln:16:14
  |vpiImportTypespec:
  \_InterfaceTypespec: (out), line:16:11, endln:16:14
  |vpiDefName:work@apb_to_reg
  |vpiPort:
  \_Port: (reg_o), line:16:16, endln:16:21
    |vpiParent:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiName:reg_o
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@apb_to_reg.reg_o.out), line:16:3, endln:16:10
      |vpiParent:
      \_Port: (reg_o), line:16:16, endln:16:21
      |vpiName:out
      |vpiFullName:work@apb_to_reg.reg_o.out
      |vpiActual:
      \_InterfaceTypespec: (out), line:16:11, endln:16:14
|vpiAllModules:
\_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@peripherals
  |vpiTypedef:
  \_ModuleTypespec: (REG_BUS), line:23:4, endln:23:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:REG_BUS
  |vpiTypedef:
  \_ModuleTypespec: (apb_to_reg), line:27:1, endln:27:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:apb_to_reg
  |vpiImportTypespec:
  \_ModuleTypespec: (REG_BUS), line:23:4, endln:23:11
  |vpiImportTypespec:
  \_ModuleTypespec: (apb_to_reg), line:27:1, endln:27:11
  |vpiImportTypespec:
  \_LogicNet: (work@peripherals.clk_i), line:25:16, endln:25:21
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:clk_i
    |vpiFullName:work@peripherals.clk_i
    |vpiNetType:1
  |vpiDefName:work@peripherals
  |vpiNet:
  \_LogicNet: (work@peripherals.clk_i), line:25:16, endln:25:21
  |vpiRefModule:
  \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:reg_bus
    |vpiDefName:work@REG_BUS
    |vpiActual:
    \_Interface: work@REG_BUS (work@REG_BUS), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:2:1, endln:13:13
    |vpiPort:
    \_Port: (clk_i), line:25:16, endln:25:21
      |vpiParent:
      \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
      |vpiName:clk_i
      |vpiHighConn:
      \_RefObj: (work@peripherals.reg_bus.clk_i.clk_i), line:25:16, endln:25:21
        |vpiParent:
        \_Port: (clk_i), line:25:16, endln:25:21
        |vpiName:clk_i
        |vpiFullName:work@peripherals.reg_bus.clk_i.clk_i
        |vpiActual:
        \_LogicNet: (work@peripherals.clk_i), line:25:16, endln:25:21
  |vpiRefModule:
  \_RefModule: work@apb_to_reg (i_apb_to_reg), line:27:1, endln:27:11
    |vpiParent:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
    |vpiName:i_apb_to_reg
    |vpiDefName:work@apb_to_reg
    |vpiActual:
    \_Module: work@apb_to_reg (work@apb_to_reg), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:15:1, endln:19:10
    |vpiPort:
    \_Port: (reg_o), line:27:27, endln:27:32
      |vpiParent:
      \_RefModule: work@apb_to_reg (i_apb_to_reg), line:27:1, endln:27:11
      |vpiName:reg_o
      |vpiHighConn:
      \_RefObj: (work@peripherals.i_apb_to_reg.reg_o.reg_bus), line:27:34, endln:27:41
        |vpiParent:
        \_Port: (reg_o), line:27:27, endln:27:32
        |vpiName:reg_bus
        |vpiFullName:work@peripherals.i_apb_to_reg.reg_o.reg_bus
        |vpiActual:
        \_RefModule: work@REG_BUS (reg_bus), line:23:4, endln:23:11
|vpiAllModules:
\_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@testharness
  |vpiTypedef:
  \_ModuleTypespec: (peripherals), line:34:3, endln:34:14
    |vpiParent:
    \_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:peripherals
  |vpiImportTypespec:
  \_ModuleTypespec: (peripherals), line:34:3, endln:34:14
  |vpiDefName:work@testharness
  |vpiRefModule:
  \_RefModule: work@peripherals (i_peripherals), line:34:3, endln:34:14
    |vpiParent:
    \_Module: work@testharness (work@testharness), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:32:1, endln:36:10
    |vpiName:i_peripherals
    |vpiDefName:work@peripherals
    |vpiActual:
    \_Module: work@peripherals (work@peripherals), file:${SURELOG_DIR}/tests/InterfaceElab/dut.sv, line:21:1, endln:29:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
