Background Subtraction on FPGA
==============================

Hardware used:
1. Digilent Atlys board (Spartan-6, Lx45 324)
2. Digilent VmodCAM - Stereo Camera Module

* VHDL + Verilog codes
* Project was deployed using Xilinx ISE WebPack
