; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c_pt.bc'
source_filename = "../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.static_call_key = type { ptr }
%struct.atomic_t = type { i32 }
%struct.trace_event_fields = type { ptr, %union.anon.116 }
%union.anon.116 = type { %struct.anon.117 }
%struct.anon.117 = type { ptr, i32, i32, i32, i32 }
%struct.trace_event_class = type { ptr, ptr, ptr, ptr, ptr, ptr, %struct.list_head, ptr }
%struct.list_head = type { ptr, ptr }
%struct.trace_event_functions = type { ptr, ptr, ptr, ptr }
%struct.trace_event_call = type { %struct.list_head, ptr, %union.anon.118, %struct.trace_event, ptr, ptr, %union.anon.119, ptr, i32, i32, ptr, ptr, ptr }
%union.anon.118 = type { ptr }
%struct.trace_event = type { %struct.hlist_node, %struct.list_head, i32, ptr }
%struct.hlist_node = type { ptr, ptr }
%union.anon.119 = type { ptr }
%union.anon.120 = type { %struct.bpf_raw_event_map }
%struct.bpf_raw_event_map = type { ptr, ptr, i32, i32, [16 x i8] }
%union.anon.121 = type { %struct.bpf_raw_event_map }
%union.anon.122 = type { %struct.bpf_raw_event_map }
%union.anon.123 = type { %struct.bpf_raw_event_map }
%union.anon.124 = type { %struct.bpf_raw_event_map }
%union.anon.125 = type { %struct.bpf_raw_event_map }
%union.anon.126 = type { %struct.bpf_raw_event_map }
%union.anon.127 = type { %struct.bpf_raw_event_map }
%union.anon.128 = type { %struct.bpf_raw_event_map }
%union.anon.129 = type { %struct.bpf_raw_event_map }
%union.anon.130 = type { %struct.bpf_raw_event_map }
%union.anon.131 = type { %struct.bpf_raw_event_map }
%union.anon.132 = type { %struct.bpf_raw_event_map }
%union.anon.133 = type { %struct.bpf_raw_event_map }
%union.anon.134 = type { %struct.bpf_raw_event_map }
%union.anon.135 = type { %struct.bpf_raw_event_map }
%union.anon.136 = type { %struct.bpf_raw_event_map }
%union.anon.137 = type { %struct.bpf_raw_event_map }
%union.anon.138 = type { %struct.bpf_raw_event_map }
%union.anon.139 = type { %struct.bpf_raw_event_map }
%union.anon.140 = type { %struct.bpf_raw_event_map }
%union.anon.141 = type { %struct.bpf_raw_event_map }
%union.anon.142 = type { %struct.bpf_raw_event_map }
%union.anon.143 = type { %struct.bpf_raw_event_map }
%union.anon.144 = type { %struct.bpf_raw_event_map }
%union.anon.145 = type { %struct.bpf_raw_event_map }
%union.anon.146 = type { %struct.bpf_raw_event_map }
%union.anon.147 = type { %struct.bpf_raw_event_map }
%union.anon.148 = type { %struct.bpf_raw_event_map }
%union.anon.149 = type { %struct.bpf_raw_event_map }
%union.anon.150 = type { %struct.bpf_raw_event_map }
%union.anon.151 = type { %struct.bpf_raw_event_map }
%union.anon.152 = type { %struct.bpf_raw_event_map }
%union.anon.153 = type { %struct.bpf_raw_event_map }
%union.anon.154 = type { %struct.bpf_raw_event_map }
%union.anon.155 = type { %struct.bpf_raw_event_map }
%union.anon.156 = type { %struct.bpf_raw_event_map }
%union.anon.157 = type { %struct.bpf_raw_event_map }
%union.anon.158 = type { %struct.bpf_raw_event_map }
%union.anon.159 = type { %struct.bpf_raw_event_map }
%union.anon.160 = type { %struct.bpf_raw_event_map }
%union.anon.161 = type { %struct.bpf_raw_event_map }
%union.anon.162 = type { %struct.bpf_raw_event_map }
%union.anon.163 = type { %struct.bpf_raw_event_map }
%union.anon.164 = type { %struct.bpf_raw_event_map }
%union.anon.165 = type { %struct.bpf_raw_event_map }
%union.anon.166 = type { %struct.bpf_raw_event_map }
%union.anon.167 = type { %struct.bpf_raw_event_map }
%union.anon.168 = type { %struct.bpf_raw_event_map }
%union.anon.169 = type { %struct.bpf_raw_event_map }
%union.anon.170 = type { %struct.bpf_raw_event_map }
%union.anon.171 = type { %struct.bpf_raw_event_map }
%union.anon.172 = type { %struct.bpf_raw_event_map }
%union.anon.173 = type { %struct.bpf_raw_event_map }
%union.anon.174 = type { %struct.bpf_raw_event_map }
%union.anon.175 = type { %struct.bpf_raw_event_map }
%union.anon.176 = type { %struct.bpf_raw_event_map }
%union.anon.177 = type { %struct.bpf_raw_event_map }
%union.anon.178 = type { %struct.bpf_raw_event_map }
%union.anon.179 = type { %struct.bpf_raw_event_map }
%union.anon.180 = type { %struct.bpf_raw_event_map }
%union.anon.181 = type { %struct.bpf_raw_event_map }
%union.anon.182 = type { %struct.bpf_raw_event_map }
%union.anon.183 = type { %struct.bpf_raw_event_map }
%union.anon.184 = type { %struct.bpf_raw_event_map }
%union.anon.185 = type { %struct.bpf_raw_event_map }
%union.anon.186 = type { %struct.bpf_raw_event_map }
%union.anon.187 = type { %struct.bpf_raw_event_map }
%struct.file_operations = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.component_ops = type { ptr, ptr }
%struct.msm_kms_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.lock_class_key = type { %union.anon.0 }
%union.anon.0 = type { %struct.hlist_node }
%struct.drm_private_state_funcs = type { ptr, ptr }
%struct.bus_type = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.lock_class_key, i8 }
%struct.cpumask = type { [1 x i32] }
%struct.tracepoint_func = type { ptr, ptr, i32 }
%struct.trace_event_buffer = type { ptr, ptr, ptr, ptr, i32, ptr }
%struct.trace_event_file = type { %struct.list_head, ptr, ptr, ptr, ptr, ptr, %struct.list_head, i32, %struct.atomic_t, %struct.atomic_t }
%struct.trace_event_raw_dpu_perf_set_qos_luts = type { %struct.trace_entry, i32, i32, i8, i32, i64, i32, [0 x i8] }
%struct.trace_entry = type { i16, i8, i8, i32 }
%struct.thread_info = type { i32, i32, ptr, i32, i32, %struct.cpu_context_save, i32, [16 x i8], [2 x i32], %union.fp_state, %union.vfp_state, i32 }
%struct.cpu_context_save = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [2 x i32] }
%union.fp_state = type { %struct.iwmmxt_struct }
%struct.iwmmxt_struct = type { [38 x i32] }
%union.vfp_state = type { %struct.vfp_hard_struct }
%struct.vfp_hard_struct = type { [32 x i64], i32, i32, i32, i32, i32 }
%struct.trace_event_raw_dpu_perf_set_danger_luts = type { %struct.trace_entry, i32, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_perf_set_ot = type { %struct.trace_entry, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_cmd_release_bw = type { %struct.trace_entry, i32, [0 x i8] }
%struct.trace_event_raw_tracing_mark_write = type { %struct.trace_entry, i32, i32, i8, [0 x i8] }
%struct.trace_event_raw_dpu_trace_counter = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.task_struct = type { i32, ptr, %struct.refcount_struct, i32, i32, i32, %struct.__call_single_node, i32, i32, ptr, i32, i32, i32, i32, i32, i32, i32, [56 x i8], %struct.sched_entity, %struct.sched_rt_entity, %struct.sched_dl_entity, ptr, %struct.rb_node, i32, i32, ptr, [2 x %struct.uclamp_se], [2 x %struct.uclamp_se], [116 x i8], %struct.sched_statistics, i32, i32, i32, ptr, ptr, %struct.cpumask, ptr, i16, i16, i32, i8, i8, i32, %struct.list_head, i32, i32, %union.rcu_special, i8, %struct.list_head, %struct.sched_info, %struct.list_head, %struct.plist_node, %struct.rb_node, ptr, ptr, %struct.vmacache, %struct.task_rss_stat, i32, i32, i32, i32, i32, i32, i8, [3 x i8], i16, i32, %struct.restart_block, i32, i32, i32, ptr, ptr, %struct.list_head, %struct.list_head, ptr, %struct.list_head, %struct.list_head, ptr, [4 x %struct.hlist_node], %struct.list_head, %struct.list_head, ptr, ptr, ptr, ptr, i64, i64, i64, %struct.prev_cputime, i32, i32, i64, i64, i32, i32, %struct.posix_cputimers, ptr, ptr, ptr, ptr, [16 x i8], ptr, %struct.sysv_sem, %struct.sysv_shm, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, %struct.sigset_t, %struct.sigset_t, %struct.sigset_t, %struct.sigpending, i32, i32, i32, ptr, %struct.kuid_t, i32, %struct.seccomp, %struct.syscall_user_dispatch, i64, i64, %struct.spinlock, %struct.raw_spinlock, %struct.wake_q_node, %struct.rb_root_cached, ptr, ptr, ptr, i32, %struct.irqtrace_events, i32, i64, i32, i32, i32, i64, i32, i32, [48 x %struct.held_lock], i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, ptr, %struct.task_io_accounting, i32, i64, i64, i64, %struct.nodemask_t, %struct.seqcount_spinlock, i32, i32, ptr, %struct.list_head, ptr, %struct.list_head, ptr, %struct.mutex, i32, [2 x ptr], %struct.mutex, %struct.list_head, ptr, i32, i32, %struct.tlbflush_unmap_batch, %union.anon.58, ptr, %struct.page_frag, ptr, i32, i32, i32, i32, i32, i32, [32 x %struct.latency_record], i64, i64, i32, ptr, i32, i32, i32, i32, ptr, ptr, i64, i32, i32, ptr, i32, i32, i32, ptr, ptr, ptr, i32, i32, %struct.kmap_ctrl, i32, i32, ptr, ptr, ptr, ptr, %struct.llist_head, %struct.thread_struct, [84 x i8] }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.__call_single_node = type { %struct.llist_node, %union.anon.21 }
%struct.llist_node = type { ptr }
%union.anon.21 = type { i32 }
%struct.sched_entity = type { %struct.load_weight, %struct.rb_node, %struct.list_head, i32, i64, i64, i64, i64, i64, i32, ptr, ptr, ptr, i32, [36 x i8], %struct.sched_avg }
%struct.load_weight = type { i32, i32 }
%struct.sched_avg = type { i64, i64, i64, i32, i32, i32, i32, i32, [4 x i8], %struct.util_est, [72 x i8] }
%struct.util_est = type { i32, i32 }
%struct.sched_rt_entity = type { %struct.list_head, i32, i32, i32, i16, i16, ptr, ptr, ptr, ptr }
%struct.sched_dl_entity = type { %struct.rb_node, i64, i64, i64, i64, i64, i64, i64, i32, i8, %struct.hrtimer, %struct.hrtimer, ptr }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.uclamp_se = type { i16, [2 x i8] }
%struct.sched_statistics = type { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, [24 x i8] }
%union.rcu_special = type { i32 }
%struct.sched_info = type { i32, i64, i64, i64 }
%struct.plist_node = type { i32, %struct.list_head, %struct.list_head }
%struct.rb_node = type { i32, ptr, ptr }
%struct.vmacache = type { i64, [4 x ptr] }
%struct.task_rss_stat = type { i32, [4 x i32] }
%struct.restart_block = type { i32, ptr, %union.anon.23 }
%union.anon.23 = type { %struct.anon.24 }
%struct.anon.24 = type { ptr, i32, i32, i32, i64, ptr }
%struct.prev_cputime = type { i64, i64, %struct.raw_spinlock }
%struct.posix_cputimers = type { [3 x %struct.posix_cputimer_base], i32, i32 }
%struct.posix_cputimer_base = type { i64, %struct.timerqueue_head }
%struct.timerqueue_head = type { %struct.rb_root_cached }
%struct.sysv_sem = type { ptr }
%struct.sysv_shm = type { %struct.list_head }
%struct.sigset_t = type { [2 x i32] }
%struct.sigpending = type { %struct.list_head, %struct.sigset_t }
%struct.kuid_t = type { i32 }
%struct.seccomp = type { i32, %struct.atomic_t, ptr }
%struct.syscall_user_dispatch = type {}
%struct.spinlock = type { %union.anon.1 }
%union.anon.1 = type { %struct.raw_spinlock }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.2 }
%union.anon.2 = type { i32 }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.wake_q_node = type { ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.irqtrace_events = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.held_lock = type { i64, i32, ptr, ptr, i64, i64, i32, i32 }
%struct.task_io_accounting = type { i64, i64, i64, i64, i64, i64, i64 }
%struct.nodemask_t = type { [1 x i32] }
%struct.seqcount_spinlock = type { %struct.seqcount, ptr }
%struct.seqcount = type { i32, %struct.lockdep_map }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.tlbflush_unmap_batch = type {}
%union.anon.58 = type { %struct.callback_head }
%struct.callback_head = type { ptr, ptr }
%struct.page_frag = type { ptr, i16, i16 }
%struct.latency_record = type { [12 x i32], i32, i32, i32 }
%struct.kmap_ctrl = type { i32, [33 x i32] }
%struct.llist_head = type { ptr }
%struct.thread_struct = type { i32, i32, i32, %struct.debug_info }
%struct.debug_info = type { [32 x ptr] }
%struct.trace_event_raw_dpu_perf_crtc_update = type { %struct.trace_entry, i32, i64, i32, i8, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_irq_template = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_irq_wait_success = type { %struct.trace_entry, i32, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_drm_obj_template = type { %struct.trace_entry, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_enable = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_keyval_template = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_atomic_check_flags = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_id_enable_template = type { %struct.trace_entry, i32, i8, [0 x i8] }
%struct.trace_event_raw_dpu_enc_rc = type { %struct.trace_entry, i32, i32, i8, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_frame_done_cb = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_trigger_flush = type { %struct.trace_entry, i32, i32, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_ktime_template = type { %struct.trace_entry, i32, i64, [0 x i8] }
%struct.trace_event_raw_dpu_id_event_template = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_wait_event_timeout = type { %struct.trace_entry, i32, i32, i32, i64, i64, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl = type { %struct.trace_entry, i32, i32, i8, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done = type { %struct.trace_entry, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout = type { %struct.trace_entry, i32, i32, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl = type { %struct.trace_entry, i32, i32, i8, i32, [0 x i8] }
%struct.trace_event_raw_dpu_crtc_setup_mixer = type { %struct.trace_entry, i32, i32, i32, %struct.drm_rect, %struct.drm_rect, i32, i32, i32, i32, i32, i32, i64, [0 x i8] }
%struct.drm_rect = type { i32, i32, i32, i32 }
%struct.drm_plane_state = type { ptr, ptr, ptr, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i32, i32, i32, i32, i32, ptr, %struct.drm_rect, %struct.drm_rect, i8, i32, ptr, ptr }
%struct.drm_framebuffer = type { ptr, %struct.list_head, %struct.drm_mode_object, [16 x i8], ptr, ptr, [4 x i32], [4 x i32], i64, i32, i32, i32, i32, i32, %struct.list_head, [4 x ptr] }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.kref = type { %struct.refcount_struct }
%struct.dpu_plane_state = type { %struct.drm_plane_state, ptr, i32, i8, i32, i32, i8, i64, i64 }
%struct.trace_event_raw_dpu_crtc_setup_lm_bounds = type { %struct.trace_entry, i32, i32, %struct.drm_rect, [0 x i8] }
%struct.trace_event_raw_dpu_crtc_vblank_enable = type { %struct.trace_entry, i32, i32, i8, i8, [0 x i8] }
%struct.dpu_crtc = type { %struct.drm_crtc, [12 x i8], ptr, i32, i32, i64, i64, i8, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.list_head, %struct.atomic_t, [4 x %struct.dpu_crtc_frame_event], %struct.list_head, %struct.spinlock, %struct.completion, %struct.spinlock, %struct.dpu_core_perf_params, %struct.dpu_crtc_smmu_state_data }
%struct.drm_crtc = type { ptr, ptr, %struct.list_head, ptr, %struct.drm_modeset_lock, %struct.drm_mode_object, ptr, ptr, i32, i32, i32, i8, %struct.drm_display_mode, %struct.drm_display_mode, i32, i32, ptr, i32, ptr, ptr, %struct.drm_object_properties, ptr, ptr, %struct.list_head, %struct.spinlock, ptr, %struct.drm_crtc_crc, i32, %struct.spinlock, i32, [32 x i8], ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.drm_object_properties = type { i32, [24 x ptr], [24 x i64] }
%struct.drm_crtc_crc = type { %struct.spinlock, ptr, i8, i8, ptr, i32, i32, i32, %struct.wait_queue_head }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dpu_crtc_frame_event = type { %struct.kthread_work, ptr, %struct.list_head, i64, i32 }
%struct.kthread_work = type { %struct.list_head, ptr, ptr, i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.dpu_core_perf_params = type { i64, i64, i64 }
%struct.dpu_crtc_smmu_state_data = type { i32, i32, i32 }
%struct.trace_event_raw_dpu_crtc_enable_template = type { %struct.trace_entry, i32, i8, i8, [0 x i8] }
%struct.trace_event_raw_dpu_crtc_disable_frame_pending = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_plane_set_scanout = type { %struct.trace_entry, i32, %struct.dpu_hw_fmt_layout, i32, [0 x i8] }
%struct.dpu_hw_fmt_layout = type { ptr, i32, i32, i32, i32, [4 x i32], [4 x i32], [4 x i32] }
%struct.trace_event_raw_dpu_plane_disable = type { %struct.trace_entry, i32, i8, i32, [0 x i8] }
%struct.trace_event_raw_dpu_rm_iter_template = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_rm_reserve_lms = type { %struct.trace_entry, i32, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_pp_connect_ext_te = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_core_irq_callback_template = type { %struct.trace_entry, i32, ptr, [0 x i8] }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.82, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.93, ptr, i32, ptr, i8, i32 }
%struct.anon.82 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.93 = type { i32, ptr }
%struct.trace_event_raw_dpu_core_perf_update_clk = type { %struct.trace_entry, i32, i8, i64, [0 x i8] }
%struct.trace_event_raw_dpu_hw_ctl_update_pending_flush = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.trace_event_raw_dpu_hw_ctl_pending_flush_template = type { %struct.trace_entry, i32, i32, [0 x i8] }
%struct.dpu_kms = type { %struct.msm_kms, ptr, i32, ptr, ptr, [2 x ptr], ptr, ptr, ptr, ptr, ptr, %struct.dpu_core_perf, %struct.drm_modeset_lock, %struct.drm_private_obj, %struct.dpu_rm, i8, [2 x ptr], ptr, i8, ptr, i8, %struct.dss_module_power, %struct.atomic_t, [2 x ptr], i32 }
%struct.msm_kms = type { ptr, ptr, i32, ptr, ptr, %struct.kthread_work, %struct.mutex, [8 x %struct.mutex], i32, [8 x %struct.msm_pending_timer] }
%struct.msm_pending_timer = type { %struct.msm_hrtimer_work, ptr, ptr, i32 }
%struct.msm_hrtimer_work = type { %struct.hrtimer, %struct.kthread_work, ptr }
%struct.dpu_core_perf = type { ptr, ptr, ptr, ptr, i64, i64, %struct.dpu_core_perf_tune, i32, i64, i64, i64 }
%struct.dpu_core_perf_tune = type { i32, i64, i64 }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.dpu_rm = type { [7 x ptr], [7 x ptr], [6 x ptr], [7 x ptr], [4 x ptr], [3 x ptr], i32 }
%struct.dss_module_power = type { i32, ptr }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }
%struct.dpu_debugfs_regset32 = type { i32, i32, ptr }
%struct.drm_atomic_state = type { %struct.kref, ptr, i8, ptr, ptr, i32, ptr, i32, ptr, ptr, ptr, %struct.work_struct }
%struct.msm_drm_private = type { ptr, ptr, ptr, ptr, ptr, [2 x ptr], [3 x ptr], ptr, i8, i8, ptr, ptr, ptr, ptr, %struct.list_head, %struct.mutex, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, %struct.mutex, ptr, i32, [20 x ptr], i32, [8 x ptr], [8 x %struct.msm_drm_thread], i32, [8 x ptr], i32, [8 x ptr], i32, [8 x ptr], [3 x ptr], %struct.anon.188, %struct.notifier_block, %struct.shrinker, ptr, i32, i8 }
%struct.msm_drm_thread = type { ptr, i32, ptr }
%struct.anon.188 = type { i32, i32, %struct.drm_mm, %struct.spinlock }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.shrinker = type { ptr, ptr, i32, i32, i32, %struct.list_head, i32, ptr }
%struct.dss_clk = type { ptr, [32 x i8], i32, i32, i32 }
%struct.trace_iterator = type { ptr, ptr, ptr, ptr, i32, %struct.mutex, ptr, i32, ptr, i32, ptr, i32, %struct.trace_seq, ptr, i8, %struct.trace_seq, ptr, i32, i32, i32, i32, i64, i64, i32 }
%struct.trace_seq = type { [4096 x i8], %struct.seq_buf, i32 }
%struct.seq_buf = type { ptr, i32, i32, i64 }
%struct.inode = type { i16, i16, %struct.kuid_t, %struct.kgid_t, i32, ptr, ptr, ptr, ptr, ptr, ptr, i32, %union.anon.85, i32, i64, %struct.timespec64, %struct.timespec64, %struct.timespec64, %struct.spinlock, i16, i8, i8, i64, %struct.seqcount, i32, %struct.rw_semaphore, i32, i32, %struct.hlist_node, %struct.list_head, ptr, i32, i16, i16, %struct.list_head, %struct.list_head, %struct.list_head, %union.anon.86, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %struct.atomic_t, %union.anon.87, ptr, %struct.address_space, %struct.list_head, %union.anon.88, i32, i32, ptr, ptr, ptr, ptr }
%struct.kgid_t = type { i32 }
%union.anon.85 = type { i32 }
%struct.timespec64 = type { i64, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%union.anon.86 = type { %struct.callback_head }
%struct.atomic64_t = type { i64 }
%union.anon.87 = type { ptr }
%struct.address_space = type { ptr, %struct.xarray, %struct.rw_semaphore, i32, %struct.atomic_t, %struct.rb_root_cached, %struct.rw_semaphore, i32, i32, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr }
%union.anon.88 = type { ptr }
%struct.seq_file = type { ptr, i32, i32, i32, i32, i64, i64, %struct.mutex, ptr, i32, ptr, ptr }
%struct.dpu_mdss_cfg = type { i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, %struct.dpu_reg_dma_cfg, i32, i32, ptr, %struct.dpu_perf_cfg, ptr, ptr, ptr, i32 }
%struct.dpu_reg_dma_cfg = type { [16 x i8], i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.dpu_perf_cfg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [3 x i32], [3 x i32], [3 x %struct.dpu_qos_lut_tbl], [2 x %struct.dpu_perf_cdp_cfg] }
%struct.dpu_qos_lut_tbl = type { i32, ptr }
%struct.dpu_perf_cdp_cfg = type { i8, i8 }
%struct.dpu_vbif_cfg = type { [16 x i8], i32, i32, i32, i32, i32, i32, i32, %struct.dpu_vbif_dynamic_ot_tbl, %struct.dpu_vbif_dynamic_ot_tbl, %struct.dpu_vbif_qos_tbl, %struct.dpu_vbif_qos_tbl, i32, [16 x i32] }
%struct.dpu_vbif_dynamic_ot_tbl = type { i32, ptr }
%struct.dpu_vbif_qos_tbl = type { i32, ptr }
%struct.drm_crtc_state = type { ptr, i8, i8, i8, i32, i32, i32, %struct.drm_display_mode, %struct.drm_display_mode, ptr, ptr, ptr, ptr, i32, i8, i8, i8, i32, ptr, ptr, ptr }
%struct.__drm_crtcs_state = type { ptr, ptr, ptr, ptr, ptr, ptr, i64 }
%struct.dpu_ctl_cfg = type { [16 x i8], i32, i32, i32, i32, i32 }
%struct.dpu_dspp_cfg = type { [16 x i8], i32, i32, i32, i32, ptr }
%struct.dpu_intf_cfg = type { [16 x i8], i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.dpu_pingpong_cfg = type { [16 x i8], i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.dpu_sspp_cfg = type { [16 x i8], i32, i32, i32, i32, ptr, i32, i32, i32 }
%struct.dpu_lm_cfg = type { [16 x i8], i32, i32, i32, i32, ptr, i32, i32, i32 }
%struct.dpu_hw_mdp = type { %struct.dpu_hw_blk, %struct.dpu_hw_blk_reg_map, i32, ptr, %struct.dpu_hw_mdp_ops }
%struct.dpu_hw_blk = type {}
%struct.dpu_hw_blk_reg_map = type { ptr, i32, i32, i32, i32, i32 }
%struct.dpu_hw_mdp_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_minor = type { i32, i32, ptr, ptr, ptr, %struct.list_head, %struct.mutex }
%struct.msm_mmu_funcs = type { ptr, ptr, ptr, ptr, ptr }
%struct.msm_display_info = type { i32, i32, i32, [2 x i32], i8 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_crtc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_plane = type { ptr, %struct.list_head, ptr, %struct.drm_modeset_lock, %struct.drm_mode_object, i32, ptr, i32, i8, ptr, i32, ptr, ptr, ptr, ptr, %struct.drm_object_properties, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_plane_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_connector = type { ptr, ptr, ptr, ptr, %struct.list_head, %struct.list_head, %struct.drm_mode_object, ptr, %struct.mutex, i32, i32, i32, i8, i8, i8, i8, i32, %struct.list_head, i32, %struct.list_head, %struct.drm_display_info, ptr, ptr, %struct.drm_object_properties, ptr, ptr, ptr, ptr, ptr, ptr, %struct.notifier_block, ptr, ptr, i8, i32, ptr, %struct.drm_cmdline_mode, i32, i8, i64, i32, ptr, [128 x i8], [2 x i8], [2 x i32], [2 x i32], ptr, i32, i32, i8, i8, ptr, ptr, ptr, i8, ptr, i8, i8, i8, i8, i8, i16, i16, %struct.llist_node, %struct.hdr_sink_metadata }
%struct.drm_display_info = type { i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i8, i8, i8, i8, i8, i8, %struct.drm_hdmi_info, i8, %struct.drm_monitor_range_info, i8, i8 }
%struct.drm_hdmi_info = type { %struct.drm_scdc, [8 x i32], [8 x i32], i64, i8, i8, i8, %struct.drm_hdmi_dsc_cap }
%struct.drm_scdc = type { i8, i8, %struct.drm_scrambling }
%struct.drm_scrambling = type { i8, i8 }
%struct.drm_hdmi_dsc_cap = type { i8, i8, i8, i8, i8, i32, i8, i8, i8 }
%struct.drm_monitor_range_info = type { i8, i8 }
%struct.drm_cmdline_mode = type { [32 x i8], i8, i8, i8, i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, %struct.drm_connector_tv_margins }
%struct.drm_connector_tv_margins = type { i32, i32, i32, i32 }
%struct.hdr_sink_metadata = type { i32, %union.anon.91 }
%union.anon.91 = type { %struct.hdr_static_metadata }
%struct.hdr_static_metadata = type { i8, i8, i16, i16, i16 }
%struct.drm_connector_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.drm_encoder_funcs = type { ptr, ptr, ptr, ptr }
%struct.msm_gem_address_space = type { ptr, %struct.drm_mm, %struct.spinlock, ptr, %struct.kref, ptr }
%struct.dpu_danger_safe_status = type { i8, [15 x i8] }
%struct.file = type { %union.anon.16, %struct.path, ptr, ptr, %struct.spinlock, i32, %struct.atomic_t, i32, i32, %struct.mutex, i64, %struct.fown_struct, ptr, %struct.file_ra_state, i64, ptr, ptr, ptr, ptr, i32, i32 }
%union.anon.16 = type { %struct.callback_head }
%struct.path = type { ptr, ptr }
%struct.fown_struct = type { %struct.rwlock_t, ptr, i32, %struct.kuid_t, %struct.kuid_t, i32 }
%struct.rwlock_t = type { %struct.arch_rwlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_rwlock_t = type { i32 }
%struct.file_ra_state = type { i32, i32, i32, i32, i32, i64 }

@__tpstrtab_dpu_perf_set_qos_luts = internal constant [22 x i8] c"dpu_perf_set_qos_luts\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_perf_set_qos_luts = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_perf_set_qos_luts }, align 4
@__tracepoint_dpu_perf_set_qos_luts = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_perf_set_qos_luts, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_perf_set_qos_luts, ptr null, ptr @__traceiter_dpu_perf_set_qos_luts, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_perf_set_qos_luts = internal constant ptr @__tracepoint_dpu_perf_set_qos_luts, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_perf_set_danger_luts = internal constant [25 x i8] c"dpu_perf_set_danger_luts\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_perf_set_danger_luts = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_perf_set_danger_luts }, align 4
@__tracepoint_dpu_perf_set_danger_luts = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_perf_set_danger_luts, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_perf_set_danger_luts, ptr null, ptr @__traceiter_dpu_perf_set_danger_luts, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_perf_set_danger_luts = internal constant ptr @__tracepoint_dpu_perf_set_danger_luts, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_perf_set_ot = internal constant [16 x i8] c"dpu_perf_set_ot\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_perf_set_ot = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_perf_set_ot }, align 4
@__tracepoint_dpu_perf_set_ot = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_perf_set_ot, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_perf_set_ot, ptr null, ptr @__traceiter_dpu_perf_set_ot, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_perf_set_ot = internal constant ptr @__tracepoint_dpu_perf_set_ot, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_cmd_release_bw = internal constant [19 x i8] c"dpu_cmd_release_bw\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_cmd_release_bw = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_cmd_release_bw }, align 4
@__tracepoint_dpu_cmd_release_bw = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_cmd_release_bw, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_cmd_release_bw, ptr null, ptr @__traceiter_dpu_cmd_release_bw, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_cmd_release_bw = internal constant ptr @__tracepoint_dpu_cmd_release_bw, section "__tracepoints_ptrs", align 4
@__tpstrtab_tracing_mark_write = internal constant [19 x i8] c"tracing_mark_write\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_tracing_mark_write = dso_local global %struct.static_call_key { ptr @__traceiter_tracing_mark_write }, align 4
@__tracepoint_tracing_mark_write = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_tracing_mark_write, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_tracing_mark_write, ptr null, ptr @__traceiter_tracing_mark_write, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_tracing_mark_write = internal constant ptr @__tracepoint_tracing_mark_write, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_trace_counter = internal constant [18 x i8] c"dpu_trace_counter\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_trace_counter = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_trace_counter }, align 4
@__tracepoint_dpu_trace_counter = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_trace_counter, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_trace_counter, ptr null, ptr @__traceiter_dpu_trace_counter, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_trace_counter = internal constant ptr @__tracepoint_dpu_trace_counter, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_perf_crtc_update = internal constant [21 x i8] c"dpu_perf_crtc_update\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_perf_crtc_update = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_perf_crtc_update }, align 4
@__tracepoint_dpu_perf_crtc_update = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_perf_crtc_update, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_perf_crtc_update, ptr null, ptr @__traceiter_dpu_perf_crtc_update, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_perf_crtc_update = internal constant ptr @__tracepoint_dpu_perf_crtc_update, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_irq_register_success = internal constant [29 x i8] c"dpu_enc_irq_register_success\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_irq_register_success = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_irq_register_success }, align 4
@__tracepoint_dpu_enc_irq_register_success = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_irq_register_success, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_irq_register_success, ptr null, ptr @__traceiter_dpu_enc_irq_register_success, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_irq_register_success = internal constant ptr @__tracepoint_dpu_enc_irq_register_success, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_irq_unregister_success = internal constant [31 x i8] c"dpu_enc_irq_unregister_success\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_irq_unregister_success = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_irq_unregister_success }, align 4
@__tracepoint_dpu_enc_irq_unregister_success = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_irq_unregister_success, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_irq_unregister_success, ptr null, ptr @__traceiter_dpu_enc_irq_unregister_success, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_irq_unregister_success = internal constant ptr @__tracepoint_dpu_enc_irq_unregister_success, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_irq_wait_success = internal constant [25 x i8] c"dpu_enc_irq_wait_success\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_irq_wait_success = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_irq_wait_success }, align 4
@__tracepoint_dpu_enc_irq_wait_success = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_irq_wait_success, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_irq_wait_success, ptr null, ptr @__traceiter_dpu_enc_irq_wait_success, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_irq_wait_success = internal constant ptr @__tracepoint_dpu_enc_irq_wait_success, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_atomic_check = internal constant [21 x i8] c"dpu_enc_atomic_check\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_atomic_check = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_atomic_check }, align 4
@__tracepoint_dpu_enc_atomic_check = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_atomic_check, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_atomic_check, ptr null, ptr @__traceiter_dpu_enc_atomic_check, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_atomic_check = internal constant ptr @__tracepoint_dpu_enc_atomic_check, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_mode_set = internal constant [17 x i8] c"dpu_enc_mode_set\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_mode_set = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_mode_set }, align 4
@__tracepoint_dpu_enc_mode_set = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_mode_set, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_mode_set, ptr null, ptr @__traceiter_dpu_enc_mode_set, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_mode_set = internal constant ptr @__tracepoint_dpu_enc_mode_set, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_disable = internal constant [16 x i8] c"dpu_enc_disable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_disable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_disable }, align 4
@__tracepoint_dpu_enc_disable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_disable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_disable, ptr null, ptr @__traceiter_dpu_enc_disable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_disable = internal constant ptr @__tracepoint_dpu_enc_disable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_kickoff = internal constant [16 x i8] c"dpu_enc_kickoff\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_kickoff = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_kickoff }, align 4
@__tracepoint_dpu_enc_kickoff = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_kickoff, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_kickoff, ptr null, ptr @__traceiter_dpu_enc_kickoff, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_kickoff = internal constant ptr @__tracepoint_dpu_enc_kickoff, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_prepare_kickoff = internal constant [24 x i8] c"dpu_enc_prepare_kickoff\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_prepare_kickoff = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_prepare_kickoff }, align 4
@__tracepoint_dpu_enc_prepare_kickoff = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_prepare_kickoff, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_prepare_kickoff, ptr null, ptr @__traceiter_dpu_enc_prepare_kickoff, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_prepare_kickoff = internal constant ptr @__tracepoint_dpu_enc_prepare_kickoff, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_prepare_kickoff_reset = internal constant [30 x i8] c"dpu_enc_prepare_kickoff_reset\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_prepare_kickoff_reset = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_prepare_kickoff_reset }, align 4
@__tracepoint_dpu_enc_prepare_kickoff_reset = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_prepare_kickoff_reset, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_prepare_kickoff_reset, ptr null, ptr @__traceiter_dpu_enc_prepare_kickoff_reset, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_prepare_kickoff_reset = internal constant ptr @__tracepoint_dpu_enc_prepare_kickoff_reset, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_complete_flip = internal constant [23 x i8] c"dpu_crtc_complete_flip\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_complete_flip = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_complete_flip }, align 4
@__tracepoint_dpu_crtc_complete_flip = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_complete_flip, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_complete_flip, ptr null, ptr @__traceiter_dpu_crtc_complete_flip, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_complete_flip = internal constant ptr @__tracepoint_dpu_crtc_complete_flip, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_vblank_cb = internal constant [19 x i8] c"dpu_crtc_vblank_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_vblank_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_vblank_cb }, align 4
@__tracepoint_dpu_crtc_vblank_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_vblank_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_vblank_cb, ptr null, ptr @__traceiter_dpu_crtc_vblank_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_vblank_cb = internal constant ptr @__tracepoint_dpu_crtc_vblank_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_complete_commit = internal constant [25 x i8] c"dpu_crtc_complete_commit\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_complete_commit = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_complete_commit }, align 4
@__tracepoint_dpu_crtc_complete_commit = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_complete_commit, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_complete_commit, ptr null, ptr @__traceiter_dpu_crtc_complete_commit, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_complete_commit = internal constant ptr @__tracepoint_dpu_crtc_complete_commit, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_kms_commit = internal constant [15 x i8] c"dpu_kms_commit\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_kms_commit = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_kms_commit }, align 4
@__tracepoint_dpu_kms_commit = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_kms_commit, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_kms_commit, ptr null, ptr @__traceiter_dpu_kms_commit, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_kms_commit = internal constant ptr @__tracepoint_dpu_kms_commit, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_kms_wait_for_commit_done = internal constant [29 x i8] c"dpu_kms_wait_for_commit_done\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_kms_wait_for_commit_done = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_kms_wait_for_commit_done }, align 4
@__tracepoint_dpu_kms_wait_for_commit_done = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_kms_wait_for_commit_done, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_kms_wait_for_commit_done, ptr null, ptr @__traceiter_dpu_kms_wait_for_commit_done, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_kms_wait_for_commit_done = internal constant ptr @__tracepoint_dpu_kms_wait_for_commit_done, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_runtime_resume = internal constant [24 x i8] c"dpu_crtc_runtime_resume\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_runtime_resume = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_runtime_resume }, align 4
@__tracepoint_dpu_crtc_runtime_resume = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_runtime_resume, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_runtime_resume, ptr null, ptr @__traceiter_dpu_crtc_runtime_resume, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_runtime_resume = internal constant ptr @__tracepoint_dpu_crtc_runtime_resume, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_enable = internal constant [15 x i8] c"dpu_enc_enable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_enable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_enable }, align 4
@__tracepoint_dpu_enc_enable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_enable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_enable, ptr null, ptr @__traceiter_dpu_enc_enable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_enable = internal constant ptr @__tracepoint_dpu_enc_enable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_underrun_cb = internal constant [20 x i8] c"dpu_enc_underrun_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_underrun_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_underrun_cb }, align 4
@__tracepoint_dpu_enc_underrun_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_underrun_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_underrun_cb, ptr null, ptr @__traceiter_dpu_enc_underrun_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_underrun_cb = internal constant ptr @__tracepoint_dpu_enc_underrun_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_trigger_start = internal constant [22 x i8] c"dpu_enc_trigger_start\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_trigger_start = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_trigger_start }, align 4
@__tracepoint_dpu_enc_trigger_start = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_trigger_start, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_trigger_start, ptr null, ptr @__traceiter_dpu_enc_trigger_start, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_trigger_start = internal constant ptr @__tracepoint_dpu_enc_trigger_start, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_atomic_check_flags = internal constant [27 x i8] c"dpu_enc_atomic_check_flags\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_atomic_check_flags = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_atomic_check_flags }, align 4
@__tracepoint_dpu_enc_atomic_check_flags = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_atomic_check_flags, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_atomic_check_flags, ptr null, ptr @__traceiter_dpu_enc_atomic_check_flags, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_atomic_check_flags = internal constant ptr @__tracepoint_dpu_enc_atomic_check_flags, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_rc_helper = internal constant [18 x i8] c"dpu_enc_rc_helper\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_rc_helper = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_rc_helper }, align 4
@__tracepoint_dpu_enc_rc_helper = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_rc_helper, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_rc_helper, ptr null, ptr @__traceiter_dpu_enc_rc_helper, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_rc_helper = internal constant ptr @__tracepoint_dpu_enc_rc_helper, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_vblank_cb = internal constant [18 x i8] c"dpu_enc_vblank_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_vblank_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_vblank_cb }, align 4
@__tracepoint_dpu_enc_vblank_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_vblank_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_vblank_cb, ptr null, ptr @__traceiter_dpu_enc_vblank_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_vblank_cb = internal constant ptr @__tracepoint_dpu_enc_vblank_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_frame_event_cb = internal constant [23 x i8] c"dpu_enc_frame_event_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_frame_event_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_frame_event_cb }, align 4
@__tracepoint_dpu_enc_frame_event_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_frame_event_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_frame_event_cb, ptr null, ptr @__traceiter_dpu_enc_frame_event_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_frame_event_cb = internal constant ptr @__tracepoint_dpu_enc_frame_event_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_cmd_connect_te = internal constant [28 x i8] c"dpu_enc_phys_cmd_connect_te\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_cmd_connect_te = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_cmd_connect_te }, align 4
@__tracepoint_dpu_enc_phys_cmd_connect_te = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_cmd_connect_te, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_cmd_connect_te, ptr null, ptr @__traceiter_dpu_enc_phys_cmd_connect_te, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_cmd_connect_te = internal constant ptr @__tracepoint_dpu_enc_phys_cmd_connect_te, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_rc = internal constant [11 x i8] c"dpu_enc_rc\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_rc = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_rc }, align 4
@__tracepoint_dpu_enc_rc = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_rc, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_rc, ptr null, ptr @__traceiter_dpu_enc_rc, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_rc = internal constant ptr @__tracepoint_dpu_enc_rc, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_frame_done_cb_not_busy = internal constant [31 x i8] c"dpu_enc_frame_done_cb_not_busy\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_frame_done_cb_not_busy = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_frame_done_cb_not_busy }, align 4
@__tracepoint_dpu_enc_frame_done_cb_not_busy = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_frame_done_cb_not_busy, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_frame_done_cb_not_busy, ptr null, ptr @__traceiter_dpu_enc_frame_done_cb_not_busy, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_frame_done_cb_not_busy = internal constant ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_frame_done_cb = internal constant [22 x i8] c"dpu_enc_frame_done_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_frame_done_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_frame_done_cb }, align 4
@__tracepoint_dpu_enc_frame_done_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_frame_done_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_frame_done_cb, ptr null, ptr @__traceiter_dpu_enc_frame_done_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_frame_done_cb = internal constant ptr @__tracepoint_dpu_enc_frame_done_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_trigger_flush = internal constant [22 x i8] c"dpu_enc_trigger_flush\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_trigger_flush = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_trigger_flush }, align 4
@__tracepoint_dpu_enc_trigger_flush = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_trigger_flush, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_trigger_flush, ptr null, ptr @__traceiter_dpu_enc_trigger_flush, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_trigger_flush = internal constant ptr @__tracepoint_dpu_enc_trigger_flush, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_vsync_event_work = internal constant [25 x i8] c"dpu_enc_vsync_event_work\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_vsync_event_work = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_vsync_event_work }, align 4
@__tracepoint_dpu_enc_vsync_event_work = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_vsync_event_work, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_vsync_event_work, ptr null, ptr @__traceiter_dpu_enc_vsync_event_work, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_vsync_event_work = internal constant ptr @__tracepoint_dpu_enc_vsync_event_work, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_early_kickoff = internal constant [22 x i8] c"dpu_enc_early_kickoff\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_early_kickoff = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_early_kickoff }, align 4
@__tracepoint_dpu_enc_early_kickoff = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_early_kickoff, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_early_kickoff, ptr null, ptr @__traceiter_dpu_enc_early_kickoff, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_early_kickoff = internal constant ptr @__tracepoint_dpu_enc_early_kickoff, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_frame_done_timeout = internal constant [27 x i8] c"dpu_enc_frame_done_timeout\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_frame_done_timeout = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_frame_done_timeout }, align 4
@__tracepoint_dpu_enc_frame_done_timeout = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_frame_done_timeout, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_frame_done_timeout, ptr null, ptr @__traceiter_dpu_enc_frame_done_timeout, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_frame_done_timeout = internal constant ptr @__tracepoint_dpu_enc_frame_done_timeout, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_frame_event_cb = internal constant [24 x i8] c"dpu_crtc_frame_event_cb\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_frame_event_cb = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_frame_event_cb }, align 4
@__tracepoint_dpu_crtc_frame_event_cb = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_frame_event_cb, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_frame_event_cb, ptr null, ptr @__traceiter_dpu_crtc_frame_event_cb, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_frame_event_cb = internal constant ptr @__tracepoint_dpu_crtc_frame_event_cb, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_frame_event_done = internal constant [26 x i8] c"dpu_crtc_frame_event_done\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_frame_event_done = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_frame_event_done }, align 4
@__tracepoint_dpu_crtc_frame_event_done = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_frame_event_done, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_frame_event_done, ptr null, ptr @__traceiter_dpu_crtc_frame_event_done, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_frame_event_done = internal constant ptr @__tracepoint_dpu_crtc_frame_event_done, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_frame_event_more_pending = internal constant [34 x i8] c"dpu_crtc_frame_event_more_pending\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_frame_event_more_pending = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_frame_event_more_pending }, align 4
@__tracepoint_dpu_crtc_frame_event_more_pending = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_frame_event_more_pending, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_frame_event_more_pending, ptr null, ptr @__traceiter_dpu_crtc_frame_event_more_pending, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_frame_event_more_pending = internal constant ptr @__tracepoint_dpu_crtc_frame_event_more_pending, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_wait_event_timeout = internal constant [27 x i8] c"dpu_enc_wait_event_timeout\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_wait_event_timeout = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_wait_event_timeout }, align 4
@__tracepoint_dpu_enc_wait_event_timeout = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_wait_event_timeout, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_wait_event_timeout, ptr null, ptr @__traceiter_dpu_enc_wait_event_timeout, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_wait_event_timeout = internal constant ptr @__tracepoint_dpu_enc_wait_event_timeout, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_cmd_irq_ctrl = internal constant [26 x i8] c"dpu_enc_phys_cmd_irq_ctrl\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_cmd_irq_ctrl = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_cmd_irq_ctrl }, align 4
@__tracepoint_dpu_enc_phys_cmd_irq_ctrl = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_cmd_irq_ctrl, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_cmd_irq_ctrl, ptr null, ptr @__traceiter_dpu_enc_phys_cmd_irq_ctrl, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_cmd_irq_ctrl = internal constant ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_cmd_pp_tx_done = internal constant [28 x i8] c"dpu_enc_phys_cmd_pp_tx_done\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_cmd_pp_tx_done = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_cmd_pp_tx_done }, align 4
@__tracepoint_dpu_enc_phys_cmd_pp_tx_done = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_cmd_pp_tx_done, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_cmd_pp_tx_done, ptr null, ptr @__traceiter_dpu_enc_phys_cmd_pp_tx_done, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_cmd_pp_tx_done = internal constant ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_cmd_pdone_timeout = internal constant [31 x i8] c"dpu_enc_phys_cmd_pdone_timeout\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_cmd_pdone_timeout = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_cmd_pdone_timeout }, align 4
@__tracepoint_dpu_enc_phys_cmd_pdone_timeout = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_cmd_pdone_timeout, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_cmd_pdone_timeout, ptr null, ptr @__traceiter_dpu_enc_phys_cmd_pdone_timeout, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_cmd_pdone_timeout = internal constant ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_vid_post_kickoff = internal constant [30 x i8] c"dpu_enc_phys_vid_post_kickoff\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_vid_post_kickoff = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_vid_post_kickoff }, align 4
@__tracepoint_dpu_enc_phys_vid_post_kickoff = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_vid_post_kickoff, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_vid_post_kickoff, ptr null, ptr @__traceiter_dpu_enc_phys_vid_post_kickoff, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_vid_post_kickoff = internal constant ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_enc_phys_vid_irq_ctrl = internal constant [26 x i8] c"dpu_enc_phys_vid_irq_ctrl\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_enc_phys_vid_irq_ctrl = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_enc_phys_vid_irq_ctrl }, align 4
@__tracepoint_dpu_enc_phys_vid_irq_ctrl = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_enc_phys_vid_irq_ctrl, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_enc_phys_vid_irq_ctrl, ptr null, ptr @__traceiter_dpu_enc_phys_vid_irq_ctrl, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_enc_phys_vid_irq_ctrl = internal constant ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_setup_mixer = internal constant [21 x i8] c"dpu_crtc_setup_mixer\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_setup_mixer = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_setup_mixer }, align 4
@__tracepoint_dpu_crtc_setup_mixer = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_setup_mixer, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_setup_mixer, ptr null, ptr @__traceiter_dpu_crtc_setup_mixer, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_setup_mixer = internal constant ptr @__tracepoint_dpu_crtc_setup_mixer, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_setup_lm_bounds = internal constant [25 x i8] c"dpu_crtc_setup_lm_bounds\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_setup_lm_bounds = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_setup_lm_bounds }, align 4
@__tracepoint_dpu_crtc_setup_lm_bounds = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_setup_lm_bounds, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_setup_lm_bounds, ptr null, ptr @__traceiter_dpu_crtc_setup_lm_bounds, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_setup_lm_bounds = internal constant ptr @__tracepoint_dpu_crtc_setup_lm_bounds, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_vblank_enable = internal constant [23 x i8] c"dpu_crtc_vblank_enable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_vblank_enable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_vblank_enable }, align 4
@__tracepoint_dpu_crtc_vblank_enable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_vblank_enable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_vblank_enable, ptr null, ptr @__traceiter_dpu_crtc_vblank_enable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_vblank_enable = internal constant ptr @__tracepoint_dpu_crtc_vblank_enable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_enable = internal constant [16 x i8] c"dpu_crtc_enable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_enable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_enable }, align 4
@__tracepoint_dpu_crtc_enable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_enable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_enable, ptr null, ptr @__traceiter_dpu_crtc_enable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_enable = internal constant ptr @__tracepoint_dpu_crtc_enable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_disable = internal constant [17 x i8] c"dpu_crtc_disable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_disable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_disable }, align 4
@__tracepoint_dpu_crtc_disable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_disable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_disable, ptr null, ptr @__traceiter_dpu_crtc_disable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_disable = internal constant ptr @__tracepoint_dpu_crtc_disable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_vblank = internal constant [16 x i8] c"dpu_crtc_vblank\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_vblank = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_vblank }, align 4
@__tracepoint_dpu_crtc_vblank = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_vblank, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_vblank, ptr null, ptr @__traceiter_dpu_crtc_vblank, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_vblank = internal constant ptr @__tracepoint_dpu_crtc_vblank, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_crtc_disable_frame_pending = internal constant [31 x i8] c"dpu_crtc_disable_frame_pending\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_crtc_disable_frame_pending = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_crtc_disable_frame_pending }, align 4
@__tracepoint_dpu_crtc_disable_frame_pending = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_crtc_disable_frame_pending, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_crtc_disable_frame_pending, ptr null, ptr @__traceiter_dpu_crtc_disable_frame_pending, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_crtc_disable_frame_pending = internal constant ptr @__tracepoint_dpu_crtc_disable_frame_pending, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_plane_set_scanout = internal constant [22 x i8] c"dpu_plane_set_scanout\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_plane_set_scanout = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_plane_set_scanout }, align 4
@__tracepoint_dpu_plane_set_scanout = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_plane_set_scanout, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_plane_set_scanout, ptr null, ptr @__traceiter_dpu_plane_set_scanout, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_plane_set_scanout = internal constant ptr @__tracepoint_dpu_plane_set_scanout, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_plane_disable = internal constant [18 x i8] c"dpu_plane_disable\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_plane_disable = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_plane_disable }, align 4
@__tracepoint_dpu_plane_disable = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_plane_disable, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_plane_disable, ptr null, ptr @__traceiter_dpu_plane_disable, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_plane_disable = internal constant ptr @__tracepoint_dpu_plane_disable, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_rm_reserve_intf = internal constant [20 x i8] c"dpu_rm_reserve_intf\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_rm_reserve_intf = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_rm_reserve_intf }, align 4
@__tracepoint_dpu_rm_reserve_intf = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_rm_reserve_intf, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_rm_reserve_intf, ptr null, ptr @__traceiter_dpu_rm_reserve_intf, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_rm_reserve_intf = internal constant ptr @__tracepoint_dpu_rm_reserve_intf, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_rm_reserve_ctls = internal constant [20 x i8] c"dpu_rm_reserve_ctls\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_rm_reserve_ctls = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_rm_reserve_ctls }, align 4
@__tracepoint_dpu_rm_reserve_ctls = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_rm_reserve_ctls, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_rm_reserve_ctls, ptr null, ptr @__traceiter_dpu_rm_reserve_ctls, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_rm_reserve_ctls = internal constant ptr @__tracepoint_dpu_rm_reserve_ctls, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_rm_reserve_lms = internal constant [19 x i8] c"dpu_rm_reserve_lms\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_rm_reserve_lms = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_rm_reserve_lms }, align 4
@__tracepoint_dpu_rm_reserve_lms = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_rm_reserve_lms, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_rm_reserve_lms, ptr null, ptr @__traceiter_dpu_rm_reserve_lms, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_rm_reserve_lms = internal constant ptr @__tracepoint_dpu_rm_reserve_lms, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_vbif_wait_xin_halt_fail = internal constant [28 x i8] c"dpu_vbif_wait_xin_halt_fail\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_vbif_wait_xin_halt_fail = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_vbif_wait_xin_halt_fail }, align 4
@__tracepoint_dpu_vbif_wait_xin_halt_fail = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_vbif_wait_xin_halt_fail, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_vbif_wait_xin_halt_fail, ptr null, ptr @__traceiter_dpu_vbif_wait_xin_halt_fail, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_vbif_wait_xin_halt_fail = internal constant ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_pp_connect_ext_te = internal constant [22 x i8] c"dpu_pp_connect_ext_te\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_pp_connect_ext_te = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_pp_connect_ext_te }, align 4
@__tracepoint_dpu_pp_connect_ext_te = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_pp_connect_ext_te, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_pp_connect_ext_te, ptr null, ptr @__traceiter_dpu_pp_connect_ext_te, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_pp_connect_ext_te = internal constant ptr @__tracepoint_dpu_pp_connect_ext_te, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_core_irq_register_callback = internal constant [31 x i8] c"dpu_core_irq_register_callback\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_core_irq_register_callback = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_core_irq_register_callback }, align 4
@__tracepoint_dpu_core_irq_register_callback = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_core_irq_register_callback, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_core_irq_register_callback, ptr null, ptr @__traceiter_dpu_core_irq_register_callback, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_core_irq_register_callback = internal constant ptr @__tracepoint_dpu_core_irq_register_callback, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_core_irq_unregister_callback = internal constant [33 x i8] c"dpu_core_irq_unregister_callback\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_core_irq_unregister_callback = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_core_irq_unregister_callback }, align 4
@__tracepoint_dpu_core_irq_unregister_callback = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_core_irq_unregister_callback, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_core_irq_unregister_callback, ptr null, ptr @__traceiter_dpu_core_irq_unregister_callback, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_core_irq_unregister_callback = internal constant ptr @__tracepoint_dpu_core_irq_unregister_callback, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_core_perf_update_clk = internal constant [25 x i8] c"dpu_core_perf_update_clk\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_core_perf_update_clk = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_core_perf_update_clk }, align 4
@__tracepoint_dpu_core_perf_update_clk = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_core_perf_update_clk, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_core_perf_update_clk, ptr null, ptr @__traceiter_dpu_core_perf_update_clk, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_core_perf_update_clk = internal constant ptr @__tracepoint_dpu_core_perf_update_clk, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_hw_ctl_update_pending_flush = internal constant [32 x i8] c"dpu_hw_ctl_update_pending_flush\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_hw_ctl_update_pending_flush = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_hw_ctl_update_pending_flush }, align 4
@__tracepoint_dpu_hw_ctl_update_pending_flush = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_hw_ctl_update_pending_flush, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_hw_ctl_update_pending_flush, ptr null, ptr @__traceiter_dpu_hw_ctl_update_pending_flush, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_hw_ctl_update_pending_flush = internal constant ptr @__tracepoint_dpu_hw_ctl_update_pending_flush, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_hw_ctl_clear_pending_flush = internal constant [31 x i8] c"dpu_hw_ctl_clear_pending_flush\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_hw_ctl_clear_pending_flush = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_hw_ctl_clear_pending_flush }, align 4
@__tracepoint_dpu_hw_ctl_clear_pending_flush = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_hw_ctl_clear_pending_flush, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_hw_ctl_clear_pending_flush, ptr null, ptr @__traceiter_dpu_hw_ctl_clear_pending_flush, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_hw_ctl_clear_pending_flush = internal constant ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_hw_ctl_trigger_pending_flush = internal constant [33 x i8] c"dpu_hw_ctl_trigger_pending_flush\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_hw_ctl_trigger_pending_flush = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_hw_ctl_trigger_pending_flush }, align 4
@__tracepoint_dpu_hw_ctl_trigger_pending_flush = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_hw_ctl_trigger_pending_flush, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_hw_ctl_trigger_pending_flush, ptr null, ptr @__traceiter_dpu_hw_ctl_trigger_pending_flush, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_hw_ctl_trigger_pending_flush = internal constant ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_hw_ctl_trigger_prepare = internal constant [27 x i8] c"dpu_hw_ctl_trigger_prepare\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_hw_ctl_trigger_prepare = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_hw_ctl_trigger_prepare }, align 4
@__tracepoint_dpu_hw_ctl_trigger_prepare = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_hw_ctl_trigger_prepare, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_hw_ctl_trigger_prepare, ptr null, ptr @__traceiter_dpu_hw_ctl_trigger_prepare, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_hw_ctl_trigger_prepare = internal constant ptr @__tracepoint_dpu_hw_ctl_trigger_prepare, section "__tracepoints_ptrs", align 4
@__tpstrtab_dpu_hw_ctl_trigger_start = internal constant [25 x i8] c"dpu_hw_ctl_trigger_start\00", section "__tracepoints_strings", align 1
@__SCK__tp_func_dpu_hw_ctl_trigger_start = dso_local global %struct.static_call_key { ptr @__traceiter_dpu_hw_ctl_trigger_start }, align 4
@__tracepoint_dpu_hw_ctl_trigger_start = dso_local global { ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr } { ptr @__tpstrtab_dpu_hw_ctl_trigger_start, { %struct.atomic_t, { ptr } } zeroinitializer, ptr @__SCK__tp_func_dpu_hw_ctl_trigger_start, ptr null, ptr @__traceiter_dpu_hw_ctl_trigger_start, ptr null, ptr null, ptr null }, section "__tracepoints", align 4
@__tracepoint_ptr_dpu_hw_ctl_trigger_start = internal constant ptr @__tracepoint_dpu_hw_ctl_trigger_start, section "__tracepoints_ptrs", align 4
@str__dpu__trace_system_name = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"dpu\00", [28 x i8] zeroinitializer }, align 32
@trace_event_fields_dpu_perf_set_qos_luts = internal global { [7 x %struct.trace_event_fields], [56 x i8] } { [7 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.7, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.8, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.10, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.11, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.12, %union.anon.116 { %struct.anon.117 { ptr @.str.13, i32 8, i32 8, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.14, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_perf_set_qos_luts = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_perf_set_qos_luts, ptr @perf_trace_dpu_perf_set_qos_luts, ptr @trace_event_reg, ptr @trace_event_fields_dpu_perf_set_qos_luts, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_perf_set_qos_luts, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_perf_set_qos_luts, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_perf_set_qos_luts = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_perf_set_qos_luts, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_perf_set_qos_luts = internal global { [118 x i8], [42 x i8] } { [118 x i8] c"\22pnum=%d fmt=%x rt=%d fl=%d lut=0x%llx lut_usage=%d\22, REC->pnum, REC->fmt, REC->rt, REC->fl, REC->lut, REC->lut_usage\00", [42 x i8] zeroinitializer }, align 32
@event_dpu_perf_set_qos_luts = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_perf_set_qos_luts, %union.anon.118 { ptr @__tracepoint_dpu_perf_set_qos_luts }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_perf_set_qos_luts }, ptr @print_fmt_dpu_perf_set_qos_luts, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_perf_set_qos_luts = internal global ptr @event_dpu_perf_set_qos_luts, section "_ftrace_events", align 4
@trace_event_fields_dpu_perf_set_danger_luts = internal global { [6 x %struct.trace_event_fields], [48 x i8] } { [6 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.7, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.8, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.16, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.17, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.18, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_perf_set_danger_luts = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_perf_set_danger_luts, ptr @perf_trace_dpu_perf_set_danger_luts, ptr @trace_event_reg, ptr @trace_event_fields_dpu_perf_set_danger_luts, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_perf_set_danger_luts, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_perf_set_danger_luts, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_perf_set_danger_luts = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_perf_set_danger_luts, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_perf_set_danger_luts = internal global { [106 x i8], [54 x i8] } { [106 x i8] c"\22pnum=%d fmt=%x mode=%d luts[0x%x, 0x%x]\22, REC->pnum, REC->fmt, REC->mode, REC->danger_lut, REC->safe_lut\00", [54 x i8] zeroinitializer }, align 32
@event_dpu_perf_set_danger_luts = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_perf_set_danger_luts, %union.anon.118 { ptr @__tracepoint_dpu_perf_set_danger_luts }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_perf_set_danger_luts }, ptr @print_fmt_dpu_perf_set_danger_luts, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_perf_set_danger_luts = internal global ptr @event_dpu_perf_set_danger_luts, section "_ftrace_events", align 4
@trace_event_fields_dpu_perf_set_ot = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.7, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.20, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.21, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.22, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dpu_perf_set_ot = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_perf_set_ot, ptr @perf_trace_dpu_perf_set_ot, ptr @trace_event_reg, ptr @trace_event_fields_dpu_perf_set_ot, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_perf_set_ot, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_perf_set_ot, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_perf_set_ot = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_perf_set_ot, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_perf_set_ot = internal global { [86 x i8], [42 x i8] } { [86 x i8] c"\22pnum:%d xin_id:%d ot:%d vbif:%d\22, REC->pnum, REC->xin_id, REC->rd_lim, REC->vbif_idx\00", [42 x i8] zeroinitializer }, align 32
@event_dpu_perf_set_ot = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_perf_set_ot, %union.anon.118 { ptr @__tracepoint_dpu_perf_set_ot }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_perf_set_ot }, ptr @print_fmt_dpu_perf_set_ot, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_perf_set_ot = internal global ptr @event_dpu_perf_set_ot, section "_ftrace_events", align 4
@trace_event_fields_dpu_cmd_release_bw = internal global { [2 x %struct.trace_event_fields], [48 x i8] } { [2 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.24, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_cmd_release_bw = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_cmd_release_bw, ptr @perf_trace_dpu_cmd_release_bw, ptr @trace_event_reg, ptr @trace_event_fields_dpu_cmd_release_bw, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_cmd_release_bw, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_cmd_release_bw, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_cmd_release_bw = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_cmd_release_bw, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_cmd_release_bw = internal global { [24 x i8], [40 x i8] } { [24 x i8] c"\22crtc:%d\22, REC->crtc_id\00", [40 x i8] zeroinitializer }, align 32
@event_dpu_cmd_release_bw = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_cmd_release_bw, %union.anon.118 { ptr @__tracepoint_dpu_cmd_release_bw }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_cmd_release_bw }, ptr @print_fmt_dpu_cmd_release_bw, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_cmd_release_bw = internal global ptr @event_dpu_cmd_release_bw, section "_ftrace_events", align 4
@trace_event_fields_tracing_mark_write = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.28, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.29, %union.anon.116 { %struct.anon.117 { ptr @.str.30, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.31, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_tracing_mark_write = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_tracing_mark_write, ptr @perf_trace_tracing_mark_write, ptr @trace_event_reg, ptr @trace_event_fields_tracing_mark_write, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_tracing_mark_write, i64 24), ptr getelementptr (i8, ptr @event_class_tracing_mark_write, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_tracing_mark_write = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_tracing_mark_write, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_tracing_mark_write = internal global { [74 x i8], [54 x i8] } { [74 x i8] c"\22%s|%d|%s\22, REC->trace_begin ? \22B\22 : \22E\22, REC->pid, __get_str(trace_name)\00", [54 x i8] zeroinitializer }, align 32
@event_tracing_mark_write = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_tracing_mark_write, %union.anon.118 { ptr @__tracepoint_tracing_mark_write }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_tracing_mark_write }, ptr @print_fmt_tracing_mark_write, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_tracing_mark_write = internal global ptr @event_tracing_mark_write, section "_ftrace_events", align 4
@trace_event_fields_dpu_trace_counter = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.28, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.29, %union.anon.116 { %struct.anon.117 { ptr @.str.35, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.36, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_trace_counter = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_trace_counter, ptr @perf_trace_dpu_trace_counter, ptr @trace_event_reg, ptr @trace_event_fields_dpu_trace_counter, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_trace_counter, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_trace_counter, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_trace_counter = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_trace_counter, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_trace_counter = internal global { [58 x i8], [38 x i8] } { [58 x i8] c"\22%d|%s|%d\22, REC->pid, __get_str(counter_name), REC->value\00", [38 x i8] zeroinitializer }, align 32
@event_dpu_trace_counter = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_trace_counter, %union.anon.118 { ptr @__tracepoint_dpu_trace_counter }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_trace_counter }, ptr @print_fmt_dpu_trace_counter, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_trace_counter = internal global ptr @event_dpu_trace_counter, section "_ftrace_events", align 4
@trace_event_fields_dpu_perf_crtc_update = internal global { [7 x %struct.trace_event_fields], [56 x i8] } { [7 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.38, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.12, %union.anon.116 { %struct.anon.117 { ptr @.str.39, i32 8, i32 8, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.40, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.41, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.42, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.43, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_perf_crtc_update = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_perf_crtc_update, ptr @perf_trace_dpu_perf_crtc_update, ptr @trace_event_reg, ptr @trace_event_fields_dpu_perf_crtc_update, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_perf_crtc_update, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_perf_crtc_update, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_perf_crtc_update = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_perf_crtc_update, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_perf_crtc_update = internal global { [157 x i8], [35 x i8] } { [157 x i8] c"\22crtc=%d bw_ctl=%llu clk_rate=%u stop_req=%d u_bus=%d u_clk=%d\22, REC->crtc, REC->bw_ctl, REC->core_clk_rate, REC->stop_req, REC->update_bus, REC->update_clk\00", [35 x i8] zeroinitializer }, align 32
@event_dpu_perf_crtc_update = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_perf_crtc_update, %union.anon.118 { ptr @__tracepoint_dpu_perf_crtc_update }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_perf_crtc_update }, ptr @print_fmt_dpu_perf_crtc_update, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_perf_crtc_update = internal global ptr @event_dpu_perf_crtc_update, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_irq_template = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.47, %union.anon.116 { %struct.anon.117 { ptr @.str.48, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.49, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_irq_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_irq_template, ptr @perf_trace_dpu_enc_irq_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_irq_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_irq_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_irq_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_irq_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_irq_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_irq_template = internal global { [67 x i8], [61 x i8] } { [67 x i8] c"\22id=%u, intr=%d, irq=%d\22, REC->drm_id, REC->intr_idx, REC->irq_idx\00", [61 x i8] zeroinitializer }, align 32
@event_dpu_enc_irq_register_success = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_irq_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_irq_register_success }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_irq_template }, ptr @print_fmt_dpu_enc_irq_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_irq_register_success = internal global ptr @event_dpu_enc_irq_register_success, section "_ftrace_events", align 4
@event_dpu_enc_irq_unregister_success = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_irq_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_irq_unregister_success }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_irq_template }, ptr @print_fmt_dpu_enc_irq_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_irq_unregister_success = internal global ptr @event_dpu_enc_irq_unregister_success, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_irq_wait_success = internal global { [6 x %struct.trace_event_fields], [48 x i8] } { [6 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.47, %union.anon.116 { %struct.anon.117 { ptr @.str.48, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.49, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.51, %union.anon.116 { %struct.anon.117 { ptr @.str.52, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.53, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_irq_wait_success = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_irq_wait_success, ptr @perf_trace_dpu_enc_irq_wait_success, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_irq_wait_success, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_irq_wait_success, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_irq_wait_success, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_irq_wait_success = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_irq_wait_success, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_irq_wait_success = internal global { [119 x i8], [41 x i8] } { [119 x i8] c"\22id=%u, intr=%d, irq=%d, pp=%d, atomic_cnt=%d\22, REC->drm_id, REC->intr_idx, REC->irq_idx, REC->pp_idx, REC->atomic_cnt\00", [41 x i8] zeroinitializer }, align 32
@event_dpu_enc_irq_wait_success = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_irq_wait_success, %union.anon.118 { ptr @__tracepoint_dpu_enc_irq_wait_success }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_irq_wait_success }, ptr @print_fmt_dpu_enc_irq_wait_success, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_irq_wait_success = internal global ptr @event_dpu_enc_irq_wait_success, section "_ftrace_events", align 4
@trace_event_fields_dpu_drm_obj_template = internal global { [2 x %struct.trace_event_fields], [48 x i8] } { [2 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_drm_obj_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_drm_obj_template, ptr @perf_trace_dpu_drm_obj_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_drm_obj_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_drm_obj_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_drm_obj_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_drm_obj_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_drm_obj_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_drm_obj_template = internal global { [21 x i8], [43 x i8] } { [21 x i8] c"\22id=%u\22, REC->drm_id\00", [43 x i8] zeroinitializer }, align 32
@event_dpu_enc_atomic_check = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_atomic_check }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_atomic_check = internal global ptr @event_dpu_enc_atomic_check, section "_ftrace_events", align 4
@event_dpu_enc_mode_set = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_mode_set }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_mode_set = internal global ptr @event_dpu_enc_mode_set, section "_ftrace_events", align 4
@event_dpu_enc_disable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_disable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_disable = internal global ptr @event_dpu_enc_disable, section "_ftrace_events", align 4
@event_dpu_enc_kickoff = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_kickoff }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_kickoff = internal global ptr @event_dpu_enc_kickoff, section "_ftrace_events", align 4
@event_dpu_enc_prepare_kickoff = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_prepare_kickoff }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_prepare_kickoff = internal global ptr @event_dpu_enc_prepare_kickoff, section "_ftrace_events", align 4
@event_dpu_enc_prepare_kickoff_reset = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_prepare_kickoff_reset }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_prepare_kickoff_reset = internal global ptr @event_dpu_enc_prepare_kickoff_reset, section "_ftrace_events", align 4
@event_dpu_crtc_complete_flip = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_complete_flip }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_complete_flip = internal global ptr @event_dpu_crtc_complete_flip, section "_ftrace_events", align 4
@event_dpu_crtc_vblank_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_vblank_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_vblank_cb = internal global ptr @event_dpu_crtc_vblank_cb, section "_ftrace_events", align 4
@event_dpu_crtc_complete_commit = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_complete_commit }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_complete_commit = internal global ptr @event_dpu_crtc_complete_commit, section "_ftrace_events", align 4
@event_dpu_kms_commit = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_kms_commit }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_kms_commit = internal global ptr @event_dpu_kms_commit, section "_ftrace_events", align 4
@event_dpu_kms_wait_for_commit_done = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_kms_wait_for_commit_done }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_kms_wait_for_commit_done = internal global ptr @event_dpu_kms_wait_for_commit_done, section "_ftrace_events", align 4
@event_dpu_crtc_runtime_resume = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_drm_obj_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_runtime_resume }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_drm_obj_template }, ptr @print_fmt_dpu_drm_obj_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_runtime_resume = internal global ptr @event_dpu_crtc_runtime_resume, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_enable = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.56, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.57, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_enable = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_enable, ptr @perf_trace_dpu_enc_enable, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_enable, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_enable, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_enable, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_enable = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_enable, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_enable = internal global { [63 x i8], [33 x i8] } { [63 x i8] c"\22id=%u, mode=%dx%d\22, REC->drm_id, REC->hdisplay, REC->vdisplay\00", [33 x i8] zeroinitializer }, align 32
@event_dpu_enc_enable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_enable, %union.anon.118 { ptr @__tracepoint_dpu_enc_enable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_enable }, ptr @print_fmt_dpu_enc_enable, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_enable = internal global ptr @event_dpu_enc_enable, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_keyval_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.59, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_keyval_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_keyval_template, ptr @perf_trace_dpu_enc_keyval_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_keyval_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_keyval_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_keyval_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_keyval_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_keyval_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_keyval_template = internal global { [39 x i8], [57 x i8] } { [39 x i8] c"\22id=%u, val=%d\22, REC->drm_id, REC->val\00", [57 x i8] zeroinitializer }, align 32
@event_dpu_enc_underrun_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_keyval_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_underrun_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_keyval_template }, ptr @print_fmt_dpu_enc_keyval_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_underrun_cb = internal global ptr @event_dpu_enc_underrun_cb, section "_ftrace_events", align 4
@event_dpu_enc_trigger_start = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_keyval_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_trigger_start }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_keyval_template }, ptr @print_fmt_dpu_enc_keyval_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_trigger_start = internal global ptr @event_dpu_enc_trigger_start, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_atomic_check_flags = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.61, %union.anon.116 { %struct.anon.117 { ptr @.str.62, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_atomic_check_flags = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_atomic_check_flags, ptr @perf_trace_dpu_enc_atomic_check_flags, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_atomic_check_flags, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_atomic_check_flags, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_atomic_check_flags, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_atomic_check_flags = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_atomic_check_flags, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_atomic_check_flags = internal global { [43 x i8], [53 x i8] } { [43 x i8] c"\22id=%u, flags=%u\22, REC->drm_id, REC->flags\00", [53 x i8] zeroinitializer }, align 32
@event_dpu_enc_atomic_check_flags = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_atomic_check_flags, %union.anon.118 { ptr @__tracepoint_dpu_enc_atomic_check_flags }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_atomic_check_flags }, ptr @print_fmt_dpu_enc_atomic_check_flags, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_atomic_check_flags = internal global ptr @event_dpu_enc_atomic_check_flags, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_id_enable_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.64, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_id_enable_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_id_enable_template, ptr @perf_trace_dpu_enc_id_enable_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_id_enable_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_id_enable_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_id_enable_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_id_enable_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_id_enable_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_id_enable_template = internal global { [64 x i8], [32 x i8] } { [64 x i8] c"\22id=%u, enable=%s\22, REC->drm_id, REC->enable ? \22true\22 : \22false\22\00", [32 x i8] zeroinitializer }, align 32
@event_dpu_enc_rc_helper = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_id_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_rc_helper }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_id_enable_template }, ptr @print_fmt_dpu_enc_id_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_rc_helper = internal global ptr @event_dpu_enc_rc_helper, section "_ftrace_events", align 4
@event_dpu_enc_vblank_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_id_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_vblank_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_id_enable_template }, ptr @print_fmt_dpu_enc_id_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_vblank_cb = internal global ptr @event_dpu_enc_vblank_cb, section "_ftrace_events", align 4
@event_dpu_enc_frame_event_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_id_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_frame_event_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_id_enable_template }, ptr @print_fmt_dpu_enc_id_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_frame_event_cb = internal global ptr @event_dpu_enc_frame_event_cb, section "_ftrace_events", align 4
@event_dpu_enc_phys_cmd_connect_te = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_id_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_cmd_connect_te }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_id_enable_template }, ptr @print_fmt_dpu_enc_id_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_cmd_connect_te = internal global ptr @event_dpu_enc_phys_cmd_connect_te, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_rc = internal global { [6 x %struct.trace_event_fields], [48 x i8] } { [6 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.68, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.69, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.70, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.29, %union.anon.116 { %struct.anon.117 { ptr @.str.71, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_rc = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_rc, ptr @perf_trace_dpu_enc_rc, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_rc, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_rc, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_rc, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_rc = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_rc, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_rc = internal global { [168 x i8], [56 x i8] } { [168 x i8] c"\22%s: id:%u, sw_event:%d, idle_pc_supported:%s, rc_state:%d\22, __get_str(stage_str), REC->drm_id, REC->sw_event, REC->idle_pc_supported ? \22true\22 : \22false\22, REC->rc_state\00", [56 x i8] zeroinitializer }, align 32
@event_dpu_enc_rc = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_rc, %union.anon.118 { ptr @__tracepoint_dpu_enc_rc }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_rc }, ptr @print_fmt_dpu_enc_rc, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_rc = internal global ptr @event_dpu_enc_rc, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_frame_done_cb_not_busy = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.73, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.74, %union.anon.116 { %struct.anon.117 { ptr @.str.75, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_frame_done_cb_not_busy = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_frame_done_cb_not_busy, ptr @perf_trace_dpu_enc_frame_done_cb_not_busy, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_frame_done_cb_not_busy, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_frame_done_cb_not_busy, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_frame_done_cb_not_busy, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_frame_done_cb_not_busy, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_frame_done_cb_not_busy = internal global { [67 x i8], [61 x i8] } { [67 x i8] c"\22id=%u, event=%u, intf=%d\22, REC->drm_id, REC->event, REC->intf_idx\00", [61 x i8] zeroinitializer }, align 32
@event_dpu_enc_frame_done_cb_not_busy = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_frame_done_cb_not_busy, %union.anon.118 { ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy }, ptr @print_fmt_dpu_enc_frame_done_cb_not_busy, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_frame_done_cb_not_busy = internal global ptr @event_dpu_enc_frame_done_cb_not_busy, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_frame_done_cb = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.61, %union.anon.116 { %struct.anon.117 { ptr @.str.77, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.78, %union.anon.116 { %struct.anon.117 { ptr @.str.79, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_frame_done_cb = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_frame_done_cb, ptr @perf_trace_dpu_enc_frame_done_cb, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_frame_done_cb, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_frame_done_cb, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_frame_done_cb, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_frame_done_cb = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_frame_done_cb, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_frame_done_cb = internal global { [82 x i8], [46 x i8] } { [82 x i8] c"\22id=%u, idx=%u, frame_busy_mask=%lx\22, REC->drm_id, REC->idx, REC->frame_busy_mask\00", [46 x i8] zeroinitializer }, align 32
@event_dpu_enc_frame_done_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_frame_done_cb, %union.anon.118 { ptr @__tracepoint_dpu_enc_frame_done_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_frame_done_cb }, ptr @print_fmt_dpu_enc_frame_done_cb, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_frame_done_cb = internal global ptr @event_dpu_enc_frame_done_cb, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_trigger_flush = internal global { [7 x %struct.trace_event_fields], [56 x i8] } { [7 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.74, %union.anon.116 { %struct.anon.117 { ptr @.str.75, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.81, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.82, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.83, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.84, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_trigger_flush = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_trigger_flush, ptr @perf_trace_dpu_enc_trigger_flush, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_trigger_flush, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_trigger_flush, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_trigger_flush, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_trigger_flush = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_trigger_flush, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_trigger_flush = internal global { [216 x i8], [40 x i8] } { [216 x i8] c"\22id=%u, intf_idx=%d, pending_kickoff_cnt=%d ctl_idx=%d extra_flush_bits=0x%x pending_flush_ret=0x%x\22, REC->drm_id, REC->intf_idx, REC->pending_kickoff_cnt, REC->ctl_idx, REC->extra_flush_bits, REC->pending_flush_ret\00", [40 x i8] zeroinitializer }, align 32
@event_dpu_enc_trigger_flush = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_trigger_flush, %union.anon.118 { ptr @__tracepoint_dpu_enc_trigger_flush }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_trigger_flush }, ptr @print_fmt_dpu_enc_trigger_flush, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_trigger_flush = internal global ptr @event_dpu_enc_trigger_flush, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_ktime_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.86, %union.anon.116 { %struct.anon.117 { ptr @.str.87, i32 8, i32 8, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_ktime_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_ktime_template, ptr @perf_trace_dpu_enc_ktime_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_ktime_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_ktime_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_ktime_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_ktime_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_ktime_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_ktime_template = internal global { [56 x i8], [40 x i8] } { [56 x i8] c"\22id=%u, time=%lld\22, REC->drm_id, ktime_to_ms(REC->time)\00", [40 x i8] zeroinitializer }, align 32
@event_dpu_enc_vsync_event_work = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_ktime_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_vsync_event_work }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_ktime_template }, ptr @print_fmt_dpu_enc_ktime_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_vsync_event_work = internal global ptr @event_dpu_enc_vsync_event_work, section "_ftrace_events", align 4
@event_dpu_enc_early_kickoff = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_ktime_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_early_kickoff }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_ktime_template }, ptr @print_fmt_dpu_enc_ktime_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_early_kickoff = internal global ptr @event_dpu_enc_early_kickoff, section "_ftrace_events", align 4
@trace_event_fields_dpu_id_event_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.73, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_id_event_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_id_event_template, ptr @perf_trace_dpu_id_event_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_id_event_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_id_event_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_id_event_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_id_event_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_id_event_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_id_event_template = internal global { [43 x i8], [53 x i8] } { [43 x i8] c"\22id=%u, event=%u\22, REC->drm_id, REC->event\00", [53 x i8] zeroinitializer }, align 32
@event_dpu_enc_frame_done_timeout = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_id_event_template, %union.anon.118 { ptr @__tracepoint_dpu_enc_frame_done_timeout }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_id_event_template }, ptr @print_fmt_dpu_id_event_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_frame_done_timeout = internal global ptr @event_dpu_enc_frame_done_timeout, section "_ftrace_events", align 4
@event_dpu_crtc_frame_event_cb = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_id_event_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_frame_event_cb }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_id_event_template }, ptr @print_fmt_dpu_id_event_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_frame_event_cb = internal global ptr @event_dpu_crtc_frame_event_cb, section "_ftrace_events", align 4
@event_dpu_crtc_frame_event_done = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_id_event_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_frame_event_done }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_id_event_template }, ptr @print_fmt_dpu_id_event_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_frame_event_done = internal global ptr @event_dpu_crtc_frame_event_done, section "_ftrace_events", align 4
@event_dpu_crtc_frame_event_more_pending = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_id_event_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_frame_event_more_pending }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_id_event_template }, ptr @print_fmt_dpu_id_event_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_frame_event_more_pending = internal global ptr @event_dpu_crtc_frame_event_more_pending, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_wait_event_timeout = internal global { [7 x %struct.trace_event_fields], [56 x i8] } { [7 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.49, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.90, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.91, %union.anon.116 { %struct.anon.117 { ptr @.str.87, i32 8, i32 8, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.91, %union.anon.116 { %struct.anon.117 { ptr @.str.92, i32 8, i32 8, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.53, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_wait_event_timeout = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_wait_event_timeout, ptr @perf_trace_dpu_enc_wait_event_timeout, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_wait_event_timeout, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_wait_event_timeout, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_wait_event_timeout, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_wait_event_timeout = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_wait_event_timeout, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_wait_event_timeout = internal global { [144 x i8], [48 x i8] } { [144 x i8] c"\22id=%u, irq_idx=%d, rc=%d, time=%lld, expected=%lld cnt=%d\22, REC->drm_id, REC->irq_idx, REC->rc, REC->time, REC->expected_time, REC->atomic_cnt\00", [48 x i8] zeroinitializer }, align 32
@event_dpu_enc_wait_event_timeout = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_wait_event_timeout, %union.anon.118 { ptr @__tracepoint_dpu_enc_wait_event_timeout }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_wait_event_timeout }, ptr @print_fmt_dpu_enc_wait_event_timeout, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_wait_event_timeout = internal global ptr @event_dpu_enc_wait_event_timeout, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_phys_cmd_irq_ctrl = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.51, %union.anon.116 { %struct.anon.117 { ptr @.str.94, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.64, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.95, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_phys_cmd_irq_ctrl = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_phys_cmd_irq_ctrl, ptr @perf_trace_dpu_enc_phys_cmd_irq_ctrl, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_phys_cmd_irq_ctrl, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_irq_ctrl, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_irq_ctrl, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_phys_cmd_irq_ctrl, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_phys_cmd_irq_ctrl = internal global { [104 x i8], [56 x i8] } { [104 x i8] c"\22id=%u, pp=%d, enable=%s, refcnt=%d\22, REC->drm_id, REC->pp, REC->enable ? \22true\22 : \22false\22, REC->refcnt\00", [56 x i8] zeroinitializer }, align 32
@event_dpu_enc_phys_cmd_irq_ctrl = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_phys_cmd_irq_ctrl, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl }, ptr @print_fmt_dpu_enc_phys_cmd_irq_ctrl, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_cmd_irq_ctrl = internal global ptr @event_dpu_enc_phys_cmd_irq_ctrl, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_phys_cmd_pp_tx_done = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.51, %union.anon.116 { %struct.anon.117 { ptr @.str.94, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.97, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.73, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_phys_cmd_pp_tx_done = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_phys_cmd_pp_tx_done, ptr @perf_trace_dpu_enc_phys_cmd_pp_tx_done, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_phys_cmd_pp_tx_done, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_pp_tx_done, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_pp_tx_done, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_phys_cmd_pp_tx_done, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_phys_cmd_pp_tx_done = internal global { [89 x i8], [39 x i8] } { [89 x i8] c"\22id=%u, pp=%d, new_count=%d, event=%u\22, REC->drm_id, REC->pp, REC->new_count, REC->event\00", [39 x i8] zeroinitializer }, align 32
@event_dpu_enc_phys_cmd_pp_tx_done = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_phys_cmd_pp_tx_done, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done }, ptr @print_fmt_dpu_enc_phys_cmd_pp_tx_done, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_cmd_pp_tx_done = internal global ptr @event_dpu_enc_phys_cmd_pp_tx_done, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_phys_cmd_pdone_timeout = internal global { [6 x %struct.trace_event_fields], [48 x i8] } { [6 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.51, %union.anon.116 { %struct.anon.117 { ptr @.str.94, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.99, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.100, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.73, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [48 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_phys_cmd_pdone_timeout = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_phys_cmd_pdone_timeout, ptr @perf_trace_dpu_enc_phys_cmd_pdone_timeout, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_phys_cmd_pdone_timeout, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_pdone_timeout, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_cmd_pdone_timeout, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_phys_cmd_pdone_timeout, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_phys_cmd_pdone_timeout = internal global { [135 x i8], [57 x i8] } { [135 x i8] c"\22id=%u, pp=%d, timeout_count=%d, kickoff_count=%d, event=%u\22, REC->drm_id, REC->pp, REC->timeout_count, REC->kickoff_count, REC->event\00", [57 x i8] zeroinitializer }, align 32
@event_dpu_enc_phys_cmd_pdone_timeout = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_phys_cmd_pdone_timeout, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout }, ptr @print_fmt_dpu_enc_phys_cmd_pdone_timeout, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_cmd_pdone_timeout = internal global ptr @event_dpu_enc_phys_cmd_pdone_timeout, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_phys_vid_post_kickoff = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.74, %union.anon.116 { %struct.anon.117 { ptr @.str.75, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_phys_vid_post_kickoff = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_phys_vid_post_kickoff, ptr @perf_trace_dpu_enc_phys_vid_post_kickoff, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_phys_vid_post_kickoff, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_vid_post_kickoff, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_vid_post_kickoff, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_phys_vid_post_kickoff, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_phys_vid_post_kickoff = internal global { [49 x i8], [47 x i8] } { [49 x i8] c"\22id=%u, intf_idx=%d\22, REC->drm_id, REC->intf_idx\00", [47 x i8] zeroinitializer }, align 32
@event_dpu_enc_phys_vid_post_kickoff = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_phys_vid_post_kickoff, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff }, ptr @print_fmt_dpu_enc_phys_vid_post_kickoff, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_vid_post_kickoff = internal global ptr @event_dpu_enc_phys_vid_post_kickoff, section "_ftrace_events", align 4
@trace_event_fields_dpu_enc_phys_vid_irq_ctrl = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.74, %union.anon.116 { %struct.anon.117 { ptr @.str.75, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.64, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.95, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dpu_enc_phys_vid_irq_ctrl = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_enc_phys_vid_irq_ctrl, ptr @perf_trace_dpu_enc_phys_vid_irq_ctrl, ptr @trace_event_reg, ptr @trace_event_fields_dpu_enc_phys_vid_irq_ctrl, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_vid_irq_ctrl, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_enc_phys_vid_irq_ctrl, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_enc_phys_vid_irq_ctrl, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_enc_phys_vid_irq_ctrl = internal global { [114 x i8], [46 x i8] } { [114 x i8] c"\22id=%u, intf_idx=%d enable=%s refcnt=%d\22, REC->drm_id, REC->intf_idx, REC->enable ? \22true\22 : \22false\22, REC->drm_id\00", [46 x i8] zeroinitializer }, align 32
@event_dpu_enc_phys_vid_irq_ctrl = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_enc_phys_vid_irq_ctrl, %union.anon.118 { ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl }, ptr @print_fmt_dpu_enc_phys_vid_irq_ctrl, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_enc_phys_vid_irq_ctrl = internal global ptr @event_dpu_enc_phys_vid_irq_ctrl, section "_ftrace_events", align 4
@trace_event_fields_dpu_crtc_setup_mixer = internal global { [13 x %struct.trace_event_fields], [72 x i8] } { [13 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.24, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.104, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.105, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.106, %union.anon.116 { %struct.anon.117 { ptr @.str.107, i32 16, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.106, %union.anon.116 { %struct.anon.117 { ptr @.str.108, i32 16, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.109, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.110, %union.anon.116 { %struct.anon.117 { ptr @.str.111, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.112, %union.anon.116 { %struct.anon.117 { ptr @.str.113, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.114, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.115, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.116, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.117, %union.anon.116 { %struct.anon.117 { ptr @.str.118, i32 8, i32 8, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [72 x i8] zeroinitializer }, align 32
@event_class_dpu_crtc_setup_mixer = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_crtc_setup_mixer, ptr @perf_trace_dpu_crtc_setup_mixer, ptr @trace_event_reg, ptr @trace_event_fields_dpu_crtc_setup_mixer, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_crtc_setup_mixer, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_crtc_setup_mixer, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_crtc_setup_mixer = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_crtc_setup_mixer, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_crtc_setup_mixer = internal global { [796 x i8], [196 x i8] } { [796 x i8] c"\22crtc_id:%u plane_id:%u fb_id:%u src:%d.%06ux%d.%06u%+d.%06u%+d.%06u dst:%dx%d%+d%+d stage_idx:%u stage:%d, sspp:%d multirect_index:%d multirect_mode:%u pix_format:%u modifier:%llu\22, REC->crtc_id, REC->plane_id, REC->fb_id, drm_rect_width(&REC->src_rect) >> 16, ((drm_rect_width(&REC->src_rect) & 0xffff) * 15625) >> 10, drm_rect_height(&REC->src_rect) >> 16, ((drm_rect_height(&REC->src_rect) & 0xffff) * 15625) >> 10, (&REC->src_rect)->x1 >> 16, (((&REC->src_rect)->x1 & 0xffff) * 15625) >> 10, (&REC->src_rect)->y1 >> 16, (((&REC->src_rect)->y1 & 0xffff) * 15625) >> 10, drm_rect_width(&REC->dst_rect), drm_rect_height(&REC->dst_rect), (&REC->dst_rect)->x1, (&REC->dst_rect)->y1, REC->stage_idx, REC->stage, REC->sspp, REC->multirect_idx, REC->multirect_mode, REC->pixel_format, REC->modifier\00", [196 x i8] zeroinitializer }, align 32
@event_dpu_crtc_setup_mixer = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_setup_mixer, %union.anon.118 { ptr @__tracepoint_dpu_crtc_setup_mixer }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_setup_mixer }, ptr @print_fmt_dpu_crtc_setup_mixer, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_setup_mixer = internal global ptr @event_dpu_crtc_setup_mixer, section "_ftrace_events", align 4
@trace_event_fields_dpu_crtc_setup_lm_bounds = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.120, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.106, %union.anon.116 { %struct.anon.117 { ptr @.str.121, i32 16, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_crtc_setup_lm_bounds = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_crtc_setup_lm_bounds, ptr @perf_trace_dpu_crtc_setup_lm_bounds, ptr @trace_event_reg, ptr @trace_event_fields_dpu_crtc_setup_lm_bounds, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_crtc_setup_lm_bounds, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_crtc_setup_lm_bounds, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_crtc_setup_lm_bounds = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_crtc_setup_lm_bounds, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_crtc_setup_lm_bounds = internal global { [162 x i8], [62 x i8] } { [162 x i8] c"\22id:%u mixer:%d bounds:%dx%d%+d%+d\22, REC->drm_id, REC->mixer, drm_rect_width(&REC->bounds), drm_rect_height(&REC->bounds), (&REC->bounds)->x1, (&REC->bounds)->y1\00", [62 x i8] zeroinitializer }, align 32
@event_dpu_crtc_setup_lm_bounds = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_setup_lm_bounds, %union.anon.118 { ptr @__tracepoint_dpu_crtc_setup_lm_bounds }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_setup_lm_bounds }, ptr @print_fmt_dpu_crtc_setup_lm_bounds, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_setup_lm_bounds = internal global ptr @event_dpu_crtc_setup_lm_bounds, section "_ftrace_events", align 4
@trace_event_fields_dpu_crtc_vblank_enable = internal global { [5 x %struct.trace_event_fields], [40 x i8] } { [5 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.123, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.64, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.124, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [40 x i8] zeroinitializer }, align 32
@event_class_dpu_crtc_vblank_enable = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_crtc_vblank_enable, ptr @perf_trace_dpu_crtc_vblank_enable, ptr @trace_event_reg, ptr @trace_event_fields_dpu_crtc_vblank_enable, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_crtc_vblank_enable, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_crtc_vblank_enable, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_crtc_vblank_enable = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_crtc_vblank_enable, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_crtc_vblank_enable = internal global { [138 x i8], [54 x i8] } { [138 x i8] c"\22id:%u encoder:%u enable:%s state{enabled:%s}\22, REC->drm_id, REC->enc_id, REC->enable ? \22true\22 : \22false\22, REC->enabled ? \22true\22 : \22false\22\00", [54 x i8] zeroinitializer }, align 32
@event_dpu_crtc_vblank_enable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_vblank_enable, %union.anon.118 { ptr @__tracepoint_dpu_crtc_vblank_enable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_vblank_enable }, ptr @print_fmt_dpu_crtc_vblank_enable, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_vblank_enable = internal global ptr @event_dpu_crtc_vblank_enable, section "_ftrace_events", align 4
@trace_event_fields_dpu_crtc_enable_template = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.64, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.124, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_crtc_enable_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_crtc_enable_template, ptr @perf_trace_dpu_crtc_enable_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_crtc_enable_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_crtc_enable_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_crtc_enable_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_crtc_enable_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_crtc_enable_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_crtc_enable_template = internal global { [114 x i8], [46 x i8] } { [114 x i8] c"\22id:%u enable:%s state{enabled:%s}\22, REC->drm_id, REC->enable ? \22true\22 : \22false\22, REC->enabled ? \22true\22 : \22false\22\00", [46 x i8] zeroinitializer }, align 32
@event_dpu_crtc_enable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_enable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_enable_template }, ptr @print_fmt_dpu_crtc_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_enable = internal global ptr @event_dpu_crtc_enable, section "_ftrace_events", align 4
@event_dpu_crtc_disable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_disable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_enable_template }, ptr @print_fmt_dpu_crtc_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_disable = internal global ptr @event_dpu_crtc_disable, section "_ftrace_events", align 4
@event_dpu_crtc_vblank = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_enable_template, %union.anon.118 { ptr @__tracepoint_dpu_crtc_vblank }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_enable_template }, ptr @print_fmt_dpu_crtc_enable_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_vblank = internal global ptr @event_dpu_crtc_vblank, section "_ftrace_events", align 4
@trace_event_fields_dpu_crtc_disable_frame_pending = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.127, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_crtc_disable_frame_pending = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_crtc_disable_frame_pending, ptr @perf_trace_dpu_crtc_disable_frame_pending, ptr @trace_event_reg, ptr @trace_event_fields_dpu_crtc_disable_frame_pending, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_crtc_disable_frame_pending, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_crtc_disable_frame_pending, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_crtc_disable_frame_pending = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_crtc_disable_frame_pending, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_crtc_disable_frame_pending = internal global { [58 x i8], [38 x i8] } { [58 x i8] c"\22id:%u frame_pending:%d\22, REC->drm_id, REC->frame_pending\00", [38 x i8] zeroinitializer }, align 32
@event_dpu_crtc_disable_frame_pending = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_crtc_disable_frame_pending, %union.anon.118 { ptr @__tracepoint_dpu_crtc_disable_frame_pending }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_crtc_disable_frame_pending }, ptr @print_fmt_dpu_crtc_disable_frame_pending, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_crtc_disable_frame_pending = internal global ptr @event_dpu_crtc_disable_frame_pending, section "_ftrace_events", align 4
@trace_event_fields_dpu_plane_set_scanout = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.112, %union.anon.116 { %struct.anon.117 { ptr @.str.129, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.130, %union.anon.116 { %struct.anon.117 { ptr @.str.131, i32 68, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.132, %union.anon.116 { %struct.anon.117 { ptr @.str.133, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_plane_set_scanout = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_plane_set_scanout, ptr @perf_trace_dpu_plane_set_scanout, ptr @trace_event_reg, ptr @trace_event_fields_dpu_plane_set_scanout, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_plane_set_scanout, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_plane_set_scanout, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_plane_set_scanout = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_plane_set_scanout, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_plane_set_scanout = internal global { [365 x i8], [83 x i8] } { [365 x i8] c"\22index:%d layout:{%ux%u @ [%u/%u, %u/%u, %u/%u, %u/%u]} multirect_index:%d\22, REC->index, REC->layout.width, REC->layout.height, REC->layout.plane_addr[0], REC->layout.plane_size[0], REC->layout.plane_addr[1], REC->layout.plane_size[1], REC->layout.plane_addr[2], REC->layout.plane_size[2], REC->layout.plane_addr[3], REC->layout.plane_size[3], REC->multirect_index\00", [83 x i8] zeroinitializer }, align 32
@event_dpu_plane_set_scanout = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_plane_set_scanout, %union.anon.118 { ptr @__tracepoint_dpu_plane_set_scanout }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_plane_set_scanout }, ptr @print_fmt_dpu_plane_set_scanout, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_plane_set_scanout = internal global ptr @event_dpu_plane_set_scanout, section "_ftrace_events", align 4
@trace_event_fields_dpu_plane_disable = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.46, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.135, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.115, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_plane_disable = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_plane_disable, ptr @perf_trace_dpu_plane_disable, ptr @trace_event_reg, ptr @trace_event_fields_dpu_plane_disable, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_plane_disable, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_plane_disable, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_plane_disable = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_plane_disable, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_plane_disable = internal global { [110 x i8], [50 x i8] } { [110 x i8] c"\22id:%u is_virtual:%s multirect_mode:%u\22, REC->drm_id, REC->is_virtual ? \22true\22 : \22false\22, REC->multirect_mode\00", [50 x i8] zeroinitializer }, align 32
@event_dpu_plane_disable = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_plane_disable, %union.anon.118 { ptr @__tracepoint_dpu_plane_disable }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_plane_disable }, ptr @print_fmt_dpu_plane_disable, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_plane_disable = internal global ptr @event_dpu_plane_disable, section "_ftrace_events", align 4
@trace_event_fields_dpu_rm_iter_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.137, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.123, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_rm_iter_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_rm_iter_template, ptr @perf_trace_dpu_rm_iter_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_rm_iter_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_rm_iter_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_rm_iter_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_rm_iter_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_rm_iter_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_rm_iter_template = internal global { [40 x i8], [56 x i8] } { [40 x i8] c"\22id:%d enc_id:%u\22, REC->id, REC->enc_id\00", [56 x i8] zeroinitializer }, align 32
@event_dpu_rm_reserve_intf = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_rm_iter_template, %union.anon.118 { ptr @__tracepoint_dpu_rm_reserve_intf }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_rm_iter_template }, ptr @print_fmt_dpu_rm_iter_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_rm_reserve_intf = internal global ptr @event_dpu_rm_reserve_intf, section "_ftrace_events", align 4
@event_dpu_rm_reserve_ctls = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_rm_iter_template, %union.anon.118 { ptr @__tracepoint_dpu_rm_reserve_ctls }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_rm_iter_template }, ptr @print_fmt_dpu_rm_iter_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_rm_reserve_ctls = internal global ptr @event_dpu_rm_reserve_ctls, section "_ftrace_events", align 4
@trace_event_fields_dpu_rm_reserve_lms = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.137, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.123, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.45, %union.anon.116 { %struct.anon.117 { ptr @.str.139, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_rm_reserve_lms = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_rm_reserve_lms, ptr @perf_trace_dpu_rm_reserve_lms, ptr @trace_event_reg, ptr @trace_event_fields_dpu_rm_reserve_lms, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_rm_reserve_lms, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_rm_reserve_lms, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_rm_reserve_lms = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_rm_reserve_lms, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_rm_reserve_lms = internal global { [61 x i8], [35 x i8] } { [61 x i8] c"\22id:%d enc_id:%u pp_id:%u\22, REC->id, REC->enc_id, REC->pp_id\00", [35 x i8] zeroinitializer }, align 32
@event_dpu_rm_reserve_lms = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_rm_reserve_lms, %union.anon.118 { ptr @__tracepoint_dpu_rm_reserve_lms }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_rm_reserve_lms }, ptr @print_fmt_dpu_rm_reserve_lms, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_rm_reserve_lms = internal global ptr @event_dpu_rm_reserve_lms, section "_ftrace_events", align 4
@trace_event_fields_dpu_vbif_wait_xin_halt_fail = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.141, %union.anon.116 { %struct.anon.117 { ptr @.str.129, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.20, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_vbif_wait_xin_halt_fail = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_vbif_wait_xin_halt_fail, ptr @perf_trace_dpu_vbif_wait_xin_halt_fail, ptr @trace_event_reg, ptr @trace_event_fields_dpu_vbif_wait_xin_halt_fail, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_vbif_wait_xin_halt_fail, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_vbif_wait_xin_halt_fail, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_vbif_wait_xin_halt_fail, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_vbif_wait_xin_halt_fail = internal global { [46 x i8], [50 x i8] } { [46 x i8] c"\22index:%d xin_id:%u\22, REC->index, REC->xin_id\00", [50 x i8] zeroinitializer }, align 32
@event_dpu_vbif_wait_xin_halt_fail = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_vbif_wait_xin_halt_fail, %union.anon.118 { ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail }, ptr @print_fmt_dpu_vbif_wait_xin_halt_fail, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_vbif_wait_xin_halt_fail = internal global ptr @event_dpu_vbif_wait_xin_halt_fail, section "_ftrace_events", align 4
@trace_event_fields_dpu_pp_connect_ext_te = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.51, %union.anon.116 { %struct.anon.117 { ptr @.str.94, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.143, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_pp_connect_ext_te = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_pp_connect_ext_te, ptr @perf_trace_dpu_pp_connect_ext_te, ptr @trace_event_reg, ptr @trace_event_fields_dpu_pp_connect_ext_te, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_pp_connect_ext_te, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_pp_connect_ext_te, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_pp_connect_ext_te = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_pp_connect_ext_te, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_pp_connect_ext_te = internal global { [34 x i8], [62 x i8] } { [34 x i8] c"\22pp:%d cfg:%u\22, REC->pp, REC->cfg\00", [62 x i8] zeroinitializer }, align 32
@event_dpu_pp_connect_ext_te = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_pp_connect_ext_te, %union.anon.118 { ptr @__tracepoint_dpu_pp_connect_ext_te }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_pp_connect_ext_te }, ptr @print_fmt_dpu_pp_connect_ext_te, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_pp_connect_ext_te = internal global ptr @event_dpu_pp_connect_ext_te, section "_ftrace_events", align 4
@trace_event_fields_dpu_core_irq_callback_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.27, %union.anon.116 { %struct.anon.117 { ptr @.str.49, i32 4, i32 4, i32 1, i32 0 } } }, %struct.trace_event_fields { ptr @.str.145, %union.anon.116 { %struct.anon.117 { ptr @.str.146, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_core_irq_callback_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_core_irq_callback_template, ptr @perf_trace_dpu_core_irq_callback_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_core_irq_callback_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_core_irq_callback_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_core_irq_callback_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_core_irq_callback_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_core_irq_callback_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_core_irq_callback_template = internal global { [55 x i8], [41 x i8] } { [55 x i8] c"\22irq_idx:%d callback:%pK\22, REC->irq_idx, REC->callback\00", [41 x i8] zeroinitializer }, align 32
@event_dpu_core_irq_register_callback = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_core_irq_callback_template, %union.anon.118 { ptr @__tracepoint_dpu_core_irq_register_callback }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_core_irq_callback_template }, ptr @print_fmt_dpu_core_irq_callback_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_core_irq_register_callback = internal global ptr @event_dpu_core_irq_register_callback, section "_ftrace_events", align 4
@event_dpu_core_irq_unregister_callback = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_core_irq_callback_template, %union.anon.118 { ptr @__tracepoint_dpu_core_irq_unregister_callback }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_core_irq_callback_template }, ptr @print_fmt_dpu_core_irq_callback_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_core_irq_unregister_callback = internal global ptr @event_dpu_core_irq_unregister_callback, section "_ftrace_events", align 4
@trace_event_fields_dpu_core_perf_update_clk = internal global { [4 x %struct.trace_event_fields], [32 x i8] } { [4 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.29, %union.anon.116 { %struct.anon.117 { ptr @.str.148, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.9, %union.anon.116 { %struct.anon.117 { ptr @.str.41, i32 1, i32 1, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.12, %union.anon.116 { %struct.anon.117 { ptr @.str.149, i32 8, i32 8, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [32 x i8] zeroinitializer }, align 32
@event_class_dpu_core_perf_update_clk = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_core_perf_update_clk, ptr @perf_trace_dpu_core_perf_update_clk, ptr @trace_event_reg, ptr @trace_event_fields_dpu_core_perf_update_clk, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_core_perf_update_clk, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_core_perf_update_clk, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_core_perf_update_clk = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_core_perf_update_clk, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_core_perf_update_clk = internal global { [105 x i8], [55 x i8] } { [105 x i8] c"\22dev:%s stop_req:%s clk_rate:%llu\22, __get_str(dev_name), REC->stop_req ? \22true\22 : \22false\22, REC->clk_rate\00", [55 x i8] zeroinitializer }, align 32
@event_dpu_core_perf_update_clk = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_core_perf_update_clk, %union.anon.118 { ptr @__tracepoint_dpu_core_perf_update_clk }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_core_perf_update_clk }, ptr @print_fmt_dpu_core_perf_update_clk, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_core_perf_update_clk = internal global ptr @event_dpu_core_perf_update_clk, section "_ftrace_events", align 4
@trace_event_fields_dpu_hw_ctl_update_pending_flush = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.151, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.152, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_hw_ctl_update_pending_flush = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_hw_ctl_update_pending_flush, ptr @perf_trace_dpu_hw_ctl_update_pending_flush, ptr @trace_event_reg, ptr @trace_event_fields_dpu_hw_ctl_update_pending_flush, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_hw_ctl_update_pending_flush, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_hw_ctl_update_pending_flush, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_hw_ctl_update_pending_flush = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_hw_ctl_update_pending_flush, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_hw_ctl_update_pending_flush = internal global { [55 x i8], [41 x i8] } { [55 x i8] c"\22new=%x existing=%x\22, REC->new_bits, REC->pending_mask\00", [41 x i8] zeroinitializer }, align 32
@event_dpu_hw_ctl_update_pending_flush = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_hw_ctl_update_pending_flush, %union.anon.118 { ptr @__tracepoint_dpu_hw_ctl_update_pending_flush }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_hw_ctl_update_pending_flush }, ptr @print_fmt_dpu_hw_ctl_update_pending_flush, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_hw_ctl_update_pending_flush = internal global ptr @event_dpu_hw_ctl_update_pending_flush, section "_ftrace_events", align 4
@trace_event_fields_dpu_hw_ctl_pending_flush_template = internal global { [3 x %struct.trace_event_fields], [56 x i8] } { [3 x %struct.trace_event_fields] [%struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.152, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields { ptr @.str.6, %union.anon.116 { %struct.anon.117 { ptr @.str.154, i32 4, i32 4, i32 0, i32 0 } } }, %struct.trace_event_fields zeroinitializer], [56 x i8] zeroinitializer }, align 32
@event_class_dpu_hw_ctl_pending_flush_template = internal global %struct.trace_event_class { ptr @str__dpu__trace_system_name, ptr @trace_event_raw_event_dpu_hw_ctl_pending_flush_template, ptr @perf_trace_dpu_hw_ctl_pending_flush_template, ptr @trace_event_reg, ptr @trace_event_fields_dpu_hw_ctl_pending_flush_template, ptr null, %struct.list_head { ptr getelementptr (i8, ptr @event_class_dpu_hw_ctl_pending_flush_template, i64 24), ptr getelementptr (i8, ptr @event_class_dpu_hw_ctl_pending_flush_template, i64 24) }, ptr @trace_event_raw_init }, section ".ref.data", align 4
@trace_event_type_funcs_dpu_hw_ctl_pending_flush_template = internal global { %struct.trace_event_functions, [16 x i8] } { %struct.trace_event_functions { ptr @trace_raw_output_dpu_hw_ctl_pending_flush_template, ptr null, ptr null, ptr null }, [16 x i8] zeroinitializer }, align 32
@print_fmt_dpu_hw_ctl_pending_flush_template = internal global { [66 x i8], [62 x i8] } { [66 x i8] c"\22pending_mask=%x CTL_FLUSH=%x\22, REC->pending_mask, REC->ctl_flush\00", [62 x i8] zeroinitializer }, align 32
@event_dpu_hw_ctl_clear_pending_flush = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_hw_ctl_pending_flush_template, %union.anon.118 { ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template }, ptr @print_fmt_dpu_hw_ctl_pending_flush_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_hw_ctl_clear_pending_flush = internal global ptr @event_dpu_hw_ctl_clear_pending_flush, section "_ftrace_events", align 4
@event_dpu_hw_ctl_trigger_pending_flush = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_hw_ctl_pending_flush_template, %union.anon.118 { ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template }, ptr @print_fmt_dpu_hw_ctl_pending_flush_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_hw_ctl_trigger_pending_flush = internal global ptr @event_dpu_hw_ctl_trigger_pending_flush, section "_ftrace_events", align 4
@event_dpu_hw_ctl_trigger_prepare = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_hw_ctl_pending_flush_template, %union.anon.118 { ptr @__tracepoint_dpu_hw_ctl_trigger_prepare }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template }, ptr @print_fmt_dpu_hw_ctl_pending_flush_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_hw_ctl_trigger_prepare = internal global ptr @event_dpu_hw_ctl_trigger_prepare, section "_ftrace_events", align 4
@event_dpu_hw_ctl_trigger_start = internal global { %struct.trace_event_call, [52 x i8] } { %struct.trace_event_call { %struct.list_head zeroinitializer, ptr @event_class_dpu_hw_ctl_pending_flush_template, %union.anon.118 { ptr @__tracepoint_dpu_hw_ctl_trigger_start }, %struct.trace_event { %struct.hlist_node zeroinitializer, %struct.list_head zeroinitializer, i32 0, ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template }, ptr @print_fmt_dpu_hw_ctl_pending_flush_template, ptr null, %union.anon.119 zeroinitializer, ptr null, i32 16, i32 0, ptr null, ptr null, ptr null }, [52 x i8] zeroinitializer }, align 32
@__event_dpu_hw_ctl_trigger_start = internal global ptr @event_dpu_hw_ctl_trigger_start, section "_ftrace_events", align 4
@__bpf_trace_tp_map_dpu_perf_set_qos_luts = internal global %union.anon.120 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_perf_set_qos_luts, ptr @__bpf_trace_dpu_perf_set_qos_luts, i32 6, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_perf_set_danger_luts = internal global %union.anon.121 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_perf_set_danger_luts, ptr @__bpf_trace_dpu_perf_set_danger_luts, i32 5, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_perf_set_ot = internal global %union.anon.122 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_perf_set_ot, ptr @__bpf_trace_dpu_perf_set_ot, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_cmd_release_bw = internal global %union.anon.123 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_cmd_release_bw, ptr @__bpf_trace_dpu_cmd_release_bw, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_tracing_mark_write = internal global %union.anon.124 { %struct.bpf_raw_event_map { ptr @__tracepoint_tracing_mark_write, ptr @__bpf_trace_tracing_mark_write, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_trace_counter = internal global %union.anon.125 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_trace_counter, ptr @__bpf_trace_dpu_trace_counter, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_perf_crtc_update = internal global %union.anon.126 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_perf_crtc_update, ptr @__bpf_trace_dpu_perf_crtc_update, i32 6, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_irq_register_success = internal global %union.anon.127 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_irq_register_success, ptr @__bpf_trace_dpu_enc_irq_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_irq_unregister_success = internal global %union.anon.128 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_irq_unregister_success, ptr @__bpf_trace_dpu_enc_irq_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_irq_wait_success = internal global %union.anon.129 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_irq_wait_success, ptr @__bpf_trace_dpu_enc_irq_wait_success, i32 5, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_atomic_check = internal global %union.anon.130 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_atomic_check, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_mode_set = internal global %union.anon.131 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_mode_set, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_disable = internal global %union.anon.132 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_disable, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_kickoff = internal global %union.anon.133 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_kickoff, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_prepare_kickoff = internal global %union.anon.134 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_prepare_kickoff, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_prepare_kickoff_reset = internal global %union.anon.135 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_prepare_kickoff_reset, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_complete_flip = internal global %union.anon.136 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_complete_flip, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_vblank_cb = internal global %union.anon.137 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_vblank_cb, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_complete_commit = internal global %union.anon.138 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_complete_commit, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_kms_commit = internal global %union.anon.139 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_kms_commit, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_kms_wait_for_commit_done = internal global %union.anon.140 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_kms_wait_for_commit_done, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_runtime_resume = internal global %union.anon.141 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_runtime_resume, ptr @__bpf_trace_dpu_drm_obj_template, i32 1, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_enable = internal global %union.anon.142 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_enable, ptr @__bpf_trace_dpu_enc_enable, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_underrun_cb = internal global %union.anon.143 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_underrun_cb, ptr @__bpf_trace_dpu_enc_keyval_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_trigger_start = internal global %union.anon.144 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_trigger_start, ptr @__bpf_trace_dpu_enc_keyval_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_atomic_check_flags = internal global %union.anon.145 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_atomic_check_flags, ptr @__bpf_trace_dpu_enc_atomic_check_flags, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_rc_helper = internal global %union.anon.146 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_rc_helper, ptr @__bpf_trace_dpu_enc_id_enable_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_vblank_cb = internal global %union.anon.147 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_vblank_cb, ptr @__bpf_trace_dpu_enc_id_enable_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_frame_event_cb = internal global %union.anon.148 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_frame_event_cb, ptr @__bpf_trace_dpu_enc_id_enable_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_cmd_connect_te = internal global %union.anon.149 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_cmd_connect_te, ptr @__bpf_trace_dpu_enc_id_enable_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_rc = internal global %union.anon.150 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_rc, ptr @__bpf_trace_dpu_enc_rc, i32 5, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_frame_done_cb_not_busy = internal global %union.anon.151 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy, ptr @__bpf_trace_dpu_enc_frame_done_cb_not_busy, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_frame_done_cb = internal global %union.anon.152 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_frame_done_cb, ptr @__bpf_trace_dpu_enc_frame_done_cb, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_trigger_flush = internal global %union.anon.153 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_trigger_flush, ptr @__bpf_trace_dpu_enc_trigger_flush, i32 6, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_vsync_event_work = internal global %union.anon.154 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_vsync_event_work, ptr @__bpf_trace_dpu_enc_ktime_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_early_kickoff = internal global %union.anon.155 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_early_kickoff, ptr @__bpf_trace_dpu_enc_ktime_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_frame_done_timeout = internal global %union.anon.156 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_frame_done_timeout, ptr @__bpf_trace_dpu_id_event_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_frame_event_cb = internal global %union.anon.157 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_frame_event_cb, ptr @__bpf_trace_dpu_id_event_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_frame_event_done = internal global %union.anon.158 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_frame_event_done, ptr @__bpf_trace_dpu_id_event_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_frame_event_more_pending = internal global %union.anon.159 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_frame_event_more_pending, ptr @__bpf_trace_dpu_id_event_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_wait_event_timeout = internal global %union.anon.160 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_wait_event_timeout, ptr @__bpf_trace_dpu_enc_wait_event_timeout, i32 6, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_cmd_irq_ctrl = internal global %union.anon.161 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl, ptr @__bpf_trace_dpu_enc_phys_cmd_irq_ctrl, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_cmd_pp_tx_done = internal global %union.anon.162 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done, ptr @__bpf_trace_dpu_enc_phys_cmd_pp_tx_done, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_cmd_pdone_timeout = internal global %union.anon.163 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout, ptr @__bpf_trace_dpu_enc_phys_cmd_pdone_timeout, i32 5, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_vid_post_kickoff = internal global %union.anon.164 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff, ptr @__bpf_trace_dpu_enc_phys_vid_post_kickoff, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_enc_phys_vid_irq_ctrl = internal global %union.anon.165 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl, ptr @__bpf_trace_dpu_enc_phys_vid_irq_ctrl, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_setup_mixer = internal global %union.anon.166 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_setup_mixer, ptr @__bpf_trace_dpu_crtc_setup_mixer, i32 8, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_setup_lm_bounds = internal global %union.anon.167 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_setup_lm_bounds, ptr @__bpf_trace_dpu_crtc_setup_lm_bounds, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_vblank_enable = internal global %union.anon.168 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_vblank_enable, ptr @__bpf_trace_dpu_crtc_vblank_enable, i32 4, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_enable = internal global %union.anon.169 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_enable, ptr @__bpf_trace_dpu_crtc_enable_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_disable = internal global %union.anon.170 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_disable, ptr @__bpf_trace_dpu_crtc_enable_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_vblank = internal global %union.anon.171 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_vblank, ptr @__bpf_trace_dpu_crtc_enable_template, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_crtc_disable_frame_pending = internal global %union.anon.172 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_crtc_disable_frame_pending, ptr @__bpf_trace_dpu_crtc_disable_frame_pending, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_plane_set_scanout = internal global %union.anon.173 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_plane_set_scanout, ptr @__bpf_trace_dpu_plane_set_scanout, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_plane_disable = internal global %union.anon.174 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_plane_disable, ptr @__bpf_trace_dpu_plane_disable, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_rm_reserve_intf = internal global %union.anon.175 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_rm_reserve_intf, ptr @__bpf_trace_dpu_rm_iter_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_rm_reserve_ctls = internal global %union.anon.176 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_rm_reserve_ctls, ptr @__bpf_trace_dpu_rm_iter_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_rm_reserve_lms = internal global %union.anon.177 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_rm_reserve_lms, ptr @__bpf_trace_dpu_rm_reserve_lms, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_vbif_wait_xin_halt_fail = internal global %union.anon.178 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail, ptr @__bpf_trace_dpu_vbif_wait_xin_halt_fail, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_pp_connect_ext_te = internal global %union.anon.179 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_pp_connect_ext_te, ptr @__bpf_trace_dpu_pp_connect_ext_te, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_core_irq_register_callback = internal global %union.anon.180 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_core_irq_register_callback, ptr @__bpf_trace_dpu_core_irq_callback_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_core_irq_unregister_callback = internal global %union.anon.181 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_core_irq_unregister_callback, ptr @__bpf_trace_dpu_core_irq_callback_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_core_perf_update_clk = internal global %union.anon.182 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_core_perf_update_clk, ptr @__bpf_trace_dpu_core_perf_update_clk, i32 3, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_hw_ctl_update_pending_flush = internal global %union.anon.183 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_hw_ctl_update_pending_flush, ptr @__bpf_trace_dpu_hw_ctl_update_pending_flush, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_hw_ctl_clear_pending_flush = internal global %union.anon.184 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush, ptr @__bpf_trace_dpu_hw_ctl_pending_flush_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_hw_ctl_trigger_pending_flush = internal global %union.anon.185 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush, ptr @__bpf_trace_dpu_hw_ctl_pending_flush_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_hw_ctl_trigger_prepare = internal global %union.anon.186 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_hw_ctl_trigger_prepare, ptr @__bpf_trace_dpu_hw_ctl_pending_flush_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@__bpf_trace_tp_map_dpu_hw_ctl_trigger_start = internal global %union.anon.187 { %struct.bpf_raw_event_map { ptr @__tracepoint_dpu_hw_ctl_trigger_start, ptr @__bpf_trace_dpu_hw_ctl_pending_flush_template, i32 2, i32 0, [16 x i8] undef } }, section "__bpf_raw_tp_map", align 32
@.str = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c\00", [56 x i8] zeroinitializer }, align 32
@dpu_fops_regset32 = internal constant { %struct.file_operations, [32 x i8] } { %struct.file_operations { ptr null, ptr @seq_lseek, ptr @seq_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, ptr @dpu_debugfs_open_regset32, ptr null, ptr @single_release, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@dpu_kms_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1, ptr @.str.2, ptr @.str, i32 1199, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"\013[drm:%s:%d] [dpu error]drm device node invalid\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"dpu_kms_init\00", [19 x i8] zeroinitializer }, align 32
@dpu_kms_init._entry_ptr = internal global ptr @dpu_kms_init._entry, section ".printk_index", align 4
@dpu_kms_init._entry.3 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.4, ptr @.str.2, ptr @.str, i32 1208, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\013[drm:%s:%d] [dpu error]failed to get irq: %d\0A\00", [48 x i8] zeroinitializer }, align 32
@dpu_kms_init._entry_ptr.5 = internal global ptr @dpu_kms_init._entry.3, section ".printk_index", align 4
@dpu_dt_match = dso_local constant { [6 x %struct.of_device_id], [296 x i8] } { [6 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,sdm845-dpu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,sc7180-dpu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,sc7280-dpu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,sm8150-dpu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"qcom,sm8250-dpu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], [296 x i8] zeroinitializer }, align 32
@dpu_driver = internal global { %struct.platform_driver, [56 x i8] } { %struct.platform_driver { ptr @dpu_dev_probe, ptr @dpu_dev_remove, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.161, ptr null, ptr null, ptr null, i8 0, i32 0, ptr @dpu_dt_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @dpu_pm_ops, ptr null, ptr null }, ptr null, i8 0 }, [56 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"u32\00", [28 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"pnum\00", [27 x i8] zeroinitializer }, align 32
@.str.8 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"fmt\00", [28 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"bool\00", [27 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"rt\00", [29 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"fl\00", [29 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"u64\00", [28 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"lut\00", [28 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"lut_usage\00", [22 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"pnum=%d fmt=%x rt=%d fl=%d lut=0x%llx lut_usage=%d\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"mode\00", [27 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"danger_lut\00", [21 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"safe_lut\00", [23 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"pnum=%d fmt=%x mode=%d luts[0x%x, 0x%x]\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"xin_id\00", [25 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"rd_lim\00", [25 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vbif_idx\00", [23 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"pnum:%d xin_id:%d ot:%d vbif:%d\0A\00", [63 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"crtc_id\00", [24 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"crtc:%d\0A\00", [23 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"(null)\00", [25 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"int\00", [28 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"pid\00", [28 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"__data_loc char[]\00", [46 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"trace_name\00", [21 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"trace_begin\00", [20 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"%s|%d|%s\0A\00", [22 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"B\00", [30 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"E\00", [30 x i8] zeroinitializer }, align 32
@.str.35 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"counter_name\00", [19 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"value\00", [26 x i8] zeroinitializer }, align 32
@.str.37 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"%d|%s|%d\0A\00", [22 x i8] zeroinitializer }, align 32
@.str.38 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"crtc\00", [27 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"bw_ctl\00", [25 x i8] zeroinitializer }, align 32
@.str.40 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"core_clk_rate\00", [18 x i8] zeroinitializer }, align 32
@.str.41 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"stop_req\00", [23 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"update_bus\00", [21 x i8] zeroinitializer }, align 32
@.str.43 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"update_clk\00", [21 x i8] zeroinitializer }, align 32
@.str.44 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"crtc=%d bw_ctl=%llu clk_rate=%u stop_req=%d u_bus=%d u_clk=%d\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"uint32_t\00", [23 x i8] zeroinitializer }, align 32
@.str.46 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"drm_id\00", [25 x i8] zeroinitializer }, align 32
@.str.47 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"enum dpu_intr_idx\00", [46 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"intr_idx\00", [23 x i8] zeroinitializer }, align 32
@.str.49 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"irq_idx\00", [24 x i8] zeroinitializer }, align 32
@.str.50 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"id=%u, intr=%d, irq=%d\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"enum dpu_pingpong\00", [46 x i8] zeroinitializer }, align 32
@.str.52 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"pp_idx\00", [25 x i8] zeroinitializer }, align 32
@.str.53 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"atomic_cnt\00", [21 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"id=%u, intr=%d, irq=%d, pp=%d, atomic_cnt=%d\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.55 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"id=%u\0A\00", [25 x i8] zeroinitializer }, align 32
@.str.56 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"hdisplay\00", [23 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vdisplay\00", [23 x i8] zeroinitializer }, align 32
@.str.58 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"id=%u, mode=%dx%d\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.59 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"val\00", [28 x i8] zeroinitializer }, align 32
@.str.60 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"id=%u, val=%d\0A\00", [17 x i8] zeroinitializer }, align 32
@.str.61 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"unsigned int\00", [19 x i8] zeroinitializer }, align 32
@.str.62 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"flags\00", [26 x i8] zeroinitializer }, align 32
@.str.63 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"id=%u, flags=%u\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.64 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"enable\00", [25 x i8] zeroinitializer }, align 32
@.str.65 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"id=%u, enable=%s\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.66 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"true\00", [27 x i8] zeroinitializer }, align 32
@.str.67 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"false\00", [26 x i8] zeroinitializer }, align 32
@.str.68 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"sw_event\00", [23 x i8] zeroinitializer }, align 32
@.str.69 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"idle_pc_supported\00", [46 x i8] zeroinitializer }, align 32
@.str.70 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"rc_state\00", [23 x i8] zeroinitializer }, align 32
@.str.71 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"stage_str\00", [22 x i8] zeroinitializer }, align 32
@.str.72 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"%s: id:%u, sw_event:%d, idle_pc_supported:%s, rc_state:%d\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.73 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"event\00", [26 x i8] zeroinitializer }, align 32
@.str.74 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"enum dpu_intf\00", [18 x i8] zeroinitializer }, align 32
@.str.75 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"intf_idx\00", [23 x i8] zeroinitializer }, align 32
@.str.76 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"id=%u, event=%u, intf=%d\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.77 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"idx\00", [28 x i8] zeroinitializer }, align 32
@.str.78 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"unsigned long\00", [18 x i8] zeroinitializer }, align 32
@.str.79 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"frame_busy_mask\00", [16 x i8] zeroinitializer }, align 32
@.str.80 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"id=%u, idx=%u, frame_busy_mask=%lx\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.81 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"pending_kickoff_cnt\00", [44 x i8] zeroinitializer }, align 32
@.str.82 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"ctl_idx\00", [24 x i8] zeroinitializer }, align 32
@.str.83 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"extra_flush_bits\00", [47 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"pending_flush_ret\00", [46 x i8] zeroinitializer }, align 32
@.str.85 = internal constant { [100 x i8], [60 x i8] } { [100 x i8] c"id=%u, intf_idx=%d, pending_kickoff_cnt=%d ctl_idx=%d extra_flush_bits=0x%x pending_flush_ret=0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.86 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"ktime_t\00", [24 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"time\00", [27 x i8] zeroinitializer }, align 32
@.str.88 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"id=%u, time=%lld\0A\00", [46 x i8] zeroinitializer }, align 32
@.str.89 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"id=%u, event=%u\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"rc\00", [29 x i8] zeroinitializer }, align 32
@.str.91 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"s64\00", [28 x i8] zeroinitializer }, align 32
@.str.92 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"expected_time\00", [18 x i8] zeroinitializer }, align 32
@.str.93 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"id=%u, irq_idx=%d, rc=%d, time=%lld, expected=%lld cnt=%d\0A\00", [37 x i8] zeroinitializer }, align 32
@.str.94 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"pp\00", [29 x i8] zeroinitializer }, align 32
@.str.95 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"refcnt\00", [25 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"id=%u, pp=%d, enable=%s, refcnt=%d\0A\00", [60 x i8] zeroinitializer }, align 32
@.str.97 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"new_count\00", [22 x i8] zeroinitializer }, align 32
@.str.98 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"id=%u, pp=%d, new_count=%d, event=%u\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"timeout_count\00", [18 x i8] zeroinitializer }, align 32
@.str.100 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"kickoff_count\00", [18 x i8] zeroinitializer }, align 32
@.str.101 = internal constant { [60 x i8], [36 x i8] } { [60 x i8] c"id=%u, pp=%d, timeout_count=%d, kickoff_count=%d, event=%u\0A\00", [36 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"id=%u, intf_idx=%d\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"id=%u, intf_idx=%d enable=%s refcnt=%d\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.104 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"plane_id\00", [23 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"fb_id\00", [26 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"struct drm_rect\00", [16 x i8] zeroinitializer }, align 32
@.str.107 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"src_rect\00", [23 x i8] zeroinitializer }, align 32
@.str.108 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"dst_rect\00", [23 x i8] zeroinitializer }, align 32
@.str.109 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"stage_idx\00", [22 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"enum dpu_stage\00", [17 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"stage\00", [26 x i8] zeroinitializer }, align 32
@.str.112 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"enum dpu_sspp\00", [18 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"sspp\00", [27 x i8] zeroinitializer }, align 32
@.str.114 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"multirect_idx\00", [18 x i8] zeroinitializer }, align 32
@.str.115 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"multirect_mode\00", [17 x i8] zeroinitializer }, align 32
@.str.116 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"pixel_format\00", [19 x i8] zeroinitializer }, align 32
@.str.117 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"uint64_t\00", [23 x i8] zeroinitializer }, align 32
@.str.118 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"modifier\00", [23 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [181 x i8], [43 x i8] } { [181 x i8] c"crtc_id:%u plane_id:%u fb_id:%u src:%d.%06ux%d.%06u%+d.%06u%+d.%06u dst:%dx%d%+d%+d stage_idx:%u stage:%d, sspp:%d multirect_index:%d multirect_mode:%u pix_format:%u modifier:%llu\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.120 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"mixer\00", [26 x i8] zeroinitializer }, align 32
@.str.121 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"bounds\00", [25 x i8] zeroinitializer }, align 32
@.str.122 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"id:%u mixer:%d bounds:%dx%d%+d%+d\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.123 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"enc_id\00", [25 x i8] zeroinitializer }, align 32
@.str.124 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"enabled\00", [24 x i8] zeroinitializer }, align 32
@.str.125 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"id:%u encoder:%u enable:%s state{enabled:%s}\0A\00", [50 x i8] zeroinitializer }, align 32
@.str.126 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"id:%u enable:%s state{enabled:%s}\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.127 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"frame_pending\00", [18 x i8] zeroinitializer }, align 32
@.str.128 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"id:%u frame_pending:%d\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.129 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"index\00", [26 x i8] zeroinitializer }, align 32
@.str.130 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"struct dpu_hw_fmt_layout\00", [39 x i8] zeroinitializer }, align 32
@.str.131 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"layout\00", [25 x i8] zeroinitializer }, align 32
@.str.132 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"enum dpu_sspp_multirect_index\00", [34 x i8] zeroinitializer }, align 32
@.str.133 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"multirect_index\00", [16 x i8] zeroinitializer }, align 32
@.str.134 = internal constant { [75 x i8], [53 x i8] } { [75 x i8] c"index:%d layout:{%ux%u @ [%u/%u, %u/%u, %u/%u, %u/%u]} multirect_index:%d\0A\00", [53 x i8] zeroinitializer }, align 32
@.str.135 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"is_virtual\00", [21 x i8] zeroinitializer }, align 32
@.str.136 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"id:%u is_virtual:%s multirect_mode:%u\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.137 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"id\00", [29 x i8] zeroinitializer }, align 32
@.str.138 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"id:%d enc_id:%u\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.139 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"pp_id\00", [26 x i8] zeroinitializer }, align 32
@.str.140 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"id:%d enc_id:%u pp_id:%u\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.141 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"enum dpu_vbif\00", [18 x i8] zeroinitializer }, align 32
@.str.142 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"index:%d xin_id:%u\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.143 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"cfg\00", [28 x i8] zeroinitializer }, align 32
@.str.144 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"pp:%d cfg:%u\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.145 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"struct dpu_irq_callback *\00", [38 x i8] zeroinitializer }, align 32
@.str.146 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"callback\00", [23 x i8] zeroinitializer }, align 32
@.str.147 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"irq_idx:%d callback:%pK\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.148 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"dev_name\00", [23 x i8] zeroinitializer }, align 32
@.str.149 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"clk_rate\00", [23 x i8] zeroinitializer }, align 32
@.str.150 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"dev:%s stop_req:%s clk_rate:%llu\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.151 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"new_bits\00", [23 x i8] zeroinitializer }, align 32
@.str.152 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"pending_mask\00", [19 x i8] zeroinitializer }, align 32
@.str.153 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"new=%x existing=%x\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.154 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"ctl_flush\00", [22 x i8] zeroinitializer }, align 32
@.str.155 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"pending_mask=%x CTL_FLUSH=%x\0A\00", [34 x i8] zeroinitializer }, align 32
@__per_cpu_offset = external dso_local local_unnamed_addr global [4 x i32], align 4
@.str.156 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"[%x]\00", [27 x i8] zeroinitializer }, align 32
@.str.157 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"         \00", [22 x i8] zeroinitializer }, align 32
@.str.158 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"\0A[%x]\00", [26 x i8] zeroinitializer }, align 32
@.str.159 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c" %08x\00", [26 x i8] zeroinitializer }, align 32
@.str.160 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"\0A\00", [30 x i8] zeroinitializer }, align 32
@.str.161 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"msm_dpu\00", [24 x i8] zeroinitializer }, align 32
@dpu_pm_ops = internal constant { %struct.dev_pm_ops, [36 x i8] } { %struct.dev_pm_ops { ptr null, ptr null, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr @pm_runtime_force_suspend, ptr @pm_runtime_force_resume, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @dpu_runtime_suspend, ptr @dpu_runtime_resume, ptr null }, [36 x i8] zeroinitializer }, align 32
@dpu_ops = internal constant { %struct.component_ops, [24 x i8] } { %struct.component_ops { ptr @dpu_bind, ptr @dpu_unbind }, [24 x i8] zeroinitializer }, align 32
@.str.162 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"core\00", [27 x i8] zeroinitializer }, align 32
@dpu_bind._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.163, ptr @.str.164, ptr @.str, i32 1235, ptr @.str.165, ptr @.str.166 }, [40 x i8] zeroinitializer }, align 32
@.str.163 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"invalid OPP table in device tree\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.164 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"dpu_bind\00", [23 x i8] zeroinitializer }, align 32
@.str.165 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.166 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@dpu_bind._entry_ptr = internal global ptr @dpu_bind._entry, section ".printk_index", align 4
@dpu_bind._entry.167 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.168, ptr @.str.164, ptr @.str, i32 1242, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.168 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\013[drm:%s:%d] [dpu error]failed to parse clocks, ret=%d\0A\00", [39 x i8] zeroinitializer }, align 32
@dpu_bind._entry_ptr.169 = internal global ptr @dpu_bind._entry.167, section ".printk_index", align 4
@kms_funcs = internal constant { %struct.msm_kms_funcs, [44 x i8] } { %struct.msm_kms_funcs { ptr @dpu_kms_hw_init, ptr @dpu_irq_preinstall, ptr @dpu_irq_postinstall, ptr @dpu_irq_uninstall, ptr @dpu_irq, ptr @dpu_kms_enable_vblank, ptr @dpu_kms_disable_vblank, ptr @dpu_kms_enable_commit, ptr @dpu_kms_disable_commit, ptr @dpu_kms_vsync_time, ptr @dpu_kms_prepare_commit, ptr @dpu_kms_flush_commit, ptr @dpu_kms_wait_flush, ptr @dpu_kms_complete_commit, ptr @dpu_get_msm_format, ptr @dpu_format_check_modified_format, ptr @dpu_kms_round_pixclk, ptr null, ptr @dpu_kms_destroy, ptr @dpu_kms_mdp_snapshot, ptr @dpu_kms_debugfs_init }, [44 x i8] zeroinitializer }, align 32
@dpu_bind._entry.170 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.171, ptr @.str.164, ptr @.str, i32 1250, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.171 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\013[drm:%s:%d] [dpu error]failed to init kms, ret=%d\0A\00", [43 x i8] zeroinitializer }, align 32
@dpu_bind._entry_ptr.172 = internal global ptr @dpu_bind._entry.170, section ".printk_index", align 4
@msm_kms_init.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.173 = internal constant { [21 x i8], [43 x i8] } { [21 x i8] c"&kms->commit_lock[i]\00", [43 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.174, ptr @.str.175, ptr @.str, i32 1033, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.174 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"\013[drm:%s:%d] [dpu error]invalid kms\0A\00", [58 x i8] zeroinitializer }, align 32
@.str.175 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"dpu_kms_hw_init\00", [16 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr = internal global ptr @dpu_kms_hw_init._entry, section ".printk_index", align 4
@.str.176 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"mdp\00", [28 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry.177 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.178, ptr @.str.175, ptr @.str, i32 1049, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.178 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"\013[drm:%s:%d] [dpu error]mdp register memory map failed: %d\0A\00", [35 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.179 = internal global ptr @dpu_kms_hw_init._entry.177, section ".printk_index", align 4
@.str.180 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"mapped dpu address space @%pK\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.181 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"vbif\00", [27 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry.182 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.183, ptr @.str.175, ptr @.str, i32 1058, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.183 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"\013[drm:%s:%d] [dpu error]vbif register memory map failed: %d\0A\00", [34 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.184 = internal global ptr @dpu_kms_hw_init._entry.182, section ".printk_index", align 4
@.str.185 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"vbif_nrt\00", [23 x i8] zeroinitializer }, align 32
@.str.186 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"VBIF NRT is not defined\00", [40 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init.__UNIQUE_ID_ddebug698 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.175, ptr @.str, ptr @.str.186, i8 1, i8 10, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.187 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"msm\00", [28 x i8] zeroinitializer }, align 32
@.str.188 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"[drm:%s:%d] VBIF NRT is not defined\00", [60 x i8] zeroinitializer }, align 32
@.str.189 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"regdma\00", [25 x i8] zeroinitializer }, align 32
@.str.190 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"REG_DMA is not defined\00", [41 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init.__UNIQUE_ID_ddebug699 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.175, ptr @.str, ptr @.str.190, i8 1, i8 11, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.191 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"[drm:%s:%d] REG_DMA is not defined\00", [61 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry.192 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.193, ptr @.str.175, ptr @.str, i32 1080, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.193 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"\016[drm:%s:%d] dpu hardware revision:0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.194 = internal global ptr @dpu_kms_hw_init._entry.192, section ".printk_index", align 4
@dpu_kms_hw_init._entry.195 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.196, ptr @.str.175, ptr @.str, i32 1087, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.196 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"\013[drm:%s:%d] [dpu error]catalog init failed: %d\0A\00", [46 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.197 = internal global ptr @dpu_kms_hw_init._entry.195, section ".printk_index", align 4
@dpu_kms_hw_init._entry.198 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.199, ptr @.str.175, ptr @.str, i32 1098, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"\013[drm:%s:%d] [dpu error]dpu_kms_mmu_init failed: %d\0A\00", [42 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.200 = internal global ptr @dpu_kms_hw_init._entry.198, section ".printk_index", align 4
@dpu_kms_hw_init._entry.201 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.202, ptr @.str.175, ptr @.str, i32 1104, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.202 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"\013[drm:%s:%d] [dpu error]rm init failed: %d\0A\00", [51 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.203 = internal global ptr @dpu_kms_hw_init._entry.201, section ".printk_index", align 4
@dpu_kms_hw_init._entry.204 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.205, ptr @.str.175, ptr @.str, i32 1114, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.205 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"\013[drm:%s:%d] [dpu error]failed to get hw_mdp: %d\0A\00", [45 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.206 = internal global ptr @dpu_kms_hw_init._entry.204, section ".printk_index", align 4
@dpu_kms_hw_init._entry.207 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.208, ptr @.str.175, ptr @.str, i32 1128, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.208 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\013[drm:%s:%d] [dpu error]failed to init vbif %d: %d\0A\00", [43 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.209 = internal global ptr @dpu_kms_hw_init._entry.207, section ".printk_index", align 4
@dpu_kms_hw_init._entry.210 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.211, ptr @.str.175, ptr @.str, i32 1137, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.211 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"\013[drm:%s:%d] [dpu error]failed to init perf %d\0A\00", [47 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.212 = internal global ptr @dpu_kms_hw_init._entry.210, section ".printk_index", align 4
@dpu_kms_hw_init._entry.213 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.214, ptr @.str.175, ptr @.str, i32 1144, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.214 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"\013[drm:%s:%d] [dpu error]hw_intr init failed: %d\0A\00", [46 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.215 = internal global ptr @dpu_kms_hw_init._entry.213, section ".printk_index", align 4
@dpu_kms_hw_init._entry.216 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.217, ptr @.str.175, ptr @.str, i32 1170, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.217 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"\013[drm:%s:%d] [dpu error]modeset init failed: %d\0A\00", [46 x i8] zeroinitializer }, align 32
@dpu_kms_hw_init._entry_ptr.218 = internal global ptr @dpu_kms_hw_init._entry.216, section ".printk_index", align 4
@dpu_kms_global_state_funcs = internal constant { %struct.drm_private_state_funcs, [24 x i8] } { %struct.drm_private_state_funcs { ptr @dpu_kms_global_duplicate_state, ptr @dpu_kms_global_destroy_state }, [24 x i8] zeroinitializer }, align 32
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@__drm_debug = external dso_local local_unnamed_addr global i32, align 4
@.str.219 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"mdp0-mem\00", [23 x i8] zeroinitializer }, align 32
@.str.220 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"mdp1-mem\00", [23 x i8] zeroinitializer }, align 32
@platform_bus_type = external dso_local global %struct.bus_type, align 4
@.str.221 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"dpu1\00", [27 x i8] zeroinitializer }, align 32
@.str.222 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"Create plane type %d with features %lx (cur %lx)\0A\00", [46 x i8] zeroinitializer }, align 32
@_dpu_kms_drm_obj_init.__UNIQUE_ID_ddebug695 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.223, ptr @.str, ptr @.str.222, i8 0, i8 -72, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.223 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"_dpu_kms_drm_obj_init\00", [42 x i8] zeroinitializer }, align 32
@.str.224 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"[drm:%s:%d] Create plane type %d with features %lx (cur %lx)\0A\00", [34 x i8] zeroinitializer }, align 32
@_dpu_kms_drm_obj_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.225, ptr @.str.223, ptr @.str, i32 743, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.225 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"\013[drm:%s:%d] [dpu error]dpu_plane_init failed\0A\00", [48 x i8] zeroinitializer }, align 32
@_dpu_kms_drm_obj_init._entry_ptr = internal global ptr @_dpu_kms_drm_obj_init._entry, section ".printk_index", align 4
@_dpu_kms_setup_displays._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.226, ptr @.str.227, ptr @.str, i32 661, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.226 = internal constant { [57 x i8], [39 x i8] } { [57 x i8] c"\013[drm:%s:%d] [dpu error]initialize_dsi failed, rc = %d\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.227 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"_dpu_kms_setup_displays\00", [40 x i8] zeroinitializer }, align 32
@_dpu_kms_setup_displays._entry_ptr = internal global ptr @_dpu_kms_setup_displays._entry, section ".printk_index", align 4
@_dpu_kms_setup_displays._entry.228 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.229, ptr @.str.227, ptr @.str, i32 667, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.229 = internal constant { [56 x i8], [40 x i8] } { [56 x i8] c"\013[drm:%s:%d] [dpu error]initialize_DP failed, rc = %d\0A\00", [40 x i8] zeroinitializer }, align 32
@_dpu_kms_setup_displays._entry_ptr.230 = internal global ptr @_dpu_kms_setup_displays._entry.228, section ".printk_index", align 4
@_dpu_kms_initialize_dsi._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.231, ptr @.str.232, ptr @.str, i32 560, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.231 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"\013[drm:%s:%d] [dpu error]encoder init failed for dsi display\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.232 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"_dpu_kms_initialize_dsi\00", [40 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_dsi._entry_ptr = internal global ptr @_dpu_kms_initialize_dsi._entry, section ".printk_index", align 4
@_dpu_kms_initialize_dsi._entry.233 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.234, ptr @.str.232, ptr @.str, i32 572, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.234 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"\013[drm:%s:%d] [dpu error]modeset_init failed for dsi[%d], rc = %d\0A\00", [61 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_dsi._entry_ptr.235 = internal global ptr @_dpu_kms_initialize_dsi._entry.233, section ".printk_index", align 4
@_dpu_kms_initialize_dsi._entry.236 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.234, ptr @.str.232, ptr @.str, i32 585, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_dsi._entry_ptr.237 = internal global ptr @_dpu_kms_initialize_dsi._entry.236, section ".printk_index", align 4
@_dpu_kms_initialize_dsi._entry.238 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.239, ptr @.str.232, ptr @.str, i32 595, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.239 = internal constant { [64 x i8], [32 x i8] } { [64 x i8] c"\013[drm:%s:%d] [dpu error]failed to setup DPU encoder %d: rc:%d\0A\00", [32 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_dsi._entry_ptr.240 = internal global ptr @_dpu_kms_initialize_dsi._entry.238, section ".printk_index", align 4
@_dpu_kms_initialize_displayport._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.231, ptr @.str.241, ptr @.str, i32 616, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.241 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"_dpu_kms_initialize_displayport\00", [32 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_displayport._entry_ptr = internal global ptr @_dpu_kms_initialize_displayport._entry, section ".printk_index", align 4
@_dpu_kms_initialize_displayport._entry.242 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.243, ptr @.str.241, ptr @.str, i32 623, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.243 = internal constant { [62 x i8], [34 x i8] } { [62 x i8] c"\013[drm:%s:%d] [dpu error]modeset_init failed for DP, rc = %d\0A\00", [34 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_displayport._entry_ptr.244 = internal global ptr @_dpu_kms_initialize_displayport._entry.242, section ".printk_index", align 4
@_dpu_kms_initialize_displayport._entry.245 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.239, ptr @.str.241, ptr @.str, i32 637, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@_dpu_kms_initialize_displayport._entry_ptr.246 = internal global ptr @_dpu_kms_initialize_displayport._entry.245, section ".printk_index", align 4
@.str.247 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h\00", [54 x i8] zeroinitializer }, align 32
@trace_dpu_kms_commit.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.248 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"suspicious rcu_dereference_check() usage\00", [55 x i8] zeroinitializer }, align 32
@__cpu_online_mask = external dso_local global %struct.cpumask, align 4
@nr_cpu_ids = external dso_local local_unnamed_addr global i32, align 4
@cpu_max_bits_warn.__already_done = internal unnamed_addr global i1 false, section ".data.once", align 1
@.str.249 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"include/linux/cpumask.h\00", [40 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.250, ptr @.str.251, ptr @.str, i32 487, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.250 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"\013[drm:%s:%d] [dpu error]invalid params\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.251 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"dpu_kms_wait_for_commit_done\00", [35 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done._entry_ptr = internal global ptr @dpu_kms_wait_for_commit_done._entry, section ".printk_index", align 4
@.str.252 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"[crtc:%d] not enable\0A\00", [42 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug691 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.251, ptr @.str, ptr @.str.252, i8 0, i8 123, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.253 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"[drm:%s:%d] [crtc:%d] not enable\0A\00", [62 x i8] zeroinitializer }, align 32
@.str.254 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"[crtc:%d] not active\0A\00", [42 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug692 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.251, ptr @.str, ptr @.str.254, i8 0, i8 124, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.255 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"[drm:%s:%d] [crtc:%d] not active\0A\00", [62 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done._entry.256 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.257, ptr @.str.251, ptr @.str, i32 514, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.257 = internal constant { [59 x i8], [37 x i8] } { [59 x i8] c"\013[drm:%s:%d] [dpu error]wait for commit done returned %d\0A\00", [37 x i8] zeroinitializer }, align 32
@dpu_kms_wait_for_commit_done._entry_ptr.258 = internal global ptr @dpu_kms_wait_for_commit_done._entry.256, section ".printk_index", align 4
@trace_dpu_kms_wait_for_commit_done.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@.str.259 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"kms_complete_commit\00", [44 x i8] zeroinitializer }, align 32
@trace_tracing_mark_write.__warned = internal unnamed_addr global i1 false, section ".data.unlikely", align 1
@dpu_kms_destroy._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.174, ptr @.str.260, ptr @.str, i32 833, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.260 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"dpu_kms_destroy\00", [16 x i8] zeroinitializer }, align 32
@dpu_kms_destroy._entry_ptr = internal global ptr @dpu_kms_destroy._entry, section ".printk_index", align 4
@.str.261 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"ctl_%d\00", [25 x i8] zeroinitializer }, align 32
@.str.262 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"dspp_%d\00", [24 x i8] zeroinitializer }, align 32
@.str.263 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"intf_%d\00", [24 x i8] zeroinitializer }, align 32
@.str.264 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"pingpong_%d\00", [20 x i8] zeroinitializer }, align 32
@.str.265 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"sspp_%d\00", [24 x i8] zeroinitializer }, align 32
@.str.266 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"lm_%d\00", [26 x i8] zeroinitializer }, align 32
@.str.267 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"top\00", [28 x i8] zeroinitializer }, align 32
@.str.268 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"debug\00", [26 x i8] zeroinitializer }, align 32
@.str.269 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"hw_log_mask\00", [20 x i8] zeroinitializer }, align 32
@.str.270 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"danger\00", [25 x i8] zeroinitializer }, align 32
@.str.271 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"danger_status\00", [18 x i8] zeroinitializer }, align 32
@dpu_debugfs_danger_stats_fops = internal constant { %struct.file_operations, [32 x i8] } { %struct.file_operations { ptr null, ptr @seq_lseek, ptr @seq_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, ptr @dpu_debugfs_danger_stats_open, ptr null, ptr @single_release, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@.str.272 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"safe_status\00", [20 x i8] zeroinitializer }, align 32
@dpu_debugfs_safe_stats_fops = internal constant { %struct.file_operations, [32 x i8] } { %struct.file_operations { ptr null, ptr @seq_lseek, ptr @seq_read, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, ptr @dpu_debugfs_safe_stats_open, ptr null, ptr @single_release, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@.str.273 = internal constant { [15 x i8], [17 x i8] } { [15 x i8] c"disable_danger\00", [17 x i8] zeroinitializer }, align 32
@dpu_plane_danger_enable = internal constant { %struct.file_operations, [32 x i8] } { %struct.file_operations { ptr null, ptr null, ptr @_dpu_plane_danger_read, ptr @_dpu_plane_danger_write, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, i32 0, ptr @simple_open, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, [32 x i8] zeroinitializer }, align 32
@_dpu_danger_signal_status._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.274, ptr @.str.275, ptr @.str, i32 62, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.274 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"\013[drm:%s:%d] [dpu error]invalid arg(s)\0A\00", [55 x i8] zeroinitializer }, align 32
@.str.275 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"_dpu_danger_signal_status\00", [38 x i8] zeroinitializer }, align 32
@_dpu_danger_signal_status._entry_ptr = internal global ptr @_dpu_danger_signal_status._entry, section ".printk_index", align 4
@.str.276 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"\0ADanger signal status:\0A\00", [40 x i8] zeroinitializer }, align 32
@.str.277 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"\0ASafe signal status:\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.278 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"MDP     :  0x%x\0A\00", [47 x i8] zeroinitializer }, align 32
@.str.279 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"SSPP%d   :  0x%x  \0A\00", [44 x i8] zeroinitializer }, align 32
@.str.280 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"%d\0A\00", [28 x i8] zeroinitializer }, align 32
@.str.281 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"Disabling danger:\0A\00", [45 x i8] zeroinitializer }, align 32
@_dpu_plane_danger_write.__UNIQUE_ID_ddebug689 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.282, ptr @.str, ptr @.str.281, i8 0, i8 38, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.282 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"_dpu_plane_danger_write\00", [40 x i8] zeroinitializer }, align 32
@.str.283 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"[drm:%s:%d] Disabling danger:\0A\00", [33 x i8] zeroinitializer }, align 32
@.str.284 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"Enabling danger:\0A\00", [46 x i8] zeroinitializer }, align 32
@_dpu_plane_danger_write.__UNIQUE_ID_ddebug690 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.282, ptr @.str, ptr @.str.284, i8 0, i8 39, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.285 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"[drm:%s:%d] Enabling danger:\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.286 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"plane:%d img:%dx%d \00", [44 x i8] zeroinitializer }, align 32
@_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug686 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.287, ptr @.str, ptr @.str.286, i8 0, i8 31, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.287 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"_dpu_plane_set_danger_state\00", [36 x i8] zeroinitializer }, align 32
@.str.288 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"[drm:%s:%d] plane:%d img:%dx%d \00", [32 x i8] zeroinitializer }, align 32
@.str.289 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\0A\00", [61 x i8] zeroinitializer }, align 32
@_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug687 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.287, ptr @.str, ptr @.str.289, i8 0, i8 33, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.290 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"[drm:%s:%d] src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\0A\00", [49 x i8] zeroinitializer }, align 32
@.str.291 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"Inactive plane:%d\0A\00", [45 x i8] zeroinitializer }, align 32
@_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug688 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.187, ptr @.str.287, ptr @.str, ptr @.str.291, i8 0, i8 33, i8 -128, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.292 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"[drm:%s:%d] Inactive plane:%d\0A\00", [33 x i8] zeroinitializer }, align 32
@dpu_runtime_suspend._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.293, ptr @.str.294, ptr @.str, i32 1305, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.293 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"\013[drm:%s:%d] [dpu error]clock disable failed rc:%d\0A\00", [43 x i8] zeroinitializer }, align 32
@.str.294 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"dpu_runtime_suspend\00", [44 x i8] zeroinitializer }, align 32
@dpu_runtime_suspend._entry_ptr = internal global ptr @dpu_runtime_suspend._entry, section ".printk_index", align 4
@dpu_runtime_resume._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.296, ptr @.str, i32 1332, ptr null, ptr null }, [40 x i8] zeroinitializer }, align 32
@.str.295 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"\013[drm:%s:%d] [dpu error]clock enable failed rc:%d\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.296 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"dpu_runtime_resume\00", [45 x i8] zeroinitializer }, align 32
@dpu_runtime_resume._entry_ptr = internal global ptr @dpu_runtime_resume._entry, section ".printk_index", align 4
@__sancov_gen_cov_switch_values = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294967277]
@__sancov_gen_cov_switch_values.297 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 4294967285]
@___asan_gen_.298 = private unnamed_addr constant [28 x i8] c"str__dpu__trace_system_name\00", align 1
@___asan_gen_.299 = private unnamed_addr constant [32 x i8] c"../include/trace/trace_events.h\00", align 1
@___asan_gen_.300 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.299, i32 36, i32 1 }
@___asan_gen_.301 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_perf_set_qos_luts\00", align 1
@___asan_gen_.304 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_perf_set_qos_luts\00", align 1
@___asan_gen_.307 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_perf_set_qos_luts\00", align 1
@___asan_gen_.310 = private unnamed_addr constant [28 x i8] c"event_dpu_perf_set_qos_luts\00", align 1
@___asan_gen_.313 = private unnamed_addr constant [44 x i8] c"trace_event_fields_dpu_perf_set_danger_luts\00", align 1
@___asan_gen_.316 = private unnamed_addr constant [48 x i8] c"trace_event_type_funcs_dpu_perf_set_danger_luts\00", align 1
@___asan_gen_.319 = private unnamed_addr constant [35 x i8] c"print_fmt_dpu_perf_set_danger_luts\00", align 1
@___asan_gen_.322 = private unnamed_addr constant [31 x i8] c"event_dpu_perf_set_danger_luts\00", align 1
@___asan_gen_.325 = private unnamed_addr constant [35 x i8] c"trace_event_fields_dpu_perf_set_ot\00", align 1
@___asan_gen_.328 = private unnamed_addr constant [39 x i8] c"trace_event_type_funcs_dpu_perf_set_ot\00", align 1
@___asan_gen_.331 = private unnamed_addr constant [26 x i8] c"print_fmt_dpu_perf_set_ot\00", align 1
@___asan_gen_.334 = private unnamed_addr constant [22 x i8] c"event_dpu_perf_set_ot\00", align 1
@___asan_gen_.337 = private unnamed_addr constant [38 x i8] c"trace_event_fields_dpu_cmd_release_bw\00", align 1
@___asan_gen_.340 = private unnamed_addr constant [42 x i8] c"trace_event_type_funcs_dpu_cmd_release_bw\00", align 1
@___asan_gen_.343 = private unnamed_addr constant [29 x i8] c"print_fmt_dpu_cmd_release_bw\00", align 1
@___asan_gen_.346 = private unnamed_addr constant [25 x i8] c"event_dpu_cmd_release_bw\00", align 1
@___asan_gen_.349 = private unnamed_addr constant [38 x i8] c"trace_event_fields_tracing_mark_write\00", align 1
@___asan_gen_.352 = private unnamed_addr constant [42 x i8] c"trace_event_type_funcs_tracing_mark_write\00", align 1
@___asan_gen_.355 = private unnamed_addr constant [29 x i8] c"print_fmt_tracing_mark_write\00", align 1
@___asan_gen_.358 = private unnamed_addr constant [25 x i8] c"event_tracing_mark_write\00", align 1
@___asan_gen_.361 = private unnamed_addr constant [37 x i8] c"trace_event_fields_dpu_trace_counter\00", align 1
@___asan_gen_.364 = private unnamed_addr constant [41 x i8] c"trace_event_type_funcs_dpu_trace_counter\00", align 1
@___asan_gen_.367 = private unnamed_addr constant [28 x i8] c"print_fmt_dpu_trace_counter\00", align 1
@___asan_gen_.370 = private unnamed_addr constant [24 x i8] c"event_dpu_trace_counter\00", align 1
@___asan_gen_.373 = private unnamed_addr constant [40 x i8] c"trace_event_fields_dpu_perf_crtc_update\00", align 1
@___asan_gen_.376 = private unnamed_addr constant [44 x i8] c"trace_event_type_funcs_dpu_perf_crtc_update\00", align 1
@___asan_gen_.379 = private unnamed_addr constant [31 x i8] c"print_fmt_dpu_perf_crtc_update\00", align 1
@___asan_gen_.382 = private unnamed_addr constant [27 x i8] c"event_dpu_perf_crtc_update\00", align 1
@___asan_gen_.385 = private unnamed_addr constant [40 x i8] c"trace_event_fields_dpu_enc_irq_template\00", align 1
@___asan_gen_.388 = private unnamed_addr constant [44 x i8] c"trace_event_type_funcs_dpu_enc_irq_template\00", align 1
@___asan_gen_.391 = private unnamed_addr constant [31 x i8] c"print_fmt_dpu_enc_irq_template\00", align 1
@___asan_gen_.394 = private unnamed_addr constant [35 x i8] c"event_dpu_enc_irq_register_success\00", align 1
@___asan_gen_.396 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 188, i32 1 }
@___asan_gen_.397 = private unnamed_addr constant [37 x i8] c"event_dpu_enc_irq_unregister_success\00", align 1
@___asan_gen_.399 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 193, i32 1 }
@___asan_gen_.400 = private unnamed_addr constant [44 x i8] c"trace_event_fields_dpu_enc_irq_wait_success\00", align 1
@___asan_gen_.403 = private unnamed_addr constant [48 x i8] c"trace_event_type_funcs_dpu_enc_irq_wait_success\00", align 1
@___asan_gen_.406 = private unnamed_addr constant [35 x i8] c"print_fmt_dpu_enc_irq_wait_success\00", align 1
@___asan_gen_.409 = private unnamed_addr constant [31 x i8] c"event_dpu_enc_irq_wait_success\00", align 1
@___asan_gen_.412 = private unnamed_addr constant [40 x i8] c"trace_event_fields_dpu_drm_obj_template\00", align 1
@___asan_gen_.415 = private unnamed_addr constant [44 x i8] c"trace_event_type_funcs_dpu_drm_obj_template\00", align 1
@___asan_gen_.418 = private unnamed_addr constant [31 x i8] c"print_fmt_dpu_drm_obj_template\00", align 1
@___asan_gen_.421 = private unnamed_addr constant [27 x i8] c"event_dpu_enc_atomic_check\00", align 1
@___asan_gen_.423 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 233, i32 1 }
@___asan_gen_.424 = private unnamed_addr constant [23 x i8] c"event_dpu_enc_mode_set\00", align 1
@___asan_gen_.426 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 237, i32 1 }
@___asan_gen_.427 = private unnamed_addr constant [22 x i8] c"event_dpu_enc_disable\00", align 1
@___asan_gen_.429 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 241, i32 1 }
@___asan_gen_.430 = private unnamed_addr constant [22 x i8] c"event_dpu_enc_kickoff\00", align 1
@___asan_gen_.432 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 245, i32 1 }
@___asan_gen_.433 = private unnamed_addr constant [30 x i8] c"event_dpu_enc_prepare_kickoff\00", align 1
@___asan_gen_.435 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 249, i32 1 }
@___asan_gen_.436 = private unnamed_addr constant [36 x i8] c"event_dpu_enc_prepare_kickoff_reset\00", align 1
@___asan_gen_.438 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 253, i32 1 }
@___asan_gen_.439 = private unnamed_addr constant [29 x i8] c"event_dpu_crtc_complete_flip\00", align 1
@___asan_gen_.441 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 257, i32 1 }
@___asan_gen_.442 = private unnamed_addr constant [25 x i8] c"event_dpu_crtc_vblank_cb\00", align 1
@___asan_gen_.444 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 261, i32 1 }
@___asan_gen_.445 = private unnamed_addr constant [31 x i8] c"event_dpu_crtc_complete_commit\00", align 1
@___asan_gen_.447 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 265, i32 1 }
@___asan_gen_.448 = private unnamed_addr constant [21 x i8] c"event_dpu_kms_commit\00", align 1
@___asan_gen_.451 = private unnamed_addr constant [35 x i8] c"event_dpu_kms_wait_for_commit_done\00", align 1
@___asan_gen_.453 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 273, i32 1 }
@___asan_gen_.454 = private unnamed_addr constant [30 x i8] c"event_dpu_crtc_runtime_resume\00", align 1
@___asan_gen_.456 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 277, i32 1 }
@___asan_gen_.457 = private unnamed_addr constant [34 x i8] c"trace_event_fields_dpu_enc_enable\00", align 1
@___asan_gen_.460 = private unnamed_addr constant [38 x i8] c"trace_event_type_funcs_dpu_enc_enable\00", align 1
@___asan_gen_.463 = private unnamed_addr constant [25 x i8] c"print_fmt_dpu_enc_enable\00", align 1
@___asan_gen_.466 = private unnamed_addr constant [21 x i8] c"event_dpu_enc_enable\00", align 1
@___asan_gen_.469 = private unnamed_addr constant [43 x i8] c"trace_event_fields_dpu_enc_keyval_template\00", align 1
@___asan_gen_.472 = private unnamed_addr constant [47 x i8] c"trace_event_type_funcs_dpu_enc_keyval_template\00", align 1
@___asan_gen_.475 = private unnamed_addr constant [34 x i8] c"print_fmt_dpu_enc_keyval_template\00", align 1
@___asan_gen_.478 = private unnamed_addr constant [26 x i8] c"event_dpu_enc_underrun_cb\00", align 1
@___asan_gen_.480 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 312, i32 1 }
@___asan_gen_.481 = private unnamed_addr constant [28 x i8] c"event_dpu_enc_trigger_start\00", align 1
@___asan_gen_.483 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 316, i32 1 }
@___asan_gen_.484 = private unnamed_addr constant [46 x i8] c"trace_event_fields_dpu_enc_atomic_check_flags\00", align 1
@___asan_gen_.487 = private unnamed_addr constant [50 x i8] c"trace_event_type_funcs_dpu_enc_atomic_check_flags\00", align 1
@___asan_gen_.490 = private unnamed_addr constant [37 x i8] c"print_fmt_dpu_enc_atomic_check_flags\00", align 1
@___asan_gen_.493 = private unnamed_addr constant [33 x i8] c"event_dpu_enc_atomic_check_flags\00", align 1
@___asan_gen_.496 = private unnamed_addr constant [46 x i8] c"trace_event_fields_dpu_enc_id_enable_template\00", align 1
@___asan_gen_.499 = private unnamed_addr constant [50 x i8] c"trace_event_type_funcs_dpu_enc_id_enable_template\00", align 1
@___asan_gen_.502 = private unnamed_addr constant [37 x i8] c"print_fmt_dpu_enc_id_enable_template\00", align 1
@___asan_gen_.505 = private unnamed_addr constant [24 x i8] c"event_dpu_enc_rc_helper\00", align 1
@___asan_gen_.507 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 350, i32 1 }
@___asan_gen_.508 = private unnamed_addr constant [24 x i8] c"event_dpu_enc_vblank_cb\00", align 1
@___asan_gen_.510 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 354, i32 1 }
@___asan_gen_.511 = private unnamed_addr constant [29 x i8] c"event_dpu_enc_frame_event_cb\00", align 1
@___asan_gen_.513 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 358, i32 1 }
@___asan_gen_.514 = private unnamed_addr constant [34 x i8] c"event_dpu_enc_phys_cmd_connect_te\00", align 1
@___asan_gen_.516 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 362, i32 1 }
@___asan_gen_.517 = private unnamed_addr constant [30 x i8] c"trace_event_fields_dpu_enc_rc\00", align 1
@___asan_gen_.520 = private unnamed_addr constant [34 x i8] c"trace_event_type_funcs_dpu_enc_rc\00", align 1
@___asan_gen_.523 = private unnamed_addr constant [21 x i8] c"print_fmt_dpu_enc_rc\00", align 1
@___asan_gen_.526 = private unnamed_addr constant [17 x i8] c"event_dpu_enc_rc\00", align 1
@___asan_gen_.529 = private unnamed_addr constant [50 x i8] c"trace_event_fields_dpu_enc_frame_done_cb_not_busy\00", align 1
@___asan_gen_.532 = private unnamed_addr constant [54 x i8] c"trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy\00", align 1
@___asan_gen_.535 = private unnamed_addr constant [41 x i8] c"print_fmt_dpu_enc_frame_done_cb_not_busy\00", align 1
@___asan_gen_.538 = private unnamed_addr constant [37 x i8] c"event_dpu_enc_frame_done_cb_not_busy\00", align 1
@___asan_gen_.541 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_enc_frame_done_cb\00", align 1
@___asan_gen_.544 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_enc_frame_done_cb\00", align 1
@___asan_gen_.547 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_enc_frame_done_cb\00", align 1
@___asan_gen_.550 = private unnamed_addr constant [28 x i8] c"event_dpu_enc_frame_done_cb\00", align 1
@___asan_gen_.553 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_enc_trigger_flush\00", align 1
@___asan_gen_.556 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_enc_trigger_flush\00", align 1
@___asan_gen_.559 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_enc_trigger_flush\00", align 1
@___asan_gen_.562 = private unnamed_addr constant [28 x i8] c"event_dpu_enc_trigger_flush\00", align 1
@___asan_gen_.565 = private unnamed_addr constant [42 x i8] c"trace_event_fields_dpu_enc_ktime_template\00", align 1
@___asan_gen_.568 = private unnamed_addr constant [46 x i8] c"trace_event_type_funcs_dpu_enc_ktime_template\00", align 1
@___asan_gen_.571 = private unnamed_addr constant [33 x i8] c"print_fmt_dpu_enc_ktime_template\00", align 1
@___asan_gen_.574 = private unnamed_addr constant [31 x i8] c"event_dpu_enc_vsync_event_work\00", align 1
@___asan_gen_.576 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 469, i32 1 }
@___asan_gen_.577 = private unnamed_addr constant [28 x i8] c"event_dpu_enc_early_kickoff\00", align 1
@___asan_gen_.579 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 473, i32 1 }
@___asan_gen_.580 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_id_event_template\00", align 1
@___asan_gen_.583 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_id_event_template\00", align 1
@___asan_gen_.586 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_id_event_template\00", align 1
@___asan_gen_.589 = private unnamed_addr constant [33 x i8] c"event_dpu_enc_frame_done_timeout\00", align 1
@___asan_gen_.591 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 491, i32 1 }
@___asan_gen_.592 = private unnamed_addr constant [30 x i8] c"event_dpu_crtc_frame_event_cb\00", align 1
@___asan_gen_.594 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 495, i32 1 }
@___asan_gen_.595 = private unnamed_addr constant [32 x i8] c"event_dpu_crtc_frame_event_done\00", align 1
@___asan_gen_.597 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 499, i32 1 }
@___asan_gen_.598 = private unnamed_addr constant [40 x i8] c"event_dpu_crtc_frame_event_more_pending\00", align 1
@___asan_gen_.600 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 503, i32 1 }
@___asan_gen_.601 = private unnamed_addr constant [46 x i8] c"trace_event_fields_dpu_enc_wait_event_timeout\00", align 1
@___asan_gen_.604 = private unnamed_addr constant [50 x i8] c"trace_event_type_funcs_dpu_enc_wait_event_timeout\00", align 1
@___asan_gen_.607 = private unnamed_addr constant [37 x i8] c"print_fmt_dpu_enc_wait_event_timeout\00", align 1
@___asan_gen_.610 = private unnamed_addr constant [33 x i8] c"event_dpu_enc_wait_event_timeout\00", align 1
@___asan_gen_.613 = private unnamed_addr constant [45 x i8] c"trace_event_fields_dpu_enc_phys_cmd_irq_ctrl\00", align 1
@___asan_gen_.616 = private unnamed_addr constant [49 x i8] c"trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl\00", align 1
@___asan_gen_.619 = private unnamed_addr constant [36 x i8] c"print_fmt_dpu_enc_phys_cmd_irq_ctrl\00", align 1
@___asan_gen_.622 = private unnamed_addr constant [32 x i8] c"event_dpu_enc_phys_cmd_irq_ctrl\00", align 1
@___asan_gen_.625 = private unnamed_addr constant [47 x i8] c"trace_event_fields_dpu_enc_phys_cmd_pp_tx_done\00", align 1
@___asan_gen_.628 = private unnamed_addr constant [51 x i8] c"trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done\00", align 1
@___asan_gen_.631 = private unnamed_addr constant [38 x i8] c"print_fmt_dpu_enc_phys_cmd_pp_tx_done\00", align 1
@___asan_gen_.634 = private unnamed_addr constant [34 x i8] c"event_dpu_enc_phys_cmd_pp_tx_done\00", align 1
@___asan_gen_.637 = private unnamed_addr constant [50 x i8] c"trace_event_fields_dpu_enc_phys_cmd_pdone_timeout\00", align 1
@___asan_gen_.640 = private unnamed_addr constant [54 x i8] c"trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout\00", align 1
@___asan_gen_.643 = private unnamed_addr constant [41 x i8] c"print_fmt_dpu_enc_phys_cmd_pdone_timeout\00", align 1
@___asan_gen_.646 = private unnamed_addr constant [37 x i8] c"event_dpu_enc_phys_cmd_pdone_timeout\00", align 1
@___asan_gen_.649 = private unnamed_addr constant [49 x i8] c"trace_event_fields_dpu_enc_phys_vid_post_kickoff\00", align 1
@___asan_gen_.652 = private unnamed_addr constant [53 x i8] c"trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff\00", align 1
@___asan_gen_.655 = private unnamed_addr constant [40 x i8] c"print_fmt_dpu_enc_phys_vid_post_kickoff\00", align 1
@___asan_gen_.658 = private unnamed_addr constant [36 x i8] c"event_dpu_enc_phys_vid_post_kickoff\00", align 1
@___asan_gen_.661 = private unnamed_addr constant [45 x i8] c"trace_event_fields_dpu_enc_phys_vid_irq_ctrl\00", align 1
@___asan_gen_.664 = private unnamed_addr constant [49 x i8] c"trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl\00", align 1
@___asan_gen_.667 = private unnamed_addr constant [36 x i8] c"print_fmt_dpu_enc_phys_vid_irq_ctrl\00", align 1
@___asan_gen_.670 = private unnamed_addr constant [32 x i8] c"event_dpu_enc_phys_vid_irq_ctrl\00", align 1
@___asan_gen_.673 = private unnamed_addr constant [40 x i8] c"trace_event_fields_dpu_crtc_setup_mixer\00", align 1
@___asan_gen_.676 = private unnamed_addr constant [44 x i8] c"trace_event_type_funcs_dpu_crtc_setup_mixer\00", align 1
@___asan_gen_.679 = private unnamed_addr constant [31 x i8] c"print_fmt_dpu_crtc_setup_mixer\00", align 1
@___asan_gen_.682 = private unnamed_addr constant [27 x i8] c"event_dpu_crtc_setup_mixer\00", align 1
@___asan_gen_.685 = private unnamed_addr constant [44 x i8] c"trace_event_fields_dpu_crtc_setup_lm_bounds\00", align 1
@___asan_gen_.688 = private unnamed_addr constant [48 x i8] c"trace_event_type_funcs_dpu_crtc_setup_lm_bounds\00", align 1
@___asan_gen_.691 = private unnamed_addr constant [35 x i8] c"print_fmt_dpu_crtc_setup_lm_bounds\00", align 1
@___asan_gen_.694 = private unnamed_addr constant [31 x i8] c"event_dpu_crtc_setup_lm_bounds\00", align 1
@___asan_gen_.697 = private unnamed_addr constant [42 x i8] c"trace_event_fields_dpu_crtc_vblank_enable\00", align 1
@___asan_gen_.700 = private unnamed_addr constant [46 x i8] c"trace_event_type_funcs_dpu_crtc_vblank_enable\00", align 1
@___asan_gen_.703 = private unnamed_addr constant [33 x i8] c"print_fmt_dpu_crtc_vblank_enable\00", align 1
@___asan_gen_.706 = private unnamed_addr constant [29 x i8] c"event_dpu_crtc_vblank_enable\00", align 1
@___asan_gen_.709 = private unnamed_addr constant [44 x i8] c"trace_event_fields_dpu_crtc_enable_template\00", align 1
@___asan_gen_.712 = private unnamed_addr constant [48 x i8] c"trace_event_type_funcs_dpu_crtc_enable_template\00", align 1
@___asan_gen_.715 = private unnamed_addr constant [35 x i8] c"print_fmt_dpu_crtc_enable_template\00", align 1
@___asan_gen_.718 = private unnamed_addr constant [22 x i8] c"event_dpu_crtc_enable\00", align 1
@___asan_gen_.720 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 735, i32 1 }
@___asan_gen_.721 = private unnamed_addr constant [23 x i8] c"event_dpu_crtc_disable\00", align 1
@___asan_gen_.723 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 739, i32 1 }
@___asan_gen_.724 = private unnamed_addr constant [22 x i8] c"event_dpu_crtc_vblank\00", align 1
@___asan_gen_.726 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 743, i32 1 }
@___asan_gen_.727 = private unnamed_addr constant [50 x i8] c"trace_event_fields_dpu_crtc_disable_frame_pending\00", align 1
@___asan_gen_.730 = private unnamed_addr constant [54 x i8] c"trace_event_type_funcs_dpu_crtc_disable_frame_pending\00", align 1
@___asan_gen_.733 = private unnamed_addr constant [41 x i8] c"print_fmt_dpu_crtc_disable_frame_pending\00", align 1
@___asan_gen_.736 = private unnamed_addr constant [37 x i8] c"event_dpu_crtc_disable_frame_pending\00", align 1
@___asan_gen_.739 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_plane_set_scanout\00", align 1
@___asan_gen_.742 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_plane_set_scanout\00", align 1
@___asan_gen_.745 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_plane_set_scanout\00", align 1
@___asan_gen_.748 = private unnamed_addr constant [28 x i8] c"event_dpu_plane_set_scanout\00", align 1
@___asan_gen_.751 = private unnamed_addr constant [37 x i8] c"trace_event_fields_dpu_plane_disable\00", align 1
@___asan_gen_.754 = private unnamed_addr constant [41 x i8] c"trace_event_type_funcs_dpu_plane_disable\00", align 1
@___asan_gen_.757 = private unnamed_addr constant [28 x i8] c"print_fmt_dpu_plane_disable\00", align 1
@___asan_gen_.760 = private unnamed_addr constant [24 x i8] c"event_dpu_plane_disable\00", align 1
@___asan_gen_.763 = private unnamed_addr constant [40 x i8] c"trace_event_fields_dpu_rm_iter_template\00", align 1
@___asan_gen_.766 = private unnamed_addr constant [44 x i8] c"trace_event_type_funcs_dpu_rm_iter_template\00", align 1
@___asan_gen_.769 = private unnamed_addr constant [31 x i8] c"print_fmt_dpu_rm_iter_template\00", align 1
@___asan_gen_.772 = private unnamed_addr constant [26 x i8] c"event_dpu_rm_reserve_intf\00", align 1
@___asan_gen_.774 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 820, i32 1 }
@___asan_gen_.775 = private unnamed_addr constant [26 x i8] c"event_dpu_rm_reserve_ctls\00", align 1
@___asan_gen_.777 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 824, i32 1 }
@___asan_gen_.778 = private unnamed_addr constant [38 x i8] c"trace_event_fields_dpu_rm_reserve_lms\00", align 1
@___asan_gen_.781 = private unnamed_addr constant [42 x i8] c"trace_event_type_funcs_dpu_rm_reserve_lms\00", align 1
@___asan_gen_.784 = private unnamed_addr constant [29 x i8] c"print_fmt_dpu_rm_reserve_lms\00", align 1
@___asan_gen_.787 = private unnamed_addr constant [25 x i8] c"event_dpu_rm_reserve_lms\00", align 1
@___asan_gen_.790 = private unnamed_addr constant [47 x i8] c"trace_event_fields_dpu_vbif_wait_xin_halt_fail\00", align 1
@___asan_gen_.793 = private unnamed_addr constant [51 x i8] c"trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail\00", align 1
@___asan_gen_.796 = private unnamed_addr constant [38 x i8] c"print_fmt_dpu_vbif_wait_xin_halt_fail\00", align 1
@___asan_gen_.799 = private unnamed_addr constant [34 x i8] c"event_dpu_vbif_wait_xin_halt_fail\00", align 1
@___asan_gen_.802 = private unnamed_addr constant [41 x i8] c"trace_event_fields_dpu_pp_connect_ext_te\00", align 1
@___asan_gen_.805 = private unnamed_addr constant [45 x i8] c"trace_event_type_funcs_dpu_pp_connect_ext_te\00", align 1
@___asan_gen_.808 = private unnamed_addr constant [32 x i8] c"print_fmt_dpu_pp_connect_ext_te\00", align 1
@___asan_gen_.811 = private unnamed_addr constant [28 x i8] c"event_dpu_pp_connect_ext_te\00", align 1
@___asan_gen_.814 = private unnamed_addr constant [50 x i8] c"trace_event_fields_dpu_core_irq_callback_template\00", align 1
@___asan_gen_.817 = private unnamed_addr constant [54 x i8] c"trace_event_type_funcs_dpu_core_irq_callback_template\00", align 1
@___asan_gen_.820 = private unnamed_addr constant [41 x i8] c"print_fmt_dpu_core_irq_callback_template\00", align 1
@___asan_gen_.823 = private unnamed_addr constant [37 x i8] c"event_dpu_core_irq_register_callback\00", align 1
@___asan_gen_.825 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 888, i32 1 }
@___asan_gen_.826 = private unnamed_addr constant [39 x i8] c"event_dpu_core_irq_unregister_callback\00", align 1
@___asan_gen_.828 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 892, i32 1 }
@___asan_gen_.829 = private unnamed_addr constant [44 x i8] c"trace_event_fields_dpu_core_perf_update_clk\00", align 1
@___asan_gen_.832 = private unnamed_addr constant [48 x i8] c"trace_event_type_funcs_dpu_core_perf_update_clk\00", align 1
@___asan_gen_.835 = private unnamed_addr constant [35 x i8] c"print_fmt_dpu_core_perf_update_clk\00", align 1
@___asan_gen_.838 = private unnamed_addr constant [31 x i8] c"event_dpu_core_perf_update_clk\00", align 1
@___asan_gen_.841 = private unnamed_addr constant [51 x i8] c"trace_event_fields_dpu_hw_ctl_update_pending_flush\00", align 1
@___asan_gen_.844 = private unnamed_addr constant [55 x i8] c"trace_event_type_funcs_dpu_hw_ctl_update_pending_flush\00", align 1
@___asan_gen_.847 = private unnamed_addr constant [42 x i8] c"print_fmt_dpu_hw_ctl_update_pending_flush\00", align 1
@___asan_gen_.850 = private unnamed_addr constant [38 x i8] c"event_dpu_hw_ctl_update_pending_flush\00", align 1
@___asan_gen_.853 = private unnamed_addr constant [53 x i8] c"trace_event_fields_dpu_hw_ctl_pending_flush_template\00", align 1
@___asan_gen_.856 = private unnamed_addr constant [57 x i8] c"trace_event_type_funcs_dpu_hw_ctl_pending_flush_template\00", align 1
@___asan_gen_.859 = private unnamed_addr constant [44 x i8] c"print_fmt_dpu_hw_ctl_pending_flush_template\00", align 1
@___asan_gen_.862 = private unnamed_addr constant [37 x i8] c"event_dpu_hw_ctl_clear_pending_flush\00", align 1
@___asan_gen_.864 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 943, i32 1 }
@___asan_gen_.865 = private unnamed_addr constant [39 x i8] c"event_dpu_hw_ctl_trigger_pending_flush\00", align 1
@___asan_gen_.867 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 947, i32 1 }
@___asan_gen_.868 = private unnamed_addr constant [33 x i8] c"event_dpu_hw_ctl_trigger_prepare\00", align 1
@___asan_gen_.870 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 952, i32 1 }
@___asan_gen_.871 = private unnamed_addr constant [31 x i8] c"event_dpu_hw_ctl_trigger_start\00", align 1
@___asan_gen_.873 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 956, i32 1 }
@___asan_gen_.876 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 247, i32 6 }
@___asan_gen_.877 = private unnamed_addr constant [18 x i8] c"dpu_fops_regset32\00", align 1
@___asan_gen_.879 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 234, i32 37 }
@___asan_gen_.888 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1199, i32 3 }
@___asan_gen_.894 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1208, i32 3 }
@___asan_gen_.895 = private unnamed_addr constant [13 x i8] c"dpu_dt_match\00", align 1
@___asan_gen_.897 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1350, i32 27 }
@___asan_gen_.898 = private unnamed_addr constant [11 x i8] c"dpu_driver\00", align 1
@___asan_gen_.900 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1360, i32 31 }
@___asan_gen_.930 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 24, i32 1 }
@___asan_gen_.942 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 50, i32 1 }
@___asan_gen_.954 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 74, i32 1 }
@___asan_gen_.960 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 94, i32 1 }
@___asan_gen_.987 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 106, i32 1 }
@___asan_gen_.996 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 123, i32 1 }
@___asan_gen_.1017 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 140, i32 1 }
@___asan_gen_.1035 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 170, i32 1 }
@___asan_gen_.1047 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 199, i32 1 }
@___asan_gen_.1050 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 222, i32 1 }
@___asan_gen_.1059 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 282, i32 1 }
@___asan_gen_.1065 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 299, i32 1 }
@___asan_gen_.1074 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 321, i32 1 }
@___asan_gen_.1086 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 336, i32 1 }
@___asan_gen_.1101 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 367, i32 1 }
@___asan_gen_.1113 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 391, i32 1 }
@___asan_gen_.1125 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 408, i32 1 }
@___asan_gen_.1140 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 426, i32 1 }
@___asan_gen_.1149 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 455, i32 1 }
@___asan_gen_.1152 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 478, i32 1 }
@___asan_gen_.1164 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 508, i32 1 }
@___asan_gen_.1173 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 533, i32 1 }
@___asan_gen_.1179 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 554, i32 1 }
@___asan_gen_.1188 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 574, i32 1 }
@___asan_gen_.1191 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 597, i32 1 }
@___asan_gen_.1194 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 611, i32 1 }
@___asan_gen_.1242 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 632, i32 1 }
@___asan_gen_.1251 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 679, i32 1 }
@___asan_gen_.1260 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 696, i32 1 }
@___asan_gen_.1263 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 718, i32 1 }
@___asan_gen_.1269 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 748, i32 1 }
@___asan_gen_.1287 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 763, i32 1 }
@___asan_gen_.1293 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 789, i32 1 }
@___asan_gen_.1299 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 807, i32 1 }
@___asan_gen_.1305 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 829, i32 1 }
@___asan_gen_.1311 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 846, i32 1 }
@___asan_gen_.1317 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 860, i32 1 }
@___asan_gen_.1326 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 874, i32 1 }
@___asan_gen_.1335 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 897, i32 1 }
@___asan_gen_.1344 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 914, i32 1 }
@___asan_gen_.1350 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 929, i32 1 }
@___asan_gen_.1353 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 208, i32 17 }
@___asan_gen_.1356 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 210, i32 16 }
@___asan_gen_.1359 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 219, i32 22 }
@___asan_gen_.1362 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 220, i32 17 }
@___asan_gen_.1365 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 222, i32 14 }
@___asan_gen_.1368 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1364, i32 11 }
@___asan_gen_.1369 = private unnamed_addr constant [11 x i8] c"dpu_pm_ops\00", align 1
@___asan_gen_.1371 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1344, i32 32 }
@___asan_gen_.1372 = private unnamed_addr constant [8 x i8] c"dpu_ops\00", align 1
@___asan_gen_.1374 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1278, i32 35 }
@___asan_gen_.1377 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1229, i32 37 }
@___asan_gen_.1392 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1235, i32 3 }
@___asan_gen_.1398 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1242, i32 3 }
@___asan_gen_.1399 = private unnamed_addr constant [10 x i8] c"kms_funcs\00", align 1
@___asan_gen_.1401 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 934, i32 35 }
@___asan_gen_.1407 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1250, i32 3 }
@___asan_gen_.1408 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.1412 = private unnamed_addr constant [33 x i8] c"../drivers/gpu/drm/msm/msm_kms.h\00", align 1
@___asan_gen_.1413 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1412, i32 175, i32 3 }
@___asan_gen_.1422 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1033, i32 3 }
@___asan_gen_.1425 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1046, i32 45 }
@___asan_gen_.1431 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1049, i32 3 }
@___asan_gen_.1434 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1053, i32 2 }
@___asan_gen_.1437 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1055, i32 54 }
@___asan_gen_.1443 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1058, i32 3 }
@___asan_gen_.1446 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1062, i32 61 }
@___asan_gen_.1455 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1065, i32 3 }
@___asan_gen_.1458 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1068, i32 54 }
@___asan_gen_.1464 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1071, i32 3 }
@___asan_gen_.1470 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1080, i32 2 }
@___asan_gen_.1476 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1087, i32 3 }
@___asan_gen_.1482 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1098, i32 3 }
@___asan_gen_.1488 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1104, i32 3 }
@___asan_gen_.1494 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1114, i32 3 }
@___asan_gen_.1500 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1128, i32 4 }
@___asan_gen_.1506 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1137, i32 3 }
@___asan_gen_.1512 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1144, i32 3 }
@___asan_gen_.1518 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1170, i32 3 }
@___asan_gen_.1519 = private unnamed_addr constant [27 x i8] c"dpu_kms_global_state_funcs\00", align 1
@___asan_gen_.1521 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 353, i32 45 }
@___asan_gen_.1524 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 380, i32 31 }
@___asan_gen_.1527 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 381, i32 31 }
@___asan_gen_.1530 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 989, i32 45 }
@___asan_gen_.1539 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 736, i32 3 }
@___asan_gen_.1545 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 743, i32 4 }
@___asan_gen_.1554 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 661, i32 3 }
@___asan_gen_.1560 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 667, i32 3 }
@___asan_gen_.1569 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 560, i32 4 }
@___asan_gen_.1575 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 571, i32 4 }
@___asan_gen_.1578 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 584, i32 5 }
@___asan_gen_.1584 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 594, i32 4 }
@___asan_gen_.1590 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 616, i32 4 }
@___asan_gen_.1596 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 623, i32 4 }
@___asan_gen_.1599 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 636, i32 4 }
@___asan_gen_.1604 = private unnamed_addr constant [47 x i8] c"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h\00", align 1
@___asan_gen_.1605 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1604, i32 269, i32 1 }
@___asan_gen_.1607 = private unnamed_addr constant [27 x i8] c"../include/linux/cpumask.h\00", align 1
@___asan_gen_.1608 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1607, i32 108, i32 2 }
@___asan_gen_.1617 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 487, i32 3 }
@___asan_gen_.1623 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 494, i32 3 }
@___asan_gen_.1629 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 499, i32 3 }
@___asan_gen_.1635 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 514, i32 4 }
@___asan_gen_.1638 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 471, i32 2 }
@___asan_gen_.1644 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 833, i32 3 }
@___asan_gen_.1647 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 901, i32 39 }
@___asan_gen_.1650 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 906, i32 40 }
@___asan_gen_.1653 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 911, i32 40 }
@___asan_gen_.1656 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 916, i32 44 }
@___asan_gen_.1659 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 921, i32 40 }
@___asan_gen_.1662 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 926, i32 41 }
@___asan_gen_.1665 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 929, i32 37 }
@___asan_gen_.1668 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 277, i32 29 }
@___asan_gen_.1671 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 279, i32 21 }
@___asan_gen_.1674 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 174, i32 44 }
@___asan_gen_.1677 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 176, i32 22 }
@___asan_gen_.1678 = private unnamed_addr constant [30 x i8] c"dpu_debugfs_danger_stats_fops\00", align 1
@___asan_gen_.1680 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 96, i32 1 }
@___asan_gen_.1683 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 178, i32 22 }
@___asan_gen_.1684 = private unnamed_addr constant [28 x i8] c"dpu_debugfs_safe_stats_fops\00", align 1
@___asan_gen_.1686 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 102, i32 1 }
@___asan_gen_.1689 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 180, i32 22 }
@___asan_gen_.1690 = private unnamed_addr constant [24 x i8] c"dpu_plane_danger_enable\00", align 1
@___asan_gen_.1692 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 165, i32 37 }
@___asan_gen_.1701 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 62, i32 3 }
@___asan_gen_.1704 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 70, i32 15 }
@___asan_gen_.1707 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 75, i32 15 }
@___asan_gen_.1710 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 82, i32 16 }
@___asan_gen_.1713 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 85, i32 17 }
@___asan_gen_.1716 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 111, i32 36 }
@___asan_gen_.1725 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 152, i32 3 }
@___asan_gen_.1731 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 157, i32 3 }
@___asan_gen_.1740 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 123, i32 4 }
@___asan_gen_.1746 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 126, i32 4 }
@___asan_gen_.1752 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 134, i32 4 }
@___asan_gen_.1761 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1305, i32 3 }
@___asan_gen_.1762 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.1768 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.1769 = private constant [43 x i8] c"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c\00", align 1
@___asan_gen_.1770 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.1769, i32 1332, i32 3 }
@llvm.compiler.used = appending global [838 x ptr] [ptr @__bpf_trace_tp_map_dpu_cmd_release_bw, ptr @__bpf_trace_tp_map_dpu_core_irq_register_callback, ptr @__bpf_trace_tp_map_dpu_core_irq_unregister_callback, ptr @__bpf_trace_tp_map_dpu_core_perf_update_clk, ptr @__bpf_trace_tp_map_dpu_crtc_complete_commit, ptr @__bpf_trace_tp_map_dpu_crtc_complete_flip, ptr @__bpf_trace_tp_map_dpu_crtc_disable, ptr @__bpf_trace_tp_map_dpu_crtc_disable_frame_pending, ptr @__bpf_trace_tp_map_dpu_crtc_enable, ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_cb, ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_done, ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_more_pending, ptr @__bpf_trace_tp_map_dpu_crtc_runtime_resume, ptr @__bpf_trace_tp_map_dpu_crtc_setup_lm_bounds, ptr @__bpf_trace_tp_map_dpu_crtc_setup_mixer, ptr @__bpf_trace_tp_map_dpu_crtc_vblank, ptr @__bpf_trace_tp_map_dpu_crtc_vblank_cb, ptr @__bpf_trace_tp_map_dpu_crtc_vblank_enable, ptr @__bpf_trace_tp_map_dpu_enc_atomic_check, ptr @__bpf_trace_tp_map_dpu_enc_atomic_check_flags, ptr @__bpf_trace_tp_map_dpu_enc_disable, ptr @__bpf_trace_tp_map_dpu_enc_early_kickoff, ptr @__bpf_trace_tp_map_dpu_enc_enable, ptr @__bpf_trace_tp_map_dpu_enc_frame_done_cb, ptr @__bpf_trace_tp_map_dpu_enc_frame_done_cb_not_busy, ptr @__bpf_trace_tp_map_dpu_enc_frame_done_timeout, ptr @__bpf_trace_tp_map_dpu_enc_frame_event_cb, ptr @__bpf_trace_tp_map_dpu_enc_irq_register_success, ptr @__bpf_trace_tp_map_dpu_enc_irq_unregister_success, ptr @__bpf_trace_tp_map_dpu_enc_irq_wait_success, ptr @__bpf_trace_tp_map_dpu_enc_kickoff, ptr @__bpf_trace_tp_map_dpu_enc_mode_set, ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_connect_te, ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_irq_ctrl, ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_pdone_timeout, ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_pp_tx_done, ptr @__bpf_trace_tp_map_dpu_enc_phys_vid_irq_ctrl, ptr @__bpf_trace_tp_map_dpu_enc_phys_vid_post_kickoff, ptr @__bpf_trace_tp_map_dpu_enc_prepare_kickoff, ptr @__bpf_trace_tp_map_dpu_enc_prepare_kickoff_reset, ptr @__bpf_trace_tp_map_dpu_enc_rc, ptr @__bpf_trace_tp_map_dpu_enc_rc_helper, ptr @__bpf_trace_tp_map_dpu_enc_trigger_flush, ptr @__bpf_trace_tp_map_dpu_enc_trigger_start, ptr @__bpf_trace_tp_map_dpu_enc_underrun_cb, ptr @__bpf_trace_tp_map_dpu_enc_vblank_cb, ptr @__bpf_trace_tp_map_dpu_enc_vsync_event_work, ptr @__bpf_trace_tp_map_dpu_enc_wait_event_timeout, ptr @__bpf_trace_tp_map_dpu_hw_ctl_clear_pending_flush, ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_pending_flush, ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_prepare, ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_start, ptr @__bpf_trace_tp_map_dpu_hw_ctl_update_pending_flush, ptr @__bpf_trace_tp_map_dpu_kms_commit, ptr @__bpf_trace_tp_map_dpu_kms_wait_for_commit_done, ptr @__bpf_trace_tp_map_dpu_perf_crtc_update, ptr @__bpf_trace_tp_map_dpu_perf_set_danger_luts, ptr @__bpf_trace_tp_map_dpu_perf_set_ot, ptr @__bpf_trace_tp_map_dpu_perf_set_qos_luts, ptr @__bpf_trace_tp_map_dpu_plane_disable, ptr @__bpf_trace_tp_map_dpu_plane_set_scanout, ptr @__bpf_trace_tp_map_dpu_pp_connect_ext_te, ptr @__bpf_trace_tp_map_dpu_rm_reserve_ctls, ptr @__bpf_trace_tp_map_dpu_rm_reserve_intf, ptr @__bpf_trace_tp_map_dpu_rm_reserve_lms, ptr @__bpf_trace_tp_map_dpu_trace_counter, ptr @__bpf_trace_tp_map_dpu_vbif_wait_xin_halt_fail, ptr @__bpf_trace_tp_map_tracing_mark_write, ptr @__event_dpu_cmd_release_bw, ptr @__event_dpu_core_irq_register_callback, ptr @__event_dpu_core_irq_unregister_callback, ptr @__event_dpu_core_perf_update_clk, ptr @__event_dpu_crtc_complete_commit, ptr @__event_dpu_crtc_complete_flip, ptr @__event_dpu_crtc_disable, ptr @__event_dpu_crtc_disable_frame_pending, ptr @__event_dpu_crtc_enable, ptr @__event_dpu_crtc_frame_event_cb, ptr @__event_dpu_crtc_frame_event_done, ptr @__event_dpu_crtc_frame_event_more_pending, ptr @__event_dpu_crtc_runtime_resume, ptr @__event_dpu_crtc_setup_lm_bounds, ptr @__event_dpu_crtc_setup_mixer, ptr @__event_dpu_crtc_vblank, ptr @__event_dpu_crtc_vblank_cb, ptr @__event_dpu_crtc_vblank_enable, ptr @__event_dpu_enc_atomic_check, ptr @__event_dpu_enc_atomic_check_flags, ptr @__event_dpu_enc_disable, ptr @__event_dpu_enc_early_kickoff, ptr @__event_dpu_enc_enable, ptr @__event_dpu_enc_frame_done_cb, ptr @__event_dpu_enc_frame_done_cb_not_busy, ptr @__event_dpu_enc_frame_done_timeout, ptr @__event_dpu_enc_frame_event_cb, ptr @__event_dpu_enc_irq_register_success, ptr @__event_dpu_enc_irq_unregister_success, ptr @__event_dpu_enc_irq_wait_success, ptr @__event_dpu_enc_kickoff, ptr @__event_dpu_enc_mode_set, ptr @__event_dpu_enc_phys_cmd_connect_te, ptr @__event_dpu_enc_phys_cmd_irq_ctrl, ptr @__event_dpu_enc_phys_cmd_pdone_timeout, ptr @__event_dpu_enc_phys_cmd_pp_tx_done, ptr @__event_dpu_enc_phys_vid_irq_ctrl, ptr @__event_dpu_enc_phys_vid_post_kickoff, ptr @__event_dpu_enc_prepare_kickoff, ptr @__event_dpu_enc_prepare_kickoff_reset, ptr @__event_dpu_enc_rc, ptr @__event_dpu_enc_rc_helper, ptr @__event_dpu_enc_trigger_flush, ptr @__event_dpu_enc_trigger_start, ptr @__event_dpu_enc_underrun_cb, ptr @__event_dpu_enc_vblank_cb, ptr @__event_dpu_enc_vsync_event_work, ptr @__event_dpu_enc_wait_event_timeout, ptr @__event_dpu_hw_ctl_clear_pending_flush, ptr @__event_dpu_hw_ctl_trigger_pending_flush, ptr @__event_dpu_hw_ctl_trigger_prepare, ptr @__event_dpu_hw_ctl_trigger_start, ptr @__event_dpu_hw_ctl_update_pending_flush, ptr @__event_dpu_kms_commit, ptr @__event_dpu_kms_wait_for_commit_done, ptr @__event_dpu_perf_crtc_update, ptr @__event_dpu_perf_set_danger_luts, ptr @__event_dpu_perf_set_ot, ptr @__event_dpu_perf_set_qos_luts, ptr @__event_dpu_plane_disable, ptr @__event_dpu_plane_set_scanout, ptr @__event_dpu_pp_connect_ext_te, ptr @__event_dpu_rm_reserve_ctls, ptr @__event_dpu_rm_reserve_intf, ptr @__event_dpu_rm_reserve_lms, ptr @__event_dpu_trace_counter, ptr @__event_dpu_vbif_wait_xin_halt_fail, ptr @__event_tracing_mark_write, ptr @__tracepoint_dpu_cmd_release_bw, ptr @__tracepoint_dpu_core_irq_register_callback, ptr @__tracepoint_dpu_core_irq_unregister_callback, ptr @__tracepoint_dpu_core_perf_update_clk, ptr @__tracepoint_dpu_crtc_complete_commit, ptr @__tracepoint_dpu_crtc_complete_flip, ptr @__tracepoint_dpu_crtc_disable, ptr @__tracepoint_dpu_crtc_disable_frame_pending, ptr @__tracepoint_dpu_crtc_enable, ptr @__tracepoint_dpu_crtc_frame_event_cb, ptr @__tracepoint_dpu_crtc_frame_event_done, ptr @__tracepoint_dpu_crtc_frame_event_more_pending, ptr @__tracepoint_dpu_crtc_runtime_resume, ptr @__tracepoint_dpu_crtc_setup_lm_bounds, ptr @__tracepoint_dpu_crtc_setup_mixer, ptr @__tracepoint_dpu_crtc_vblank, ptr @__tracepoint_dpu_crtc_vblank_cb, ptr @__tracepoint_dpu_crtc_vblank_enable, ptr @__tracepoint_dpu_enc_atomic_check, ptr @__tracepoint_dpu_enc_atomic_check_flags, ptr @__tracepoint_dpu_enc_disable, ptr @__tracepoint_dpu_enc_early_kickoff, ptr @__tracepoint_dpu_enc_enable, ptr @__tracepoint_dpu_enc_frame_done_cb, ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy, ptr @__tracepoint_dpu_enc_frame_done_timeout, ptr @__tracepoint_dpu_enc_frame_event_cb, ptr @__tracepoint_dpu_enc_irq_register_success, ptr @__tracepoint_dpu_enc_irq_unregister_success, ptr @__tracepoint_dpu_enc_irq_wait_success, ptr @__tracepoint_dpu_enc_kickoff, ptr @__tracepoint_dpu_enc_mode_set, ptr @__tracepoint_dpu_enc_phys_cmd_connect_te, ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl, ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout, ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done, ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl, ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff, ptr @__tracepoint_dpu_enc_prepare_kickoff, ptr @__tracepoint_dpu_enc_prepare_kickoff_reset, ptr @__tracepoint_dpu_enc_rc, ptr @__tracepoint_dpu_enc_rc_helper, ptr @__tracepoint_dpu_enc_trigger_flush, ptr @__tracepoint_dpu_enc_trigger_start, ptr @__tracepoint_dpu_enc_underrun_cb, ptr @__tracepoint_dpu_enc_vblank_cb, ptr @__tracepoint_dpu_enc_vsync_event_work, ptr @__tracepoint_dpu_enc_wait_event_timeout, ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush, ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush, ptr @__tracepoint_dpu_hw_ctl_trigger_prepare, ptr @__tracepoint_dpu_hw_ctl_trigger_start, ptr @__tracepoint_dpu_hw_ctl_update_pending_flush, ptr @__tracepoint_dpu_kms_commit, ptr @__tracepoint_dpu_kms_wait_for_commit_done, ptr @__tracepoint_dpu_perf_crtc_update, ptr @__tracepoint_dpu_perf_set_danger_luts, ptr @__tracepoint_dpu_perf_set_ot, ptr @__tracepoint_dpu_perf_set_qos_luts, ptr @__tracepoint_dpu_plane_disable, ptr @__tracepoint_dpu_plane_set_scanout, ptr @__tracepoint_dpu_pp_connect_ext_te, ptr @__tracepoint_dpu_rm_reserve_ctls, ptr @__tracepoint_dpu_rm_reserve_intf, ptr @__tracepoint_dpu_rm_reserve_lms, ptr @__tracepoint_dpu_trace_counter, ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail, ptr @__tracepoint_ptr_dpu_cmd_release_bw, ptr @__tracepoint_ptr_dpu_core_irq_register_callback, ptr @__tracepoint_ptr_dpu_core_irq_unregister_callback, ptr @__tracepoint_ptr_dpu_core_perf_update_clk, ptr @__tracepoint_ptr_dpu_crtc_complete_commit, ptr @__tracepoint_ptr_dpu_crtc_complete_flip, ptr @__tracepoint_ptr_dpu_crtc_disable, ptr @__tracepoint_ptr_dpu_crtc_disable_frame_pending, ptr @__tracepoint_ptr_dpu_crtc_enable, ptr @__tracepoint_ptr_dpu_crtc_frame_event_cb, ptr @__tracepoint_ptr_dpu_crtc_frame_event_done, ptr @__tracepoint_ptr_dpu_crtc_frame_event_more_pending, ptr @__tracepoint_ptr_dpu_crtc_runtime_resume, ptr @__tracepoint_ptr_dpu_crtc_setup_lm_bounds, ptr @__tracepoint_ptr_dpu_crtc_setup_mixer, ptr @__tracepoint_ptr_dpu_crtc_vblank, ptr @__tracepoint_ptr_dpu_crtc_vblank_cb, ptr @__tracepoint_ptr_dpu_crtc_vblank_enable, ptr @__tracepoint_ptr_dpu_enc_atomic_check, ptr @__tracepoint_ptr_dpu_enc_atomic_check_flags, ptr @__tracepoint_ptr_dpu_enc_disable, ptr @__tracepoint_ptr_dpu_enc_early_kickoff, ptr @__tracepoint_ptr_dpu_enc_enable, ptr @__tracepoint_ptr_dpu_enc_frame_done_cb, ptr @__tracepoint_ptr_dpu_enc_frame_done_cb_not_busy, ptr @__tracepoint_ptr_dpu_enc_frame_done_timeout, ptr @__tracepoint_ptr_dpu_enc_frame_event_cb, ptr @__tracepoint_ptr_dpu_enc_irq_register_success, ptr @__tracepoint_ptr_dpu_enc_irq_unregister_success, ptr @__tracepoint_ptr_dpu_enc_irq_wait_success, ptr @__tracepoint_ptr_dpu_enc_kickoff, ptr @__tracepoint_ptr_dpu_enc_mode_set, ptr @__tracepoint_ptr_dpu_enc_phys_cmd_connect_te, ptr @__tracepoint_ptr_dpu_enc_phys_cmd_irq_ctrl, ptr @__tracepoint_ptr_dpu_enc_phys_cmd_pdone_timeout, ptr @__tracepoint_ptr_dpu_enc_phys_cmd_pp_tx_done, ptr @__tracepoint_ptr_dpu_enc_phys_vid_irq_ctrl, ptr @__tracepoint_ptr_dpu_enc_phys_vid_post_kickoff, ptr @__tracepoint_ptr_dpu_enc_prepare_kickoff, ptr @__tracepoint_ptr_dpu_enc_prepare_kickoff_reset, ptr @__tracepoint_ptr_dpu_enc_rc, ptr @__tracepoint_ptr_dpu_enc_rc_helper, ptr @__tracepoint_ptr_dpu_enc_trigger_flush, ptr @__tracepoint_ptr_dpu_enc_trigger_start, ptr @__tracepoint_ptr_dpu_enc_underrun_cb, ptr @__tracepoint_ptr_dpu_enc_vblank_cb, ptr @__tracepoint_ptr_dpu_enc_vsync_event_work, ptr @__tracepoint_ptr_dpu_enc_wait_event_timeout, ptr @__tracepoint_ptr_dpu_hw_ctl_clear_pending_flush, ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_pending_flush, ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_prepare, ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_start, ptr @__tracepoint_ptr_dpu_hw_ctl_update_pending_flush, ptr @__tracepoint_ptr_dpu_kms_commit, ptr @__tracepoint_ptr_dpu_kms_wait_for_commit_done, ptr @__tracepoint_ptr_dpu_perf_crtc_update, ptr @__tracepoint_ptr_dpu_perf_set_danger_luts, ptr @__tracepoint_ptr_dpu_perf_set_ot, ptr @__tracepoint_ptr_dpu_perf_set_qos_luts, ptr @__tracepoint_ptr_dpu_plane_disable, ptr @__tracepoint_ptr_dpu_plane_set_scanout, ptr @__tracepoint_ptr_dpu_pp_connect_ext_te, ptr @__tracepoint_ptr_dpu_rm_reserve_ctls, ptr @__tracepoint_ptr_dpu_rm_reserve_intf, ptr @__tracepoint_ptr_dpu_rm_reserve_lms, ptr @__tracepoint_ptr_dpu_trace_counter, ptr @__tracepoint_ptr_dpu_vbif_wait_xin_halt_fail, ptr @__tracepoint_ptr_tracing_mark_write, ptr @__tracepoint_tracing_mark_write, ptr @_dpu_danger_signal_status._entry, ptr @_dpu_danger_signal_status._entry_ptr, ptr @_dpu_kms_drm_obj_init._entry, ptr @_dpu_kms_drm_obj_init._entry_ptr, ptr @_dpu_kms_initialize_displayport._entry, ptr @_dpu_kms_initialize_displayport._entry.242, ptr @_dpu_kms_initialize_displayport._entry.245, ptr @_dpu_kms_initialize_displayport._entry_ptr, ptr @_dpu_kms_initialize_displayport._entry_ptr.244, ptr @_dpu_kms_initialize_displayport._entry_ptr.246, ptr @_dpu_kms_initialize_dsi._entry, ptr @_dpu_kms_initialize_dsi._entry.233, ptr @_dpu_kms_initialize_dsi._entry.236, ptr @_dpu_kms_initialize_dsi._entry.238, ptr @_dpu_kms_initialize_dsi._entry_ptr, ptr @_dpu_kms_initialize_dsi._entry_ptr.235, ptr @_dpu_kms_initialize_dsi._entry_ptr.237, ptr @_dpu_kms_initialize_dsi._entry_ptr.240, ptr @_dpu_kms_setup_displays._entry, ptr @_dpu_kms_setup_displays._entry.228, ptr @_dpu_kms_setup_displays._entry_ptr, ptr @_dpu_kms_setup_displays._entry_ptr.230, ptr @dpu_bind._entry, ptr @dpu_bind._entry.167, ptr @dpu_bind._entry.170, ptr @dpu_bind._entry_ptr, ptr @dpu_bind._entry_ptr.169, ptr @dpu_bind._entry_ptr.172, ptr @dpu_kms_destroy._entry, ptr @dpu_kms_destroy._entry_ptr, ptr @dpu_kms_hw_init._entry, ptr @dpu_kms_hw_init._entry.177, ptr @dpu_kms_hw_init._entry.182, ptr @dpu_kms_hw_init._entry.192, ptr @dpu_kms_hw_init._entry.195, ptr @dpu_kms_hw_init._entry.198, ptr @dpu_kms_hw_init._entry.201, ptr @dpu_kms_hw_init._entry.204, ptr @dpu_kms_hw_init._entry.207, ptr @dpu_kms_hw_init._entry.210, ptr @dpu_kms_hw_init._entry.213, ptr @dpu_kms_hw_init._entry.216, ptr @dpu_kms_hw_init._entry_ptr, ptr @dpu_kms_hw_init._entry_ptr.179, ptr @dpu_kms_hw_init._entry_ptr.184, ptr @dpu_kms_hw_init._entry_ptr.194, ptr @dpu_kms_hw_init._entry_ptr.197, ptr @dpu_kms_hw_init._entry_ptr.200, ptr @dpu_kms_hw_init._entry_ptr.203, ptr @dpu_kms_hw_init._entry_ptr.206, ptr @dpu_kms_hw_init._entry_ptr.209, ptr @dpu_kms_hw_init._entry_ptr.212, ptr @dpu_kms_hw_init._entry_ptr.215, ptr @dpu_kms_hw_init._entry_ptr.218, ptr @dpu_kms_init._entry, ptr @dpu_kms_init._entry.3, ptr @dpu_kms_init._entry_ptr, ptr @dpu_kms_init._entry_ptr.5, ptr @dpu_kms_wait_for_commit_done._entry, ptr @dpu_kms_wait_for_commit_done._entry.256, ptr @dpu_kms_wait_for_commit_done._entry_ptr, ptr @dpu_kms_wait_for_commit_done._entry_ptr.258, ptr @dpu_runtime_resume._entry, ptr @dpu_runtime_resume._entry_ptr, ptr @dpu_runtime_suspend._entry, ptr @dpu_runtime_suspend._entry_ptr, ptr @event_class_dpu_cmd_release_bw, ptr @event_class_dpu_core_irq_callback_template, ptr @event_class_dpu_core_perf_update_clk, ptr @event_class_dpu_crtc_disable_frame_pending, ptr @event_class_dpu_crtc_enable_template, ptr @event_class_dpu_crtc_setup_lm_bounds, ptr @event_class_dpu_crtc_setup_mixer, ptr @event_class_dpu_crtc_vblank_enable, ptr @event_class_dpu_drm_obj_template, ptr @event_class_dpu_enc_atomic_check_flags, ptr @event_class_dpu_enc_enable, ptr @event_class_dpu_enc_frame_done_cb, ptr @event_class_dpu_enc_frame_done_cb_not_busy, ptr @event_class_dpu_enc_id_enable_template, ptr @event_class_dpu_enc_irq_template, ptr @event_class_dpu_enc_irq_wait_success, ptr @event_class_dpu_enc_keyval_template, ptr @event_class_dpu_enc_ktime_template, ptr @event_class_dpu_enc_phys_cmd_irq_ctrl, ptr @event_class_dpu_enc_phys_cmd_pdone_timeout, ptr @event_class_dpu_enc_phys_cmd_pp_tx_done, ptr @event_class_dpu_enc_phys_vid_irq_ctrl, ptr @event_class_dpu_enc_phys_vid_post_kickoff, ptr @event_class_dpu_enc_rc, ptr @event_class_dpu_enc_trigger_flush, ptr @event_class_dpu_enc_wait_event_timeout, ptr @event_class_dpu_hw_ctl_pending_flush_template, ptr @event_class_dpu_hw_ctl_update_pending_flush, ptr @event_class_dpu_id_event_template, ptr @event_class_dpu_perf_crtc_update, ptr @event_class_dpu_perf_set_danger_luts, ptr @event_class_dpu_perf_set_ot, ptr @event_class_dpu_perf_set_qos_luts, ptr @event_class_dpu_plane_disable, ptr @event_class_dpu_plane_set_scanout, ptr @event_class_dpu_pp_connect_ext_te, ptr @event_class_dpu_rm_iter_template, ptr @event_class_dpu_rm_reserve_lms, ptr @event_class_dpu_trace_counter, ptr @event_class_dpu_vbif_wait_xin_halt_fail, ptr @event_class_tracing_mark_write, ptr @event_dpu_cmd_release_bw, ptr @event_dpu_core_irq_register_callback, ptr @event_dpu_core_irq_unregister_callback, ptr @event_dpu_core_perf_update_clk, ptr @event_dpu_crtc_complete_commit, ptr @event_dpu_crtc_complete_flip, ptr @event_dpu_crtc_disable, ptr @event_dpu_crtc_disable_frame_pending, ptr @event_dpu_crtc_enable, ptr @event_dpu_crtc_frame_event_cb, ptr @event_dpu_crtc_frame_event_done, ptr @event_dpu_crtc_frame_event_more_pending, ptr @event_dpu_crtc_runtime_resume, ptr @event_dpu_crtc_setup_lm_bounds, ptr @event_dpu_crtc_setup_mixer, ptr @event_dpu_crtc_vblank, ptr @event_dpu_crtc_vblank_cb, ptr @event_dpu_crtc_vblank_enable, ptr @event_dpu_enc_atomic_check, ptr @event_dpu_enc_atomic_check_flags, ptr @event_dpu_enc_disable, ptr @event_dpu_enc_early_kickoff, ptr @event_dpu_enc_enable, ptr @event_dpu_enc_frame_done_cb, ptr @event_dpu_enc_frame_done_cb_not_busy, ptr @event_dpu_enc_frame_done_timeout, ptr @event_dpu_enc_frame_event_cb, ptr @event_dpu_enc_irq_register_success, ptr @event_dpu_enc_irq_unregister_success, ptr @event_dpu_enc_irq_wait_success, ptr @event_dpu_enc_kickoff, ptr @event_dpu_enc_mode_set, ptr @event_dpu_enc_phys_cmd_connect_te, ptr @event_dpu_enc_phys_cmd_irq_ctrl, ptr @event_dpu_enc_phys_cmd_pdone_timeout, ptr @event_dpu_enc_phys_cmd_pp_tx_done, ptr @event_dpu_enc_phys_vid_irq_ctrl, ptr @event_dpu_enc_phys_vid_post_kickoff, ptr @event_dpu_enc_prepare_kickoff, ptr @event_dpu_enc_prepare_kickoff_reset, ptr @event_dpu_enc_rc, ptr @event_dpu_enc_rc_helper, ptr @event_dpu_enc_trigger_flush, ptr @event_dpu_enc_trigger_start, ptr @event_dpu_enc_underrun_cb, ptr @event_dpu_enc_vblank_cb, ptr @event_dpu_enc_vsync_event_work, ptr @event_dpu_enc_wait_event_timeout, ptr @event_dpu_hw_ctl_clear_pending_flush, ptr @event_dpu_hw_ctl_trigger_pending_flush, ptr @event_dpu_hw_ctl_trigger_prepare, ptr @event_dpu_hw_ctl_trigger_start, ptr @event_dpu_hw_ctl_update_pending_flush, ptr @event_dpu_kms_commit, ptr @event_dpu_kms_wait_for_commit_done, ptr @event_dpu_perf_crtc_update, ptr @event_dpu_perf_set_danger_luts, ptr @event_dpu_perf_set_ot, ptr @event_dpu_perf_set_qos_luts, ptr @event_dpu_plane_disable, ptr @event_dpu_plane_set_scanout, ptr @event_dpu_pp_connect_ext_te, ptr @event_dpu_rm_reserve_ctls, ptr @event_dpu_rm_reserve_intf, ptr @event_dpu_rm_reserve_lms, ptr @event_dpu_trace_counter, ptr @event_dpu_vbif_wait_xin_halt_fail, ptr @event_tracing_mark_write, ptr @msm_dpu_unregister, ptr @str__dpu__trace_system_name, ptr @trace_event_fields_dpu_perf_set_qos_luts, ptr @trace_event_type_funcs_dpu_perf_set_qos_luts, ptr @print_fmt_dpu_perf_set_qos_luts, ptr @trace_event_fields_dpu_perf_set_danger_luts, ptr @trace_event_type_funcs_dpu_perf_set_danger_luts, ptr @print_fmt_dpu_perf_set_danger_luts, ptr @trace_event_fields_dpu_perf_set_ot, ptr @trace_event_type_funcs_dpu_perf_set_ot, ptr @print_fmt_dpu_perf_set_ot, ptr @trace_event_fields_dpu_cmd_release_bw, ptr @trace_event_type_funcs_dpu_cmd_release_bw, ptr @print_fmt_dpu_cmd_release_bw, ptr @trace_event_fields_tracing_mark_write, ptr @trace_event_type_funcs_tracing_mark_write, ptr @print_fmt_tracing_mark_write, ptr @trace_event_fields_dpu_trace_counter, ptr @trace_event_type_funcs_dpu_trace_counter, ptr @print_fmt_dpu_trace_counter, ptr @trace_event_fields_dpu_perf_crtc_update, ptr @trace_event_type_funcs_dpu_perf_crtc_update, ptr @print_fmt_dpu_perf_crtc_update, ptr @trace_event_fields_dpu_enc_irq_template, ptr @trace_event_type_funcs_dpu_enc_irq_template, ptr @print_fmt_dpu_enc_irq_template, ptr @trace_event_fields_dpu_enc_irq_wait_success, ptr @trace_event_type_funcs_dpu_enc_irq_wait_success, ptr @print_fmt_dpu_enc_irq_wait_success, ptr @trace_event_fields_dpu_drm_obj_template, ptr @trace_event_type_funcs_dpu_drm_obj_template, ptr @print_fmt_dpu_drm_obj_template, ptr @trace_event_fields_dpu_enc_enable, ptr @trace_event_type_funcs_dpu_enc_enable, ptr @print_fmt_dpu_enc_enable, ptr @trace_event_fields_dpu_enc_keyval_template, ptr @trace_event_type_funcs_dpu_enc_keyval_template, ptr @print_fmt_dpu_enc_keyval_template, ptr @trace_event_fields_dpu_enc_atomic_check_flags, ptr @trace_event_type_funcs_dpu_enc_atomic_check_flags, ptr @print_fmt_dpu_enc_atomic_check_flags, ptr @trace_event_fields_dpu_enc_id_enable_template, ptr @trace_event_type_funcs_dpu_enc_id_enable_template, ptr @print_fmt_dpu_enc_id_enable_template, ptr @trace_event_fields_dpu_enc_rc, ptr @trace_event_type_funcs_dpu_enc_rc, ptr @print_fmt_dpu_enc_rc, ptr @trace_event_fields_dpu_enc_frame_done_cb_not_busy, ptr @trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy, ptr @print_fmt_dpu_enc_frame_done_cb_not_busy, ptr @trace_event_fields_dpu_enc_frame_done_cb, ptr @trace_event_type_funcs_dpu_enc_frame_done_cb, ptr @print_fmt_dpu_enc_frame_done_cb, ptr @trace_event_fields_dpu_enc_trigger_flush, ptr @trace_event_type_funcs_dpu_enc_trigger_flush, ptr @print_fmt_dpu_enc_trigger_flush, ptr @trace_event_fields_dpu_enc_ktime_template, ptr @trace_event_type_funcs_dpu_enc_ktime_template, ptr @print_fmt_dpu_enc_ktime_template, ptr @trace_event_fields_dpu_id_event_template, ptr @trace_event_type_funcs_dpu_id_event_template, ptr @print_fmt_dpu_id_event_template, ptr @trace_event_fields_dpu_enc_wait_event_timeout, ptr @trace_event_type_funcs_dpu_enc_wait_event_timeout, ptr @print_fmt_dpu_enc_wait_event_timeout, ptr @trace_event_fields_dpu_enc_phys_cmd_irq_ctrl, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl, ptr @print_fmt_dpu_enc_phys_cmd_irq_ctrl, ptr @trace_event_fields_dpu_enc_phys_cmd_pp_tx_done, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done, ptr @print_fmt_dpu_enc_phys_cmd_pp_tx_done, ptr @trace_event_fields_dpu_enc_phys_cmd_pdone_timeout, ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout, ptr @print_fmt_dpu_enc_phys_cmd_pdone_timeout, ptr @trace_event_fields_dpu_enc_phys_vid_post_kickoff, ptr @trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff, ptr @print_fmt_dpu_enc_phys_vid_post_kickoff, ptr @trace_event_fields_dpu_enc_phys_vid_irq_ctrl, ptr @trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl, ptr @print_fmt_dpu_enc_phys_vid_irq_ctrl, ptr @trace_event_fields_dpu_crtc_setup_mixer, ptr @trace_event_type_funcs_dpu_crtc_setup_mixer, ptr @print_fmt_dpu_crtc_setup_mixer, ptr @trace_event_fields_dpu_crtc_setup_lm_bounds, ptr @trace_event_type_funcs_dpu_crtc_setup_lm_bounds, ptr @print_fmt_dpu_crtc_setup_lm_bounds, ptr @trace_event_fields_dpu_crtc_vblank_enable, ptr @trace_event_type_funcs_dpu_crtc_vblank_enable, ptr @print_fmt_dpu_crtc_vblank_enable, ptr @trace_event_fields_dpu_crtc_enable_template, ptr @trace_event_type_funcs_dpu_crtc_enable_template, ptr @print_fmt_dpu_crtc_enable_template, ptr @trace_event_fields_dpu_crtc_disable_frame_pending, ptr @trace_event_type_funcs_dpu_crtc_disable_frame_pending, ptr @print_fmt_dpu_crtc_disable_frame_pending, ptr @trace_event_fields_dpu_plane_set_scanout, ptr @trace_event_type_funcs_dpu_plane_set_scanout, ptr @print_fmt_dpu_plane_set_scanout, ptr @trace_event_fields_dpu_plane_disable, ptr @trace_event_type_funcs_dpu_plane_disable, ptr @print_fmt_dpu_plane_disable, ptr @trace_event_fields_dpu_rm_iter_template, ptr @trace_event_type_funcs_dpu_rm_iter_template, ptr @print_fmt_dpu_rm_iter_template, ptr @trace_event_fields_dpu_rm_reserve_lms, ptr @trace_event_type_funcs_dpu_rm_reserve_lms, ptr @print_fmt_dpu_rm_reserve_lms, ptr @trace_event_fields_dpu_vbif_wait_xin_halt_fail, ptr @trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail, ptr @print_fmt_dpu_vbif_wait_xin_halt_fail, ptr @trace_event_fields_dpu_pp_connect_ext_te, ptr @trace_event_type_funcs_dpu_pp_connect_ext_te, ptr @print_fmt_dpu_pp_connect_ext_te, ptr @trace_event_fields_dpu_core_irq_callback_template, ptr @trace_event_type_funcs_dpu_core_irq_callback_template, ptr @print_fmt_dpu_core_irq_callback_template, ptr @trace_event_fields_dpu_core_perf_update_clk, ptr @trace_event_type_funcs_dpu_core_perf_update_clk, ptr @print_fmt_dpu_core_perf_update_clk, ptr @trace_event_fields_dpu_hw_ctl_update_pending_flush, ptr @trace_event_type_funcs_dpu_hw_ctl_update_pending_flush, ptr @print_fmt_dpu_hw_ctl_update_pending_flush, ptr @trace_event_fields_dpu_hw_ctl_pending_flush_template, ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template, ptr @print_fmt_dpu_hw_ctl_pending_flush_template, ptr @.str, ptr @dpu_fops_regset32, ptr @.str.1, ptr @.str.2, ptr @.str.4, ptr @dpu_dt_match, ptr @dpu_driver, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.35, ptr @.str.36, ptr @.str.37, ptr @.str.38, ptr @.str.39, ptr @.str.40, ptr @.str.41, ptr @.str.42, ptr @.str.43, ptr @.str.44, ptr @.str.45, ptr @.str.46, ptr @.str.47, ptr @.str.48, ptr @.str.49, ptr @.str.50, ptr @.str.51, ptr @.str.52, ptr @.str.53, ptr @.str.54, ptr @.str.55, ptr @.str.56, ptr @.str.57, ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.61, ptr @.str.62, ptr @.str.63, ptr @.str.64, ptr @.str.65, ptr @.str.66, ptr @.str.67, ptr @.str.68, ptr @.str.69, ptr @.str.70, ptr @.str.71, ptr @.str.72, ptr @.str.73, ptr @.str.74, ptr @.str.75, ptr @.str.76, ptr @.str.77, ptr @.str.78, ptr @.str.79, ptr @.str.80, ptr @.str.81, ptr @.str.82, ptr @.str.83, ptr @.str.84, ptr @.str.85, ptr @.str.86, ptr @.str.87, ptr @.str.88, ptr @.str.89, ptr @.str.90, ptr @.str.91, ptr @.str.92, ptr @.str.93, ptr @.str.94, ptr @.str.95, ptr @.str.96, ptr @.str.97, ptr @.str.98, ptr @.str.99, ptr @.str.100, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @.str.106, ptr @.str.107, ptr @.str.108, ptr @.str.109, ptr @.str.110, ptr @.str.111, ptr @.str.112, ptr @.str.113, ptr @.str.114, ptr @.str.115, ptr @.str.116, ptr @.str.117, ptr @.str.118, ptr @.str.119, ptr @.str.120, ptr @.str.121, ptr @.str.122, ptr @.str.123, ptr @.str.124, ptr @.str.125, ptr @.str.126, ptr @.str.127, ptr @.str.128, ptr @.str.129, ptr @.str.130, ptr @.str.131, ptr @.str.132, ptr @.str.133, ptr @.str.134, ptr @.str.135, ptr @.str.136, ptr @.str.137, ptr @.str.138, ptr @.str.139, ptr @.str.140, ptr @.str.141, ptr @.str.142, ptr @.str.143, ptr @.str.144, ptr @.str.145, ptr @.str.146, ptr @.str.147, ptr @.str.148, ptr @.str.149, ptr @.str.150, ptr @.str.151, ptr @.str.152, ptr @.str.153, ptr @.str.154, ptr @.str.155, ptr @.str.156, ptr @.str.157, ptr @.str.158, ptr @.str.159, ptr @.str.160, ptr @.str.161, ptr @dpu_pm_ops, ptr @dpu_ops, ptr @.str.162, ptr @.str.163, ptr @.str.164, ptr @.str.165, ptr @.str.166, ptr @.str.168, ptr @kms_funcs, ptr @.str.171, ptr @msm_kms_init.__key, ptr @.str.173, ptr @.str.174, ptr @.str.175, ptr @.str.176, ptr @.str.178, ptr @.str.180, ptr @.str.181, ptr @.str.183, ptr @.str.185, ptr @.str.186, ptr @.str.187, ptr @.str.188, ptr @.str.189, ptr @.str.190, ptr @.str.191, ptr @.str.193, ptr @.str.196, ptr @.str.199, ptr @.str.202, ptr @.str.205, ptr @.str.208, ptr @.str.211, ptr @.str.214, ptr @.str.217, ptr @dpu_kms_global_state_funcs, ptr @.str.219, ptr @.str.220, ptr @.str.221, ptr @.str.222, ptr @.str.223, ptr @.str.224, ptr @.str.225, ptr @.str.226, ptr @.str.227, ptr @.str.229, ptr @.str.231, ptr @.str.232, ptr @.str.234, ptr @.str.239, ptr @.str.241, ptr @.str.243, ptr @.str.247, ptr @.str.248, ptr @.str.249, ptr @.str.250, ptr @.str.251, ptr @.str.252, ptr @.str.253, ptr @.str.254, ptr @.str.255, ptr @.str.257, ptr @.str.259, ptr @.str.260, ptr @.str.261, ptr @.str.262, ptr @.str.263, ptr @.str.264, ptr @.str.265, ptr @.str.266, ptr @.str.267, ptr @.str.268, ptr @.str.269, ptr @.str.270, ptr @.str.271, ptr @dpu_debugfs_danger_stats_fops, ptr @.str.272, ptr @dpu_debugfs_safe_stats_fops, ptr @.str.273, ptr @dpu_plane_danger_enable, ptr @.str.274, ptr @.str.275, ptr @.str.276, ptr @.str.277, ptr @.str.278, ptr @.str.279, ptr @.str.280, ptr @.str.281, ptr @.str.282, ptr @.str.283, ptr @.str.284, ptr @.str.285, ptr @.str.286, ptr @.str.287, ptr @.str.288, ptr @.str.289, ptr @.str.290, ptr @.str.291, ptr @.str.292, ptr @.str.293, ptr @.str.294, ptr @.str.295, ptr @.str.296], section "llvm.metadata"
@0 = internal global [491 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @str__dpu__trace_system_name to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.298 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_perf_set_qos_luts to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.301 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_perf_set_qos_luts to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.304 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_perf_set_qos_luts to i32), i32 118, i32 160, i32 ptrtoint (ptr @___asan_gen_.307 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_perf_set_qos_luts to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.310 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_perf_set_danger_luts to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.313 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_perf_set_danger_luts to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.316 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_perf_set_danger_luts to i32), i32 106, i32 160, i32 ptrtoint (ptr @___asan_gen_.319 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_perf_set_danger_luts to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.322 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_perf_set_ot to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.325 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_perf_set_ot to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.328 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_perf_set_ot to i32), i32 86, i32 128, i32 ptrtoint (ptr @___asan_gen_.331 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_perf_set_ot to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.334 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_cmd_release_bw to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.337 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_cmd_release_bw to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.340 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_cmd_release_bw to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.343 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_cmd_release_bw to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.346 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_tracing_mark_write to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.349 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_tracing_mark_write to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.352 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_tracing_mark_write to i32), i32 74, i32 128, i32 ptrtoint (ptr @___asan_gen_.355 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_tracing_mark_write to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.358 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_trace_counter to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.361 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_trace_counter to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.364 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_trace_counter to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.367 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_trace_counter to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.370 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_perf_crtc_update to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.373 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_perf_crtc_update to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.376 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_perf_crtc_update to i32), i32 157, i32 192, i32 ptrtoint (ptr @___asan_gen_.379 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_perf_crtc_update to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.382 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_irq_template to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.385 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_irq_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.388 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_irq_template to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.391 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_irq_register_success to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.394 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.396 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_irq_unregister_success to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.397 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_irq_wait_success to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.400 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_irq_wait_success to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.403 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_irq_wait_success to i32), i32 119, i32 160, i32 ptrtoint (ptr @___asan_gen_.406 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_irq_wait_success to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.409 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_drm_obj_template to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.412 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_drm_obj_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.415 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_drm_obj_template to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.418 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_atomic_check to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.421 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.423 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_mode_set to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.424 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.426 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_disable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.427 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.429 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_kickoff to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.430 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.432 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_prepare_kickoff to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.433 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.435 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_prepare_kickoff_reset to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.436 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.438 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_complete_flip to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.439 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_vblank_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.442 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.444 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_complete_commit to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.445 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_kms_commit to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.448 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1605 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_kms_wait_for_commit_done to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.451 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_runtime_resume to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.454 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.456 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_enable to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.457 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_enable to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.460 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_enable to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.463 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_enable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.466 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_keyval_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.469 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_keyval_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.472 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_keyval_template to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.475 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_underrun_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.478 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.480 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_trigger_start to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.481 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_atomic_check_flags to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.484 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_atomic_check_flags to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.487 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_atomic_check_flags to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.490 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_atomic_check_flags to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.493 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_id_enable_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.496 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_id_enable_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.499 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_id_enable_template to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.502 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_rc_helper to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.505 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.507 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_vblank_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.508 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.510 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_frame_event_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.511 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.513 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_cmd_connect_te to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.514 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.516 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_rc to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.517 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_rc to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.520 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_rc to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.523 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_rc to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.526 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_frame_done_cb_not_busy to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.529 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.532 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_frame_done_cb_not_busy to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.535 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_frame_done_cb_not_busy to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.538 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_frame_done_cb to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.541 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_frame_done_cb to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.544 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_frame_done_cb to i32), i32 82, i32 128, i32 ptrtoint (ptr @___asan_gen_.547 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_frame_done_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.550 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_trigger_flush to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.553 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_trigger_flush to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.556 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_trigger_flush to i32), i32 216, i32 256, i32 ptrtoint (ptr @___asan_gen_.559 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_trigger_flush to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.562 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_ktime_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.565 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_ktime_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.568 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_ktime_template to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.571 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_vsync_event_work to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.574 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.576 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_early_kickoff to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.577 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.579 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_id_event_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.580 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_id_event_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.583 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_id_event_template to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.586 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_frame_done_timeout to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.589 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.591 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_frame_event_cb to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.592 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.594 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_frame_event_done to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.595 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.597 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_frame_event_more_pending to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.598 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.600 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_wait_event_timeout to i32), i32 168, i32 224, i32 ptrtoint (ptr @___asan_gen_.601 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_wait_event_timeout to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.604 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_wait_event_timeout to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.607 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_wait_event_timeout to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.610 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_phys_cmd_irq_ctrl to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.613 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.616 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_phys_cmd_irq_ctrl to i32), i32 104, i32 160, i32 ptrtoint (ptr @___asan_gen_.619 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_cmd_irq_ctrl to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.622 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_phys_cmd_pp_tx_done to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.625 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.628 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_phys_cmd_pp_tx_done to i32), i32 89, i32 128, i32 ptrtoint (ptr @___asan_gen_.631 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_cmd_pp_tx_done to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.634 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_phys_cmd_pdone_timeout to i32), i32 144, i32 192, i32 ptrtoint (ptr @___asan_gen_.637 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.640 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_phys_cmd_pdone_timeout to i32), i32 135, i32 192, i32 ptrtoint (ptr @___asan_gen_.643 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_cmd_pdone_timeout to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.646 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_phys_vid_post_kickoff to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.649 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.652 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_phys_vid_post_kickoff to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.655 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_vid_post_kickoff to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.658 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_enc_phys_vid_irq_ctrl to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.661 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.664 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_enc_phys_vid_irq_ctrl to i32), i32 114, i32 160, i32 ptrtoint (ptr @___asan_gen_.667 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_enc_phys_vid_irq_ctrl to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.670 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_crtc_setup_mixer to i32), i32 312, i32 384, i32 ptrtoint (ptr @___asan_gen_.673 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_crtc_setup_mixer to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.676 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_crtc_setup_mixer to i32), i32 796, i32 992, i32 ptrtoint (ptr @___asan_gen_.679 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_setup_mixer to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.682 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_crtc_setup_lm_bounds to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.685 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_crtc_setup_lm_bounds to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.688 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_crtc_setup_lm_bounds to i32), i32 162, i32 224, i32 ptrtoint (ptr @___asan_gen_.691 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_setup_lm_bounds to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.694 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_crtc_vblank_enable to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.697 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_crtc_vblank_enable to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.700 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_crtc_vblank_enable to i32), i32 138, i32 192, i32 ptrtoint (ptr @___asan_gen_.703 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_vblank_enable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.706 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_crtc_enable_template to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.709 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1263 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_crtc_enable_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.712 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1263 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_crtc_enable_template to i32), i32 114, i32 160, i32 ptrtoint (ptr @___asan_gen_.715 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1263 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_enable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.718 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.720 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_disable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.721 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.723 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_vblank to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.724 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.726 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_crtc_disable_frame_pending to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.727 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_crtc_disable_frame_pending to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.730 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_crtc_disable_frame_pending to i32), i32 58, i32 96, i32 ptrtoint (ptr @___asan_gen_.733 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_crtc_disable_frame_pending to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.736 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_plane_set_scanout to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.739 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_plane_set_scanout to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.742 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_plane_set_scanout to i32), i32 365, i32 448, i32 ptrtoint (ptr @___asan_gen_.745 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_plane_set_scanout to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.748 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_plane_disable to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.751 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_plane_disable to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.754 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_plane_disable to i32), i32 110, i32 160, i32 ptrtoint (ptr @___asan_gen_.757 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_plane_disable to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.760 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_rm_iter_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.763 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1299 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_rm_iter_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.766 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1299 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_rm_iter_template to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.769 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1299 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_rm_reserve_intf to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.772 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.774 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_rm_reserve_ctls to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.775 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.777 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_rm_reserve_lms to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.778 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_rm_reserve_lms to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.781 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_rm_reserve_lms to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.784 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_rm_reserve_lms to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.787 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_vbif_wait_xin_halt_fail to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.790 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.793 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_vbif_wait_xin_halt_fail to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.796 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_vbif_wait_xin_halt_fail to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.799 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_pp_connect_ext_te to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.802 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_pp_connect_ext_te to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.805 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_pp_connect_ext_te to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.808 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_pp_connect_ext_te to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.811 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_core_irq_callback_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.814 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_core_irq_callback_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.817 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_core_irq_callback_template to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.820 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_core_irq_register_callback to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.823 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.825 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_core_irq_unregister_callback to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.826 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.828 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_core_perf_update_clk to i32), i32 96, i32 128, i32 ptrtoint (ptr @___asan_gen_.829 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_core_perf_update_clk to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.832 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_core_perf_update_clk to i32), i32 105, i32 160, i32 ptrtoint (ptr @___asan_gen_.835 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_core_perf_update_clk to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.838 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_hw_ctl_update_pending_flush to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.841 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_hw_ctl_update_pending_flush to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.844 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_hw_ctl_update_pending_flush to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.847 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_hw_ctl_update_pending_flush to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.850 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_fields_dpu_hw_ctl_pending_flush_template to i32), i32 72, i32 128, i32 ptrtoint (ptr @___asan_gen_.853 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.856 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @print_fmt_dpu_hw_ctl_pending_flush_template to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.859 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_hw_ctl_clear_pending_flush to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.862 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.864 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_hw_ctl_trigger_pending_flush to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.865 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_hw_ctl_trigger_prepare to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.868 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.870 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @event_dpu_hw_ctl_trigger_start to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.871 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.873 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.876 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_fops_regset32 to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.877 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.879 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.888 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.888 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.888 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_init._entry.3 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.894 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.894 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_dt_match to i32), i32 1176, i32 1472, i32 ptrtoint (ptr @___asan_gen_.895 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.897 to i32), i32 0 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_driver to i32), i32 104, i32 160, i32 ptrtoint (ptr @___asan_gen_.898 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.900 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.930 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.942 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.954 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.960 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.35 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.37 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.996 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.38 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.40 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.41 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.43 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.44 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.46 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.47 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.49 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.50 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.52 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.53 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.55 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1050 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.56 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.58 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.59 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.61 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.62 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.63 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1074 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.64 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.66 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.67 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1086 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.69 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.70 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.72 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.73 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.74 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.75 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.76 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1113 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.77 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.78 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.79 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.80 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1125 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.81 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.82 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.83 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.85 to i32), i32 100, i32 160, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.86 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.88 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1149 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.89 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.91 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1173 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.98 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1179 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.100 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 60, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1191 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.112 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.116 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.117 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.118 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 181, i32 224, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.120 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.121 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.122 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1251 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.123 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.125 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.126 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1263 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.127 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.128 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1269 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.129 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.130 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.131 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.132 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.133 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.134 to i32), i32 75, i32 128, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1287 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.135 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.136 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1293 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.137 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1299 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.138 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1299 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.139 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.140 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1305 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.141 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.142 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1311 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.143 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.144 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1317 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.146 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.147 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.149 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.150 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1335 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.152 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.153 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.154 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.155 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.156 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1353 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.157 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1356 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.158 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1359 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.159 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1362 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.160 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1365 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.161 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1368 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_pm_ops to i32), i32 92, i32 128, i32 ptrtoint (ptr @___asan_gen_.1369 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1371 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_ops to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1372 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1374 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.162 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1377 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_bind._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.163 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.164 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.165 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.166 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_bind._entry.167 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1398 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.168 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1398 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @kms_funcs to i32), i32 84, i32 128, i32 ptrtoint (ptr @___asan_gen_.1399 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1401 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_bind._entry.170 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1407 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.171 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1407 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @msm_kms_init.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1408 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1413 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.173 to i32), i32 21, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1413 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1422 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.174 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1422 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.175 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1422 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.176 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1425 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.177 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1431 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.178 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1431 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.180 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1434 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1437 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.182 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1443 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.183 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1443 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.185 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1446 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.186 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1455 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.187 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1455 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.188 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1455 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.189 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1458 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.190 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1464 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.191 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1464 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.192 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1470 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1470 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.195 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1476 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1476 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.198 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1482 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1482 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.201 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1488 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1488 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.204 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1494 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1494 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.207 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1500 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.208 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1500 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.210 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1506 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.211 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1506 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.213 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1512 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1512 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_hw_init._entry.216 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1518 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1518 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_global_state_funcs to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1519 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1521 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.219 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1524 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.220 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1527 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.221 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1530 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.222 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1539 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.223 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1539 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.224 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1539 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_drm_obj_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1545 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.225 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1545 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_setup_displays._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 57, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.227 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_setup_displays._entry.228 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.229 to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_dsi._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.231 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1569 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_dsi._entry.233 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1575 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.234 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1575 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_dsi._entry.236 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_dsi._entry.238 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.239 to i32), i32 64, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_displayport._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1590 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.241 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1590 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_displayport._entry.242 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1596 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.243 to i32), i32 62, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1596 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_kms_initialize_displayport._entry.245 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1599 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.247 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1605 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.248 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1605 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.249 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1608 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_wait_for_commit_done._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1617 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.250 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1617 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.251 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1617 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.252 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1623 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.253 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1623 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.254 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1629 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.255 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1629 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_wait_for_commit_done._entry.256 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.257 to i32), i32 59, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1635 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.259 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_kms_destroy._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.260 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.261 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1647 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1650 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.263 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.264 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1656 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.265 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1659 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.266 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.267 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1665 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.268 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1668 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.269 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.270 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1674 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.271 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_debugfs_danger_stats_fops to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.1678 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1680 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.272 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1683 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_debugfs_safe_stats_fops to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.1684 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.273 to i32), i32 15, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1689 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_plane_danger_enable to i32), i32 128, i32 160, i32 ptrtoint (ptr @___asan_gen_.1690 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @_dpu_danger_signal_status._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.274 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.275 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1701 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.276 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.277 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1707 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.278 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.279 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1713 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.280 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1716 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.281 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1725 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.282 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1725 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.283 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1725 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.284 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1731 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.285 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1731 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.286 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.287 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.288 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.289 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.290 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.291 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.292 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_runtime_suspend._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.293 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.294 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1761 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @dpu_runtime_resume._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.1762 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.295 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.296 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.1768 to i32), i32 ptrtoint (ptr @___asan_gen_.1769 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1770 to i32), i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_perf_set_qos_luts(ptr nocapture readnone %__data, i32 noundef %pnum, i32 noundef %fmt, i1 noundef zeroext %rt, i32 noundef %fl, i32 noundef %lut, i32 noundef %lut_usage) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_perf_set_qos_luts, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pnum, i32 noundef %fmt, i1 noundef zeroext %rt, i32 noundef %fl, i32 noundef %lut, i32 noundef %lut_usage) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_perf_set_danger_luts(ptr nocapture readnone %__data, i32 noundef %pnum, i32 noundef %fmt, i32 noundef %mode, i32 noundef %danger_lut, i32 noundef %safe_lut) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_perf_set_danger_luts, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pnum, i32 noundef %fmt, i32 noundef %mode, i32 noundef %danger_lut, i32 noundef %safe_lut) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_perf_set_ot(ptr nocapture readnone %__data, i32 noundef %pnum, i32 noundef %xin_id, i32 noundef %rd_lim, i32 noundef %vbif_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_perf_set_ot, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pnum, i32 noundef %xin_id, i32 noundef %rd_lim, i32 noundef %vbif_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_cmd_release_bw(ptr nocapture readnone %__data, i32 noundef %crtc_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_cmd_release_bw, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %crtc_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_tracing_mark_write(ptr nocapture readnone %__data, i32 noundef %pid, ptr noundef %name, i1 noundef zeroext %trace_begin) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_tracing_mark_write, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pid, ptr noundef %name, i1 noundef zeroext %trace_begin) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_trace_counter(ptr nocapture readnone %__data, i32 noundef %pid, ptr noundef %name, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_trace_counter, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pid, ptr noundef %name, i32 noundef %value) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_perf_crtc_update(ptr nocapture readnone %__data, i32 noundef %crtc, i64 noundef %bw_ctl, i32 noundef %core_clk_rate, i1 noundef zeroext %stop_req, i1 noundef zeroext %update_bus, i1 noundef zeroext %update_clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_perf_crtc_update, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body4_crit_edge

entry.do.body4_crit_edge:                         ; preds = %entry
  br label %do.body4

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body4:                                         ; preds = %do.body4.do.body4_crit_edge, %entry.do.body4_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body4.do.body4_crit_edge ], [ %0, %entry.do.body4_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %crtc, i64 noundef %bw_ctl, i32 noundef %core_clk_rate, i1 noundef zeroext %stop_req, i1 noundef zeroext %update_bus, i1 noundef zeroext %update_clk) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool14.not = icmp eq ptr %6, null
  br i1 %tobool14.not, label %do.body4.if.end_crit_edge, label %do.body4.do.body4_crit_edge

do.body4.do.body4_crit_edge:                      ; preds = %do.body4
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body4

do.body4.if.end_crit_edge:                        ; preds = %do.body4
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body4.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_irq_register_success(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_irq_register_success, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_irq_unregister_success(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_irq_unregister_success, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_irq_wait_success(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx, i32 noundef %pp_idx, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_irq_wait_success, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx, i32 noundef %pp_idx, i32 noundef %atomic_cnt) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_atomic_check(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_atomic_check, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_mode_set(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_mode_set, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_disable(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_disable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_kickoff(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_kickoff, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_prepare_kickoff(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_prepare_kickoff, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_prepare_kickoff_reset(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_prepare_kickoff_reset, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_complete_flip(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_complete_flip, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_vblank_cb(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_vblank_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_complete_commit(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_complete_commit, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_kms_commit(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_commit, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_kms_wait_for_commit_done(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_wait_for_commit_done, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_runtime_resume(ptr nocapture readnone %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_runtime_resume, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_enable(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %hdisplay, i32 noundef %vdisplay) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_enable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %hdisplay, i32 noundef %vdisplay) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_underrun_cb(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %count) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_underrun_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %count) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_trigger_start(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %ctl_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_trigger_start, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %ctl_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_atomic_check_flags(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_atomic_check_flags, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %flags) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_rc_helper(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_rc_helper, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_vblank_cb(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_vblank_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_frame_event_cb(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_frame_event_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_cmd_connect_te(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_cmd_connect_te, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_rc(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %sw_event, i1 noundef zeroext %idle_pc_supported, i32 noundef %rc_state, ptr noundef %stage) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_rc, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %sw_event, i1 noundef zeroext %idle_pc_supported, i32 noundef %rc_state, ptr noundef %stage) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_frame_done_cb_not_busy(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %event, i32 noundef %intf_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %event, i32 noundef %intf_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_frame_done_cb(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %idx, i32 noundef %frame_busy_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_frame_done_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %idx, i32 noundef %frame_busy_mask) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_trigger_flush(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i32 noundef %pending_kickoff_cnt, i32 noundef %ctl_idx, i32 noundef %extra_flush_bits, i32 noundef %pending_flush_ret) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_trigger_flush, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intf_idx, i32 noundef %pending_kickoff_cnt, i32 noundef %ctl_idx, i32 noundef %extra_flush_bits, i32 noundef %pending_flush_ret) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_vsync_event_work(ptr nocapture readnone %__data, i32 noundef %drm_id, i64 noundef %time) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_vsync_event_work, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i64 noundef %time) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_early_kickoff(ptr nocapture readnone %__data, i32 noundef %drm_id, i64 noundef %time) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_early_kickoff, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i64 noundef %time) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_frame_done_timeout(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_frame_done_timeout, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_frame_event_cb(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_frame_event_cb, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_frame_event_done(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_frame_event_done, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_frame_event_more_pending(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_frame_event_more_pending, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_wait_event_timeout(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %irq_idx, i32 noundef %rc, i64 noundef %time, i64 noundef %expected_time, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_wait_event_timeout, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %irq_idx, i32 noundef %rc, i64 noundef %time, i64 noundef %expected_time, i32 noundef %atomic_cnt) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_cmd_irq_ctrl(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %pp, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %pp, i1 noundef zeroext %enable, i32 noundef %refcnt) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_cmd_pp_tx_done(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %new_count, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %new_count, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_cmd_pdone_timeout(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %timeout_count, i32 noundef %kickoff_count, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %timeout_count, i32 noundef %kickoff_count, i32 noundef %event) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_vid_post_kickoff(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intf_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intf_idx) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_enc_phys_vid_irq_ctrl(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %intf_idx, i1 noundef zeroext %enable, i32 noundef %refcnt) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_setup_mixer(ptr nocapture readnone %__data, i32 noundef %crtc_id, i32 noundef %plane_id, ptr noundef %state, ptr noundef %pstate, i32 noundef %stage_idx, i32 noundef %sspp, i32 noundef %pixel_format, i64 noundef %modifier) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_setup_mixer, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %crtc_id, i32 noundef %plane_id, ptr noundef %state, ptr noundef %pstate, i32 noundef %stage_idx, i32 noundef %sspp, i32 noundef %pixel_format, i64 noundef %modifier) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_setup_lm_bounds(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %mixer, ptr noundef %bounds) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_setup_lm_bounds, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %mixer, ptr noundef %bounds) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_vblank_enable(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %enc_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_vblank_enable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %enc_id, i1 noundef zeroext %enable, ptr noundef %crtc) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_enable(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_enable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_disable(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_disable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_vblank(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_vblank, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_crtc_disable_frame_pending(ptr nocapture readnone %__data, i32 noundef %drm_id, i32 noundef %frame_pending) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_crtc_disable_frame_pending, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i32 noundef %frame_pending) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_plane_set_scanout(ptr nocapture readnone %__data, i32 noundef %index, ptr noundef %layout, i32 noundef %multirect_index) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_plane_set_scanout, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %index, ptr noundef %layout, i32 noundef %multirect_index) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_plane_disable(ptr nocapture readnone %__data, i32 noundef %drm_id, i1 noundef zeroext %is_virtual, i32 noundef %multirect_mode) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_plane_disable, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %drm_id, i1 noundef zeroext %is_virtual, i32 noundef %multirect_mode) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_rm_reserve_intf(ptr nocapture readnone %__data, i32 noundef %id, i32 noundef %enc_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_rm_reserve_intf, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %id, i32 noundef %enc_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_rm_reserve_ctls(ptr nocapture readnone %__data, i32 noundef %id, i32 noundef %enc_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_rm_reserve_ctls, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %id, i32 noundef %enc_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_rm_reserve_lms(ptr nocapture readnone %__data, i32 noundef %id, i32 noundef %enc_id, i32 noundef %pp_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_rm_reserve_lms, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %id, i32 noundef %enc_id, i32 noundef %pp_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_vbif_wait_xin_halt_fail(ptr nocapture readnone %__data, i32 noundef %index, i32 noundef %xin_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %index, i32 noundef %xin_id) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_pp_connect_ext_te(ptr nocapture readnone %__data, i32 noundef %pp, i32 noundef %cfg) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_pp_connect_ext_te, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pp, i32 noundef %cfg) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_core_irq_register_callback(ptr nocapture readnone %__data, i32 noundef %irq_idx, ptr noundef %callback) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_core_irq_register_callback, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %irq_idx, ptr noundef %callback) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_core_irq_unregister_callback(ptr nocapture readnone %__data, i32 noundef %irq_idx, ptr noundef %callback) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_core_irq_unregister_callback, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %irq_idx, ptr noundef %callback) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_core_perf_update_clk(ptr nocapture readnone %__data, ptr noundef %dev, i1 noundef zeroext %stop_req, i64 noundef %clk_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_core_perf_update_clk, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, ptr noundef %dev, i1 noundef zeroext %stop_req, i64 noundef %clk_rate) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool10.not = icmp eq ptr %6, null
  br i1 %tobool10.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_hw_ctl_update_pending_flush(ptr nocapture readnone %__data, i32 noundef %new_bits, i32 noundef %pending_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_hw_ctl_update_pending_flush, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %new_bits, i32 noundef %pending_mask) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_hw_ctl_clear_pending_flush(ptr nocapture readnone %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pending_mask, i32 noundef %ctl_flush) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_hw_ctl_trigger_pending_flush(ptr nocapture readnone %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pending_mask, i32 noundef %ctl_flush) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_hw_ctl_trigger_prepare(ptr nocapture readnone %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_hw_ctl_trigger_prepare, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pending_mask, i32 noundef %ctl_flush) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @__traceiter_dpu_hw_ctl_trigger_start(ptr nocapture readnone %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_hw_ctl_trigger_start, i32 0, i32 7), align 4
  %tobool.not = icmp eq ptr %0, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %entry.do.body2_crit_edge

entry.do.body2_crit_edge:                         ; preds = %entry
  br label %do.body2

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.body2:                                         ; preds = %do.body2.do.body2_crit_edge, %entry.do.body2_crit_edge
  %it_func_ptr.0 = phi ptr [ %incdec.ptr, %do.body2.do.body2_crit_edge ], [ %0, %entry.do.body2_crit_edge ]
  %1 = ptrtoint ptr %it_func_ptr.0 to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load volatile ptr, ptr %it_func_ptr.0, align 4
  %data = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0, i32 0, i32 1
  %3 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %data, align 4
  tail call void %2(ptr noundef %4, i32 noundef %pending_mask, i32 noundef %ctl_flush) #15
  %incdec.ptr = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0, i32 1
  %5 = ptrtoint ptr %incdec.ptr to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %incdec.ptr, align 4
  %tobool9.not = icmp eq ptr %6, null
  br i1 %tobool9.not, label %do.body2.if.end_crit_edge, label %do.body2.do.body2_crit_edge

do.body2.do.body2_crit_edge:                      ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2

do.body2.if.end_crit_edge:                        ; preds = %do.body2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end:                                           ; preds = %do.body2.if.end_crit_edge, %entry.if.end_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_perf_set_qos_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i1 noundef zeroext %rt, i32 noundef %fl, i32 noundef %lut, i32 noundef %lut_usage) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %rt to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 40) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %pnum7 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pnum7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pnum, ptr %pnum7, align 8
  %fmt8 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %fmt8 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %fmt, ptr %fmt8, align 4
  %rt10 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %rt10 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %frombool, ptr %rt10, align 8
  %fl12 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %fl12 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %fl, ptr %fl12, align 4
  %conv = zext i32 %lut to i64
  %lut13 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %lut13 to i32
  call void @__asan_store8_noabort(i32 %7)
  store i64 %conv, ptr %lut13, align 8
  %lut_usage14 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call3, i32 0, i32 6
  %8 = ptrtoint ptr %lut_usage14 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %lut_usage, ptr %lut_usage14, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_perf_set_qos_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i1 noundef zeroext %rt, i32 noundef %fl, i32 noundef %lut, i32 noundef %lut_usage) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %rt to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 44, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pnum18 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %pnum18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pnum, ptr %pnum18, align 8
  %fmt19 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %fmt19 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %fmt, ptr %fmt19, align 4
  %rt21 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %rt21 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %rt21, align 8
  %fl23 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 4
  %30 = ptrtoint ptr %fl23 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %fl, ptr %fl23, align 4
  %conv = zext i32 %lut to i64
  %lut24 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 5
  %31 = ptrtoint ptr %lut24 to i32
  call void @__asan_store8_noabort(i32 %31)
  store i64 %conv, ptr %lut24, align 8
  %lut_usage25 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %call14, i32 0, i32 6
  %32 = ptrtoint ptr %lut_usage25 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %lut_usage, ptr %lut_usage25, align 8
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 44, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_event_reg(ptr noundef, i32 noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_event_raw_init(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_perf_set_danger_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i32 noundef %mode, i32 noundef %danger_lut, i32 noundef %safe_lut) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 28) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %pnum6 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pnum6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pnum, ptr %pnum6, align 4
  %fmt7 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %fmt7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %fmt, ptr %fmt7, align 4
  %mode8 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %mode8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %mode, ptr %mode8, align 4
  %danger_lut9 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %danger_lut9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %danger_lut, ptr %danger_lut9, align 4
  %safe_lut10 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %safe_lut10 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %safe_lut, ptr %safe_lut10, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_perf_set_danger_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i32 noundef %mode, i32 noundef %danger_lut, i32 noundef %safe_lut) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pnum17 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %pnum17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pnum, ptr %pnum17, align 4
  %fmt18 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %fmt18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %fmt, ptr %fmt18, align 4
  %mode19 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %mode19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %mode, ptr %mode19, align 4
  %danger_lut20 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %danger_lut20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %danger_lut, ptr %danger_lut20, align 4
  %safe_lut21 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %call13, i32 0, i32 5
  %31 = ptrtoint ptr %safe_lut21 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %safe_lut, ptr %safe_lut21, align 4
  %32 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %rctx, align 4
  %34 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %33, ptr noundef %__data, i64 noundef 1, ptr noundef %35, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_perf_set_ot(ptr noundef %__data, i32 noundef %pnum, i32 noundef %xin_id, i32 noundef %rd_lim, i32 noundef %vbif_idx) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %pnum6 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pnum6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pnum, ptr %pnum6, align 4
  %xin_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %xin_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %xin_id, ptr %xin_id7, align 4
  %rd_lim8 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %rd_lim8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %rd_lim, ptr %rd_lim8, align 4
  %vbif_idx9 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %vbif_idx9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %vbif_idx, ptr %vbif_idx9, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_perf_set_ot(ptr noundef %__data, i32 noundef %pnum, i32 noundef %xin_id, i32 noundef %rd_lim, i32 noundef %vbif_idx) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pnum17 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %pnum17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pnum, ptr %pnum17, align 4
  %xin_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %xin_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %xin_id, ptr %xin_id18, align 4
  %rd_lim19 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %rd_lim19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %rd_lim, ptr %rd_lim19, align 4
  %vbif_idx20 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %vbif_idx20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %vbif_idx, ptr %vbif_idx20, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_cmd_release_bw(ptr noundef %__data, i32 noundef %crtc_id) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 12) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %crtc_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_cmd_release_bw, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %crtc_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %crtc_id, ptr %crtc_id6, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_cmd_release_bw(ptr noundef %__data, i32 noundef %crtc_id) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 12, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %crtc_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_cmd_release_bw, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %crtc_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %crtc_id, ptr %crtc_id17, align 4
  %28 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %rctx, align 4
  %30 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 12, i32 noundef %29, ptr noundef %__data, i64 noundef 1, ptr noundef %31, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_tracing_mark_write(ptr noundef %__data, i32 noundef %pid, ptr noundef readonly %name, i1 noundef zeroext %trace_begin) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %trace_begin to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %tobool.not.i28 = icmp eq ptr %name, null
  %spec.select.i = select i1 %tobool.not.i28, ptr @.str.26, ptr %name
  %call.i29 = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add = add i32 %call.i29, 21
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef %add) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %add.i = shl i32 %call.i29, 16
  %or.i = add i32 %add.i, 65553
  %__data_loc_trace_name = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call3, i32 0, i32 2
  %3 = ptrtoint ptr %__data_loc_trace_name to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %or.i, ptr %__data_loc_trace_name, align 4
  %pid7 = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call3, i32 0, i32 1
  %4 = ptrtoint ptr %pid7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %pid, ptr %pid7, align 4
  %add.ptr = getelementptr i8, ptr %call3, i32 17
  %call10 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  %trace_begin12 = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %trace_begin12 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %frombool, ptr %trace_begin12, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_tracing_mark_write(ptr noundef %__data, i32 noundef %pid, ptr noundef readonly %name, i1 noundef zeroext %trace_begin) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %trace_begin to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %tobool.not.i = icmp eq ptr %name, null
  %spec.select.i = select i1 %tobool.not.i, ptr @.str.26, ptr %name
  %call.i = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add.i = shl i32 %call.i, 16
  %or.i = add i32 %add.i, 65553
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i52.not = icmp eq ptr %15, null
  br i1 %tobool.not.i52.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %add13 = add i32 %call.i, 32
  %and = and i32 %add13, -8
  %sub = add i32 %and, -4
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef %sub, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %__data_loc_trace_name = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call14, i32 0, i32 2
  %27 = ptrtoint ptr %__data_loc_trace_name to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %or.i, ptr %__data_loc_trace_name, align 4
  %pid18 = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call14, i32 0, i32 1
  %28 = ptrtoint ptr %pid18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %pid, ptr %pid18, align 4
  %add.ptr = getelementptr i8, ptr %call14, i32 17
  %call22 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  %trace_begin24 = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %trace_begin24 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %trace_begin24, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef %sub, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_trace_counter(ptr noundef %__data, i32 noundef %pid, ptr noundef readonly %name, i32 noundef %value) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %tobool.not.i25 = icmp eq ptr %name, null
  %spec.select.i = select i1 %tobool.not.i25, ptr @.str.26, ptr %name
  %call.i26 = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add = add i32 %call.i26, 21
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef %add) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %add.i = shl i32 %call.i26, 16
  %or.i = add i32 %add.i, 65556
  %__data_loc_counter_name = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call3, i32 0, i32 2
  %3 = ptrtoint ptr %__data_loc_counter_name to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %or.i, ptr %__data_loc_counter_name, align 4
  %4 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i27 = and i32 %4, -16384
  %5 = inttoptr i32 %and.i27 to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %5, i32 0, i32 2
  %6 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %task, align 8
  %tgid = getelementptr inbounds %struct.task_struct, ptr %7, i32 0, i32 69
  %8 = ptrtoint ptr %tgid to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %tgid, align 4
  %pid7 = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call3, i32 0, i32 1
  %10 = ptrtoint ptr %pid7 to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %9, ptr %pid7, align 4
  %add.ptr = getelementptr i8, ptr %call3, i32 20
  %call10 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  %value11 = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call3, i32 0, i32 3
  %11 = ptrtoint ptr %value11 to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %value, ptr %value11, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_trace_counter(ptr noundef %__data, i32 noundef %pid, ptr noundef readonly %name, i32 noundef %value) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %tobool.not.i = icmp eq ptr %name, null
  %spec.select.i = select i1 %tobool.not.i, ptr @.str.26, ptr %name
  %call.i = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add.i = shl i32 %call.i, 16
  %or.i = add i32 %add.i, 65556
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i49.not = icmp eq ptr %15, null
  br i1 %tobool.not.i49.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %add12 = add i32 %call.i, 32
  %and = and i32 %add12, -8
  %sub = add i32 %and, -4
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef %sub, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %__data_loc_counter_name = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call13, i32 0, i32 2
  %27 = ptrtoint ptr %__data_loc_counter_name to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %or.i, ptr %__data_loc_counter_name, align 4
  %task = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 2
  %28 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %task, align 8
  %tgid = getelementptr inbounds %struct.task_struct, ptr %29, i32 0, i32 69
  %30 = ptrtoint ptr %tgid to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %tgid, align 4
  %pid18 = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call13, i32 0, i32 1
  %32 = ptrtoint ptr %pid18 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %pid18, align 4
  %add.ptr = getelementptr i8, ptr %call13, i32 20
  %call22 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  %value23 = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %call13, i32 0, i32 3
  %33 = ptrtoint ptr %value23 to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %value, ptr %value23, align 4
  %34 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %rctx, align 4
  %36 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef %sub, i32 noundef %35, ptr noundef %__data, i64 noundef 1, ptr noundef %37, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_perf_crtc_update(ptr noundef %__data, i32 noundef %crtc, i64 noundef %bw_ctl, i32 noundef %core_clk_rate, i1 noundef zeroext %stop_req, i1 noundef zeroext %update_bus, i1 noundef zeroext %update_clk) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %stop_req to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call7 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 40) #15
  %tobool8.not = icmp eq ptr %call7, null
  br i1 %tobool8.not, label %if.end.cleanup_crit_edge, label %if.end10

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end10:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %crtc11 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 1
  %3 = ptrtoint ptr %crtc11 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %crtc, ptr %crtc11, align 8
  %bw_ctl12 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 2
  %4 = ptrtoint ptr %bw_ctl12 to i32
  call void @__asan_store8_noabort(i32 %4)
  store i64 %bw_ctl, ptr %bw_ctl12, align 8
  %core_clk_rate13 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 3
  %5 = ptrtoint ptr %core_clk_rate13 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %core_clk_rate, ptr %core_clk_rate13, align 8
  %stop_req15 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 4
  %6 = ptrtoint ptr %stop_req15 to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 %frombool, ptr %stop_req15, align 4
  %conv = zext i1 %update_bus to i32
  %update_bus18 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 5
  %7 = ptrtoint ptr %update_bus18 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %conv, ptr %update_bus18, align 8
  %conv20 = zext i1 %update_clk to i32
  %update_clk21 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call7, i32 0, i32 6
  %8 = ptrtoint ptr %update_clk21 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %conv20, ptr %update_clk21, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end10, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_perf_crtc_update(ptr noundef %__data, i32 noundef %crtc, i64 noundef %bw_ctl, i32 noundef %core_clk_rate, i1 noundef zeroext %stop_req, i1 noundef zeroext %update_bus, i1 noundef zeroext %update_clk) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %stop_req to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true12, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true12:                                  ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true12.cleanup_crit_edge, label %land.lhs.true12.if.end_crit_edge

land.lhs.true12.if.end_crit_edge:                 ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true12.cleanup_crit_edge:                ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true12.if.end_crit_edge, %entry.if.end_crit_edge
  %call18 = call ptr @perf_trace_buf_alloc(i32 noundef 44, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool19.not = icmp eq ptr %call18, null
  br i1 %tobool19.not, label %if.end.cleanup_crit_edge, label %if.end21

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end21:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %crtc22 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 1
  %27 = ptrtoint ptr %crtc22 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %crtc, ptr %crtc22, align 8
  %bw_ctl23 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 2
  %28 = ptrtoint ptr %bw_ctl23 to i32
  call void @__asan_store8_noabort(i32 %28)
  store i64 %bw_ctl, ptr %bw_ctl23, align 8
  %core_clk_rate24 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 3
  %29 = ptrtoint ptr %core_clk_rate24 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %core_clk_rate, ptr %core_clk_rate24, align 8
  %stop_req26 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 4
  %30 = ptrtoint ptr %stop_req26 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %frombool, ptr %stop_req26, align 4
  %conv = zext i1 %update_bus to i32
  %update_bus29 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 5
  %31 = ptrtoint ptr %update_bus29 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %conv, ptr %update_bus29, align 8
  %conv31 = zext i1 %update_clk to i32
  %update_clk32 = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %call18, i32 0, i32 6
  %32 = ptrtoint ptr %update_clk32 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %conv31, ptr %update_clk32, align 4
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call18, i32 noundef 44, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end21, %if.end.cleanup_crit_edge, %land.lhs.true12.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_irq_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %intr_idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %intr_idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %intr_idx, ptr %intr_idx7, align 4
  %irq_idx8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %irq_idx8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %irq_idx, ptr %irq_idx8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_irq_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %intr_idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %intr_idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %intr_idx, ptr %intr_idx18, align 4
  %irq_idx19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %irq_idx19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %irq_idx, ptr %irq_idx19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_irq_wait_success(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx, i32 noundef %pp_idx, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 28) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %intr_idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %intr_idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %intr_idx, ptr %intr_idx7, align 4
  %irq_idx8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %irq_idx8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %irq_idx, ptr %irq_idx8, align 4
  %pp_idx9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %pp_idx9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %pp_idx, ptr %pp_idx9, align 4
  %atomic_cnt10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %atomic_cnt10 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %atomic_cnt, ptr %atomic_cnt10, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_irq_wait_success(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx, i32 noundef %pp_idx, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %intr_idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %intr_idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %intr_idx, ptr %intr_idx18, align 4
  %irq_idx19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %irq_idx19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %irq_idx, ptr %irq_idx19, align 4
  %pp_idx20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %pp_idx20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %pp_idx, ptr %pp_idx20, align 4
  %atomic_cnt21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %call13, i32 0, i32 5
  %31 = ptrtoint ptr %atomic_cnt21 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %atomic_cnt, ptr %atomic_cnt21, align 4
  %32 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %rctx, align 4
  %34 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %33, ptr noundef %__data, i64 noundef 1, ptr noundef %35, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_drm_obj_template(ptr noundef %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 12) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_drm_obj_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_drm_obj_template(ptr noundef %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 12, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_drm_obj_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %28 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %rctx, align 4
  %30 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 12, i32 noundef %29, ptr noundef %__data, i64 noundef 1, ptr noundef %31, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %hdisplay, i32 noundef %vdisplay) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %hdisplay7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %hdisplay7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %hdisplay, ptr %hdisplay7, align 4
  %vdisplay8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %vdisplay8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %vdisplay, ptr %vdisplay8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %hdisplay, i32 noundef %vdisplay) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %hdisplay18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %hdisplay18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %hdisplay, ptr %hdisplay18, align 4
  %vdisplay19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %vdisplay19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %vdisplay, ptr %vdisplay19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_keyval_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %val) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %val7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %val7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %val, ptr %val7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_keyval_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %val) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %val18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %val18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %val, ptr %val18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_atomic_check_flags(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %flags) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %flags7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %flags7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %flags, ptr %flags7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_atomic_check_flags(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %flags) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %flags18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %flags18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %flags, ptr %flags18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_id_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %enable9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %enable9 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 %frombool, ptr %enable9, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_id_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %enable20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %enable20 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %frombool, ptr %enable20, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_rc(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %sw_event, i1 noundef zeroext %idle_pc_supported, i32 noundef %rc_state, ptr noundef readonly %stage) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %idle_pc_supported to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %tobool.not.i34 = icmp eq ptr %stage, null
  %spec.select.i = select i1 %tobool.not.i34, ptr @.str.26, ptr %stage
  %call.i35 = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add = add i32 %call.i35, 29
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef %add) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %add.i = shl i32 %call.i35, 16
  %or.i = add i32 %add.i, 65564
  %__data_loc_stage_str = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call3, i32 0, i32 5
  %3 = ptrtoint ptr %__data_loc_stage_str to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %or.i, ptr %__data_loc_stage_str, align 4
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call3, i32 0, i32 1
  %4 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %drm_id, ptr %drm_id7, align 4
  %sw_event8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call3, i32 0, i32 2
  %5 = ptrtoint ptr %sw_event8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %sw_event, ptr %sw_event8, align 4
  %idle_pc_supported10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call3, i32 0, i32 3
  %6 = ptrtoint ptr %idle_pc_supported10 to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 %frombool, ptr %idle_pc_supported10, align 4
  %rc_state12 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call3, i32 0, i32 4
  %7 = ptrtoint ptr %rc_state12 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %rc_state, ptr %rc_state12, align 4
  %add.ptr = getelementptr i8, ptr %call3, i32 28
  %call15 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_rc(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %sw_event, i1 noundef zeroext %idle_pc_supported, i32 noundef %rc_state, ptr noundef readonly %stage) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %idle_pc_supported to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %tobool.not.i = icmp eq ptr %stage, null
  %spec.select.i = select i1 %tobool.not.i, ptr @.str.26, ptr %stage
  %call.i = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add.i = shl i32 %call.i, 16
  %or.i = add i32 %add.i, 65564
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i58.not = icmp eq ptr %15, null
  br i1 %tobool.not.i58.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %add13 = add i32 %call.i, 40
  %and = and i32 %add13, -8
  %sub = add i32 %and, -4
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef %sub, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %__data_loc_stage_str = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call14, i32 0, i32 5
  %27 = ptrtoint ptr %__data_loc_stage_str to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %or.i, ptr %__data_loc_stage_str, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call14, i32 0, i32 1
  %28 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %drm_id, ptr %drm_id18, align 4
  %sw_event19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call14, i32 0, i32 2
  %29 = ptrtoint ptr %sw_event19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %sw_event, ptr %sw_event19, align 4
  %idle_pc_supported21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call14, i32 0, i32 3
  %30 = ptrtoint ptr %idle_pc_supported21 to i32
  call void @__asan_store1_noabort(i32 %30)
  store i8 %frombool, ptr %idle_pc_supported21, align 4
  %rc_state23 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %call14, i32 0, i32 4
  %31 = ptrtoint ptr %rc_state23 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %rc_state, ptr %rc_state23, align 4
  %add.ptr = getelementptr i8, ptr %call14, i32 28
  %call27 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select.i) #19
  %32 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %rctx, align 4
  %34 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef %sub, i32 noundef %33, ptr noundef %__data, i64 noundef 1, ptr noundef %35, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_frame_done_cb_not_busy(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event, i32 noundef %intf_idx) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %event7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %event7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %event, ptr %event7, align 4
  %intf_idx8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %intf_idx8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %intf_idx, ptr %intf_idx8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_frame_done_cb_not_busy(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event, i32 noundef %intf_idx) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %event18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %event18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %event, ptr %event18, align 4
  %intf_idx19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %intf_idx19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %intf_idx, ptr %intf_idx19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_frame_done_cb(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %idx, i32 noundef %frame_busy_mask) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %idx, ptr %idx7, align 4
  %frame_busy_mask8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %frame_busy_mask8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %frame_busy_mask, ptr %frame_busy_mask8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_frame_done_cb(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %idx, i32 noundef %frame_busy_mask) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %idx, ptr %idx18, align 4
  %frame_busy_mask19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %frame_busy_mask19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %frame_busy_mask, ptr %frame_busy_mask19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_trigger_flush(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i32 noundef %pending_kickoff_cnt, i32 noundef %ctl_idx, i32 noundef %extra_flush_bits, i32 noundef %pending_flush_ret) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 32) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %intf_idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %intf_idx, ptr %intf_idx7, align 4
  %pending_kickoff_cnt8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %pending_kickoff_cnt8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %pending_kickoff_cnt, ptr %pending_kickoff_cnt8, align 4
  %ctl_idx9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %ctl_idx9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %ctl_idx, ptr %ctl_idx9, align 4
  %extra_flush_bits10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %extra_flush_bits10 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %extra_flush_bits, ptr %extra_flush_bits10, align 4
  %pending_flush_ret11 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call3, i32 0, i32 6
  %8 = ptrtoint ptr %pending_flush_ret11 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %pending_flush_ret, ptr %pending_flush_ret11, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_trigger_flush(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i32 noundef %pending_kickoff_cnt, i32 noundef %ctl_idx, i32 noundef %extra_flush_bits, i32 noundef %pending_flush_ret) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 36, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %intf_idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %intf_idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %intf_idx, ptr %intf_idx18, align 4
  %pending_kickoff_cnt19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %pending_kickoff_cnt19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %pending_kickoff_cnt, ptr %pending_kickoff_cnt19, align 4
  %ctl_idx20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %ctl_idx20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %ctl_idx, ptr %ctl_idx20, align 4
  %extra_flush_bits21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 5
  %31 = ptrtoint ptr %extra_flush_bits21 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %extra_flush_bits, ptr %extra_flush_bits21, align 4
  %pending_flush_ret22 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %call13, i32 0, i32 6
  %32 = ptrtoint ptr %pending_flush_ret22 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %pending_flush_ret, ptr %pending_flush_ret22, align 4
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 36, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_ktime_template(ptr noundef %__data, i32 noundef %drm_id, i64 noundef %time) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 8
  %time7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %time7 to i32
  call void @__asan_store8_noabort(i32 %4)
  store i64 %time, ptr %time7, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_ktime_template(ptr noundef %__data, i32 noundef %drm_id, i64 noundef %time) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 8
  %time18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %time18 to i32
  call void @__asan_store8_noabort(i32 %28)
  store i64 %time, ptr %time18, align 8
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_id_event_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %event7 = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %event7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %event, ptr %event7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_id_event_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %event18 = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %event18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %event, ptr %event18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_wait_event_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %irq_idx, i32 noundef %rc, i64 noundef %time, i64 noundef %expected_time, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 48) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 8
  %irq_idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %irq_idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %irq_idx, ptr %irq_idx7, align 4
  %rc8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %rc8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %rc, ptr %rc8, align 8
  %time9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %time9 to i32
  call void @__asan_store8_noabort(i32 %6)
  store i64 %time, ptr %time9, align 8
  %expected_time10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %expected_time10 to i32
  call void @__asan_store8_noabort(i32 %7)
  store i64 %expected_time, ptr %expected_time10, align 8
  %atomic_cnt11 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call3, i32 0, i32 6
  %8 = ptrtoint ptr %atomic_cnt11 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %atomic_cnt, ptr %atomic_cnt11, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_wait_event_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %irq_idx, i32 noundef %rc, i64 noundef %time, i64 noundef %expected_time, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 52, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 8
  %irq_idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %irq_idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %irq_idx, ptr %irq_idx18, align 4
  %rc19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %rc19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %rc, ptr %rc19, align 8
  %time20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %time20 to i32
  call void @__asan_store8_noabort(i32 %30)
  store i64 %time, ptr %time20, align 8
  %expected_time21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 5
  %31 = ptrtoint ptr %expected_time21 to i32
  call void @__asan_store8_noabort(i32 %31)
  store i64 %expected_time, ptr %expected_time21, align 8
  %atomic_cnt22 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %call13, i32 0, i32 6
  %32 = ptrtoint ptr %atomic_cnt22 to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %atomic_cnt, ptr %atomic_cnt22, align 8
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 52, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_phys_cmd_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %pp8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %pp8 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %pp, ptr %pp8, align 4
  %enable10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %enable10 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %frombool, ptr %enable10, align 4
  %refcnt12 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %refcnt12 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %refcnt, ptr %refcnt12, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_phys_cmd_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %pp19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %pp19 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %pp, ptr %pp19, align 4
  %enable21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %enable21 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %enable21, align 4
  %refcnt23 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %call14, i32 0, i32 4
  %30 = ptrtoint ptr %refcnt23 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %refcnt, ptr %refcnt23, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_phys_cmd_pp_tx_done(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %new_count, i32 noundef %event) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %pp7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %pp7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %pp, ptr %pp7, align 4
  %new_count8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %new_count8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %new_count, ptr %new_count8, align 4
  %event9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %event9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %event, ptr %event9, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_phys_cmd_pp_tx_done(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %new_count, i32 noundef %event) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %pp18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %pp18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %pp, ptr %pp18, align 4
  %new_count19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %new_count19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %new_count, ptr %new_count19, align 4
  %event20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %event20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %event, ptr %event20, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_phys_cmd_pdone_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %timeout_count, i32 noundef %kickoff_count, i32 noundef %event) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 28) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %pp7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %pp7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %pp, ptr %pp7, align 4
  %timeout_count8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %timeout_count8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %timeout_count, ptr %timeout_count8, align 4
  %kickoff_count9 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %kickoff_count9 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %kickoff_count, ptr %kickoff_count9, align 4
  %event10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call3, i32 0, i32 5
  %7 = ptrtoint ptr %event10 to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 %event, ptr %event10, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_phys_cmd_pdone_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %timeout_count, i32 noundef %kickoff_count, i32 noundef %event) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %pp18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %pp18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %pp, ptr %pp18, align 4
  %timeout_count19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %timeout_count19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %timeout_count, ptr %timeout_count19, align 4
  %kickoff_count20 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call13, i32 0, i32 4
  %30 = ptrtoint ptr %kickoff_count20 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %kickoff_count, ptr %kickoff_count20, align 4
  %event21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %call13, i32 0, i32 5
  %31 = ptrtoint ptr %event21 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %event, ptr %event21, align 4
  %32 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %rctx, align 4
  %34 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 28, i32 noundef %33, ptr noundef %__data, i64 noundef 1, ptr noundef %35, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_phys_vid_post_kickoff(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %intf_idx7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %intf_idx, ptr %intf_idx7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_phys_vid_post_kickoff(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %intf_idx18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %intf_idx18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %intf_idx, ptr %intf_idx18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_enc_phys_vid_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 24) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %intf_idx8 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx8 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %intf_idx, ptr %intf_idx8, align 4
  %enable10 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %enable10 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %frombool, ptr %enable10, align 4
  %refcnt12 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call3, i32 0, i32 4
  %6 = ptrtoint ptr %refcnt12 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %refcnt, ptr %refcnt12, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_enc_phys_vid_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 28, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %intf_idx19 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %intf_idx19 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %intf_idx, ptr %intf_idx19, align 4
  %enable21 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %enable21 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %enable21, align 4
  %refcnt23 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %call14, i32 0, i32 4
  %30 = ptrtoint ptr %refcnt23 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %refcnt, ptr %refcnt23, align 4
  %31 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %rctx, align 4
  %33 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 28, i32 noundef %32, ptr noundef %__data, i64 noundef 1, ptr noundef %34, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_crtc_setup_mixer(ptr noundef %__data, i32 noundef %crtc_id, i32 noundef %plane_id, ptr noundef readonly %state, ptr nocapture noundef readonly %pstate, i32 noundef %stage_idx, i32 noundef %sspp, i32 noundef %pixel_format, i64 noundef %modifier) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 88) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  %crtc_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %crtc_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %crtc_id, ptr %crtc_id6, align 8
  %plane_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %plane_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %plane_id, ptr %plane_id7, align 4
  %tobool8.not = icmp eq ptr %state, null
  br i1 %tobool8.not, label %if.end5.cond.end_crit_edge, label %cond.true

if.end5.cond.end_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #17
  br label %cond.end

cond.true:                                        ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #17
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %5 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %fb, align 4
  %base = getelementptr inbounds %struct.drm_framebuffer, ptr %6, i32 0, i32 2
  %7 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %base, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end5.cond.end_crit_edge
  %cond = phi i32 [ %8, %cond.true ], [ 0, %if.end5.cond.end_crit_edge ]
  %fb_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 3
  %9 = ptrtoint ptr %fb_id to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %cond, ptr %fb_id, align 8
  %src_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 4
  %src_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 8
  %10 = ptrtoint ptr %src_x.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %src_x.i, align 4, !noalias !1172
  %src_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 9
  %12 = ptrtoint ptr %src_y.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %src_y.i, align 4, !noalias !1172
  %src_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 11
  %14 = ptrtoint ptr %src_w.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %src_w.i, align 4, !noalias !1172
  %add.i = add i32 %15, %11
  %src_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 10
  %16 = ptrtoint ptr %src_h.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %src_h.i, align 4, !noalias !1172
  %add3.i = add i32 %17, %13
  %18 = ptrtoint ptr %src_rect to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %11, ptr %src_rect, align 4
  %tmp.sroa.4.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 4, i32 1
  %19 = ptrtoint ptr %tmp.sroa.4.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %19)
  store i32 %13, ptr %tmp.sroa.4.0.src_rect.sroa_idx, align 4
  %tmp.sroa.5.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 4, i32 2
  %20 = ptrtoint ptr %tmp.sroa.5.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %add.i, ptr %tmp.sroa.5.0.src_rect.sroa_idx, align 4
  %tmp.sroa.6.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 4, i32 3
  %21 = ptrtoint ptr %tmp.sroa.6.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %add3.i, ptr %tmp.sroa.6.0.src_rect.sroa_idx, align 4
  %dst_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 5
  %crtc_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %22 = ptrtoint ptr %crtc_x.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %crtc_x.i, align 4, !noalias !1175
  %crtc_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %24 = ptrtoint ptr %crtc_y.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %crtc_y.i, align 4, !noalias !1175
  %crtc_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %26 = ptrtoint ptr %crtc_w.i to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %crtc_w.i, align 4, !noalias !1175
  %add.i46 = add i32 %27, %23
  %crtc_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %28 = ptrtoint ptr %crtc_h.i to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %crtc_h.i, align 4, !noalias !1175
  %add3.i47 = add i32 %29, %25
  %30 = ptrtoint ptr %dst_rect to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 %23, ptr %dst_rect, align 4
  %tmp9.sroa.4.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 5, i32 1
  %31 = ptrtoint ptr %tmp9.sroa.4.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %25, ptr %tmp9.sroa.4.0.dst_rect.sroa_idx, align 4
  %tmp9.sroa.5.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 5, i32 2
  %32 = ptrtoint ptr %tmp9.sroa.5.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %add.i46, ptr %tmp9.sroa.5.0.dst_rect.sroa_idx, align 4
  %tmp9.sroa.6.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 5, i32 3
  %33 = ptrtoint ptr %tmp9.sroa.6.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %add3.i47, ptr %tmp9.sroa.6.0.dst_rect.sroa_idx, align 4
  %stage_idx10 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 6
  %34 = ptrtoint ptr %stage_idx10 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %stage_idx, ptr %stage_idx10, align 4
  %stage = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 2
  %35 = ptrtoint ptr %stage to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %stage, align 8
  %stage11 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 7
  %37 = ptrtoint ptr %stage11 to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 %36, ptr %stage11, align 8
  %sspp12 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 8
  %38 = ptrtoint ptr %sspp12 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %sspp, ptr %sspp12, align 4
  %multirect_index = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 4
  %39 = ptrtoint ptr %multirect_index to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %multirect_index, align 8
  %multirect_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 9
  %41 = ptrtoint ptr %multirect_idx to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %multirect_idx, align 8
  %multirect_mode = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 5
  %42 = ptrtoint ptr %multirect_mode to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %multirect_mode, align 4
  %multirect_mode13 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 10
  %44 = ptrtoint ptr %multirect_mode13 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %43, ptr %multirect_mode13, align 4
  %pixel_format14 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 11
  %45 = ptrtoint ptr %pixel_format14 to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %pixel_format, ptr %pixel_format14, align 8
  %modifier15 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call3, i32 0, i32 12
  %46 = ptrtoint ptr %modifier15 to i32
  call void @__asan_store8_noabort(i32 %46)
  store i64 %modifier, ptr %modifier15, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %cond.end, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_crtc_setup_mixer(ptr noundef %__data, i32 noundef %crtc_id, i32 noundef %plane_id, ptr noundef readonly %state, ptr nocapture noundef readonly %pstate, i32 noundef %stage_idx, i32 noundef %sspp, i32 noundef %pixel_format, i64 noundef %modifier) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 92, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %crtc_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %crtc_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %crtc_id, ptr %crtc_id17, align 8
  %plane_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %plane_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %plane_id, ptr %plane_id18, align 4
  %tobool19.not = icmp eq ptr %state, null
  br i1 %tobool19.not, label %if.end16.cond.end_crit_edge, label %cond.true

if.end16.cond.end_crit_edge:                      ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #17
  br label %cond.end

cond.true:                                        ; preds = %if.end16
  call void @__sanitizer_cov_trace_pc() #17
  %fb = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 2
  %29 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %fb, align 4
  %base = getelementptr inbounds %struct.drm_framebuffer, ptr %30, i32 0, i32 2
  %31 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %base, align 4
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end16.cond.end_crit_edge
  %cond = phi i32 [ %32, %cond.true ], [ 0, %if.end16.cond.end_crit_edge ]
  %fb_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 3
  %33 = ptrtoint ptr %fb_id to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %cond, ptr %fb_id, align 8
  %src_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 4
  %src_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 8
  %34 = ptrtoint ptr %src_x.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %src_x.i, align 4, !noalias !1178
  %src_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 9
  %36 = ptrtoint ptr %src_y.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %src_y.i, align 4, !noalias !1178
  %src_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 11
  %38 = ptrtoint ptr %src_w.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %src_w.i, align 4, !noalias !1178
  %add.i = add i32 %39, %35
  %src_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 10
  %40 = ptrtoint ptr %src_h.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %src_h.i, align 4, !noalias !1178
  %add3.i = add i32 %41, %37
  %42 = ptrtoint ptr %src_rect to i32
  call void @__asan_store4_noabort(i32 %42)
  store i32 %35, ptr %src_rect, align 4
  %tmp20.sroa.4.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 4, i32 1
  %43 = ptrtoint ptr %tmp20.sroa.4.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %37, ptr %tmp20.sroa.4.0.src_rect.sroa_idx, align 4
  %tmp20.sroa.5.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 4, i32 2
  %44 = ptrtoint ptr %tmp20.sroa.5.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %add.i, ptr %tmp20.sroa.5.0.src_rect.sroa_idx, align 4
  %tmp20.sroa.6.0.src_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 4, i32 3
  %45 = ptrtoint ptr %tmp20.sroa.6.0.src_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %45)
  store i32 %add3.i, ptr %tmp20.sroa.6.0.src_rect.sroa_idx, align 4
  %dst_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 5
  %crtc_x.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 4
  %46 = ptrtoint ptr %crtc_x.i to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %crtc_x.i, align 4, !noalias !1181
  %crtc_y.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 5
  %48 = ptrtoint ptr %crtc_y.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %crtc_y.i, align 4, !noalias !1181
  %crtc_w.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 6
  %50 = ptrtoint ptr %crtc_w.i to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %crtc_w.i, align 4, !noalias !1181
  %add.i70 = add i32 %51, %47
  %crtc_h.i = getelementptr inbounds %struct.drm_plane_state, ptr %state, i32 0, i32 7
  %52 = ptrtoint ptr %crtc_h.i to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %crtc_h.i, align 4, !noalias !1181
  %add3.i71 = add i32 %53, %49
  %54 = ptrtoint ptr %dst_rect to i32
  call void @__asan_store4_noabort(i32 %54)
  store i32 %47, ptr %dst_rect, align 4
  %tmp21.sroa.4.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 5, i32 1
  %55 = ptrtoint ptr %tmp21.sroa.4.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %49, ptr %tmp21.sroa.4.0.dst_rect.sroa_idx, align 4
  %tmp21.sroa.5.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 5, i32 2
  %56 = ptrtoint ptr %tmp21.sroa.5.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %56)
  store i32 %add.i70, ptr %tmp21.sroa.5.0.dst_rect.sroa_idx, align 4
  %tmp21.sroa.6.0.dst_rect.sroa_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 5, i32 3
  %57 = ptrtoint ptr %tmp21.sroa.6.0.dst_rect.sroa_idx to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %add3.i71, ptr %tmp21.sroa.6.0.dst_rect.sroa_idx, align 4
  %stage_idx22 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 6
  %58 = ptrtoint ptr %stage_idx22 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %stage_idx, ptr %stage_idx22, align 4
  %stage = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 2
  %59 = ptrtoint ptr %stage to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %stage, align 8
  %stage23 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 7
  %61 = ptrtoint ptr %stage23 to i32
  call void @__asan_store4_noabort(i32 %61)
  store i32 %60, ptr %stage23, align 8
  %sspp24 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 8
  %62 = ptrtoint ptr %sspp24 to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %sspp, ptr %sspp24, align 4
  %multirect_index = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 4
  %63 = ptrtoint ptr %multirect_index to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %multirect_index, align 8
  %multirect_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 9
  %65 = ptrtoint ptr %multirect_idx to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %64, ptr %multirect_idx, align 8
  %multirect_mode = getelementptr inbounds %struct.dpu_plane_state, ptr %pstate, i32 0, i32 5
  %66 = ptrtoint ptr %multirect_mode to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %multirect_mode, align 4
  %multirect_mode25 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 10
  %68 = ptrtoint ptr %multirect_mode25 to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %67, ptr %multirect_mode25, align 4
  %pixel_format26 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 11
  %69 = ptrtoint ptr %pixel_format26 to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %pixel_format, ptr %pixel_format26, align 8
  %modifier27 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %call13, i32 0, i32 12
  %70 = ptrtoint ptr %modifier27 to i32
  call void @__asan_store8_noabort(i32 %70)
  store i64 %modifier, ptr %modifier27, align 8
  %71 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %71)
  %72 = load i32, ptr %rctx, align 4
  %73 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %73)
  %74 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 92, i32 noundef %72, ptr noundef %__data, i64 noundef 1, ptr noundef %74, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %cond.end, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_crtc_setup_lm_bounds(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %mixer, ptr nocapture noundef readonly %bounds) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 32) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %mixer7 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %mixer7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %mixer, ptr %mixer7, align 4
  %bounds8 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call3, i32 0, i32 3
  %5 = call ptr @memcpy(ptr %bounds8, ptr %bounds, i32 16)
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_crtc_setup_lm_bounds(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %mixer, ptr nocapture noundef readonly %bounds) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 36, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %mixer18 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %mixer18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %mixer, ptr %mixer18, align 4
  %bounds19 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %call13, i32 0, i32 3
  %29 = call ptr @memcpy(ptr %bounds19, ptr %bounds, i32 16)
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 36, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_crtc_vblank_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %enc_id, i1 noundef zeroext %enable, ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %enc_id8 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id8 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %enc_id, ptr %enc_id8, align 4
  %enable10 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %enable10 to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %frombool, ptr %enable10, align 4
  %enabled = getelementptr inbounds %struct.dpu_crtc, ptr %crtc, i32 0, i32 7
  %6 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled, align 8, !range !1184
  %enabled13 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call3, i32 0, i32 4
  %8 = ptrtoint ptr %enabled13 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %7, ptr %enabled13, align 1
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_crtc_vblank_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %enc_id, i1 noundef zeroext %enable, ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %enc_id19 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %enc_id19 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %enc_id, ptr %enc_id19, align 4
  %enable21 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %enable21 to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %frombool, ptr %enable21, align 4
  %enabled = getelementptr inbounds %struct.dpu_crtc, ptr %crtc, i32 0, i32 7
  %30 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %enabled, align 8, !range !1184
  %enabled24 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %call14, i32 0, i32 4
  %32 = ptrtoint ptr %enabled24 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %31, ptr %enabled24, align 1
  %33 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %rctx, align 4
  %35 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 20, i32 noundef %34, ptr noundef %__data, i64 noundef 1, ptr noundef %36, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_crtc_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %enable9 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %enable9 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 %frombool, ptr %enable9, align 4
  %enabled = getelementptr inbounds %struct.dpu_crtc, ptr %crtc, i32 0, i32 7
  %5 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %enabled, align 8, !range !1184
  %enabled12 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call3, i32 0, i32 3
  %7 = ptrtoint ptr %enabled12 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %6, ptr %enabled12, align 1
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_crtc_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %enable to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %enable20 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %enable20 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %frombool, ptr %enable20, align 4
  %enabled = getelementptr inbounds %struct.dpu_crtc, ptr %crtc, i32 0, i32 7
  %29 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %enabled, align 8, !range !1184
  %enabled23 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %call14, i32 0, i32 3
  %31 = ptrtoint ptr %enabled23 to i32
  call void @__asan_store1_noabort(i32 %31)
  store i8 %30, ptr %enabled23, align 1
  %32 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %rctx, align 4
  %34 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 20, i32 noundef %33, ptr noundef %__data, i64 noundef 1, ptr noundef %35, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_crtc_disable_frame_pending(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %frame_pending) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id6 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id6, align 4
  %frame_pending7 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %frame_pending7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %frame_pending, ptr %frame_pending7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_crtc_disable_frame_pending(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %frame_pending) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id17 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id17, align 4
  %frame_pending18 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %frame_pending18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %frame_pending, ptr %frame_pending18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_plane_set_scanout(ptr noundef %__data, i32 noundef %index, ptr nocapture noundef readonly %layout, i32 noundef %multirect_index) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 84) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %index6 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %index6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %index, ptr %index6, align 4
  %layout7 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call3, i32 0, i32 2
  %4 = call ptr @memcpy(ptr %layout7, ptr %layout, i32 68)
  %multirect_index8 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %multirect_index8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %multirect_index, ptr %multirect_index8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_plane_set_scanout(ptr noundef %__data, i32 noundef %index, ptr nocapture noundef readonly %layout, i32 noundef %multirect_index) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 84, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %index17 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %index17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %index, ptr %index17, align 4
  %layout18 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call13, i32 0, i32 2
  %28 = call ptr @memcpy(ptr %layout18, ptr %layout, i32 68)
  %multirect_index19 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %multirect_index19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %multirect_index, ptr %multirect_index19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 84, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_plane_disable(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %is_virtual, i32 noundef %multirect_mode) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %is_virtual to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %drm_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %drm_id7 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %drm_id, ptr %drm_id7, align 4
  %is_virtual9 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %is_virtual9 to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 %frombool, ptr %is_virtual9, align 4
  %multirect_mode11 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %multirect_mode11 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %multirect_mode, ptr %multirect_mode11, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_plane_disable(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %is_virtual, i32 noundef %multirect_mode) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %is_virtual to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %drm_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call14, i32 0, i32 1
  %27 = ptrtoint ptr %drm_id18 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %drm_id, ptr %drm_id18, align 4
  %is_virtual20 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call14, i32 0, i32 2
  %28 = ptrtoint ptr %is_virtual20 to i32
  call void @__asan_store1_noabort(i32 %28)
  store i8 %frombool, ptr %is_virtual20, align 4
  %multirect_mode22 = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %call14, i32 0, i32 3
  %29 = ptrtoint ptr %multirect_mode22 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %multirect_mode, ptr %multirect_mode22, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_rm_iter_template(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %id6 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %id, ptr %id6, align 4
  %enc_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %enc_id, ptr %enc_id7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_rm_iter_template(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %id17 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %id, ptr %id17, align 4
  %enc_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %enc_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %enc_id, ptr %enc_id18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_rm_reserve_lms(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id, i32 noundef %pp_id) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 20) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %id6 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %id6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %id, ptr %id6, align 4
  %enc_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %enc_id, ptr %enc_id7, align 4
  %pp_id8 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call3, i32 0, i32 3
  %5 = ptrtoint ptr %pp_id8 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %pp_id, ptr %pp_id8, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_rm_reserve_lms(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id, i32 noundef %pp_id) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %id17 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %id17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %id, ptr %id17, align 4
  %enc_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %enc_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %enc_id, ptr %enc_id18, align 4
  %pp_id19 = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %call13, i32 0, i32 3
  %29 = ptrtoint ptr %pp_id19 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %pp_id, ptr %pp_id19, align 4
  %30 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %rctx, align 4
  %32 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %31, ptr noundef %__data, i64 noundef 1, ptr noundef %33, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_vbif_wait_xin_halt_fail(ptr noundef %__data, i32 noundef %index, i32 noundef %xin_id) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %index6 = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %index6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %index, ptr %index6, align 4
  %xin_id7 = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %xin_id7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %xin_id, ptr %xin_id7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_vbif_wait_xin_halt_fail(ptr noundef %__data, i32 noundef %index, i32 noundef %xin_id) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %index17 = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %index17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %index, ptr %index17, align 4
  %xin_id18 = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %xin_id18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %xin_id, ptr %xin_id18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_pp_connect_ext_te(ptr noundef %__data, i32 noundef %pp, i32 noundef %cfg) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %pp6 = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pp6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pp, ptr %pp6, align 4
  %cfg7 = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %cfg7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %cfg, ptr %cfg7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_pp_connect_ext_te(ptr noundef %__data, i32 noundef %pp, i32 noundef %cfg) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pp17 = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %pp17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pp, ptr %pp17, align 4
  %cfg18 = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %cfg18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %cfg, ptr %cfg18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_core_irq_callback_template(ptr noundef %__data, i32 noundef %irq_idx, ptr noundef %callback) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %irq_idx6 = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %irq_idx6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %irq_idx, ptr %irq_idx6, align 4
  %callback7 = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %callback7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %callback, ptr %callback7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_core_irq_callback_template(ptr noundef %__data, i32 noundef %irq_idx, ptr noundef %callback) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %irq_idx17 = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %irq_idx17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %irq_idx, ptr %irq_idx17, align 4
  %callback18 = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %callback18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store ptr %callback, ptr %callback18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_core_perf_update_clk(ptr noundef %__data, ptr nocapture noundef readonly %dev, i1 noundef zeroext %stop_req, i64 noundef %clk_rate) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %stop_req to i8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %unique.i = getelementptr inbounds %struct.drm_device, ptr %dev, i32 0, i32 13
  %3 = ptrtoint ptr %unique.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %unique.i, align 4
  %tobool.not.i29 = icmp eq ptr %4, null
  %spec.select.i = select i1 %tobool.not.i29, ptr @.str.26, ptr %4
  %call.i30 = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add = add i32 %call.i30, 25
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef %add) #15
  %tobool4.not = icmp eq ptr %call3, null
  br i1 %tobool4.not, label %if.end.cleanup_crit_edge, label %if.end6

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %add.i = shl i32 %call.i30, 16
  %or.i = add i32 %add.i, 65560
  %__data_loc_dev_name = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call3, i32 0, i32 1
  %5 = ptrtoint ptr %__data_loc_dev_name to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %or.i, ptr %__data_loc_dev_name, align 8
  %add.ptr = getelementptr i8, ptr %call3, i32 24
  %6 = ptrtoint ptr %unique.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %unique.i, align 4
  %tobool8.not = icmp eq ptr %7, null
  %spec.select = select i1 %tobool8.not, ptr @.str.26, ptr %7
  %call10 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select) #19
  %stop_req12 = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call3, i32 0, i32 2
  %8 = ptrtoint ptr %stop_req12 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool, ptr %stop_req12, align 4
  %clk_rate14 = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call3, i32 0, i32 3
  %9 = ptrtoint ptr %clk_rate14 to i32
  call void @__asan_store8_noabort(i32 %9)
  store i64 %clk_rate, ptr %clk_rate14, align 8
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_core_perf_update_clk(ptr noundef %__data, ptr nocapture noundef readonly %dev, i1 noundef zeroext %stop_req, i64 noundef %clk_rate) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  %frombool = zext i1 %stop_req to i8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %unique.i = getelementptr inbounds %struct.drm_device, ptr %dev, i32 0, i32 13
  %2 = ptrtoint ptr %unique.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %unique.i, align 4
  %tobool.not.i = icmp eq ptr %3, null
  %spec.select.i = select i1 %tobool.not.i, ptr @.str.26, ptr %3
  %call.i = tail call i32 @strlen(ptr noundef nonnull %spec.select.i) #18
  %add.i = shl i32 %call.i, 16
  %or.i = add i32 %add.i, 65560
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %4 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %perf_events, align 4
  %6 = ptrtoint ptr %5 to i32
  %7 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %7, -16384
  %8 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %8, i32 0, i32 3
  %9 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %10
  %11 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %arrayidx, align 4
  %add = add i32 %12, %6
  %13 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %14 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %15, null
  br i1 %tobool.i.not, label %land.lhs.true8, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8:                                   ; preds = %entry
  %16 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load volatile ptr, ptr %13, align 4
  %tobool.not.i53.not = icmp eq ptr %17, null
  br i1 %tobool.not.i53.not, label %land.lhs.true8.cleanup_crit_edge, label %land.lhs.true8.if.end_crit_edge

land.lhs.true8.if.end_crit_edge:                  ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true8.cleanup_crit_edge:                 ; preds = %land.lhs.true8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true8.if.end_crit_edge, %entry.if.end_crit_edge
  %add13 = add i32 %call.i, 36
  %and = and i32 %add13, -8
  %sub = add i32 %and, -4
  %call14 = call ptr @perf_trace_buf_alloc(i32 noundef %sub, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool15.not = icmp eq ptr %call14, null
  br i1 %tobool15.not, label %if.end.cleanup_crit_edge, label %if.end17

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end17:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %18 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %__regs, align 4
  %20 = call ptr @llvm.returnaddress(i32 0) #15
  %21 = ptrtoint ptr %20 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %19, i32 0, i32 15
  %22 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %22)
  store i32 %21, ptr %arrayidx.i, align 4
  %23 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %24 = ptrtoint ptr %23 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %19, i32 0, i32 11
  %25 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx2.i, align 4
  %26 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %19, i32 0, i32 13
  %27 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %26, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %19, i32 0, i32 16
  %28 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 19, ptr %arrayidx6.i, align 4
  %__data_loc_dev_name = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call14, i32 0, i32 1
  %29 = ptrtoint ptr %__data_loc_dev_name to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %or.i, ptr %__data_loc_dev_name, align 8
  %add.ptr = getelementptr i8, ptr %call14, i32 24
  %30 = ptrtoint ptr %unique.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %unique.i, align 4
  %tobool20.not = icmp eq ptr %31, null
  %spec.select = select i1 %tobool20.not, ptr @.str.26, ptr %31
  %call22 = call ptr @strcpy(ptr noundef %add.ptr, ptr noundef nonnull %spec.select) #19
  %stop_req24 = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call14, i32 0, i32 2
  %32 = ptrtoint ptr %stop_req24 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 %frombool, ptr %stop_req24, align 4
  %clk_rate26 = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %call14, i32 0, i32 3
  %33 = ptrtoint ptr %clk_rate26 to i32
  call void @__asan_store8_noabort(i32 %33)
  store i64 %clk_rate, ptr %clk_rate26, align 8
  %34 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %rctx, align 4
  %36 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call14, i32 noundef %sub, i32 noundef %35, ptr noundef %__data, i64 noundef 1, ptr noundef %37, ptr noundef %13, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end17, %if.end.cleanup_crit_edge, %land.lhs.true8.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_hw_ctl_update_pending_flush(ptr noundef %__data, i32 noundef %new_bits, i32 noundef %pending_mask) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %new_bits6 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %new_bits6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %new_bits, ptr %new_bits6, align 4
  %pending_mask7 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %pending_mask7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %pending_mask, ptr %pending_mask7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_hw_ctl_update_pending_flush(ptr noundef %__data, i32 noundef %new_bits, i32 noundef %pending_mask) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %new_bits17 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %new_bits17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %new_bits, ptr %new_bits17, align 4
  %pending_mask18 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %pending_mask18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %pending_mask, ptr %pending_mask18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @trace_event_raw_event_dpu_hw_ctl_pending_flush_template(ptr noundef %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  %fbuffer = alloca %struct.trace_event_buffer, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %fbuffer) #15
  %flags.i = getelementptr inbounds %struct.trace_event_file, ptr %__data, i32 0, i32 7
  %0 = call ptr @memset(ptr %fbuffer, i32 255, i32 24)
  %1 = ptrtoint ptr %flags.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %flags.i, align 4
  %and.i = and i32 %2, 704
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i, label %entry.if.end_crit_edge, label %if.end.i, !prof !1169

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.end.i:                                         ; preds = %entry
  %and4.i = and i32 %2, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and4.i)
  %tobool5.not.i = icmp eq i32 %and4.i, 0
  br i1 %tobool5.not.i, label %trace_trigger_soft_disabled.exit, label %if.end.i.if.end_crit_edge, !prof !1170

if.end.i.if.end_crit_edge:                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit:                 ; preds = %if.end.i
  %call.i = tail call zeroext i1 @__trace_trigger_soft_disabled(ptr noundef %__data) #15
  br i1 %call.i, label %trace_trigger_soft_disabled.exit.cleanup_crit_edge, label %trace_trigger_soft_disabled.exit.if.end_crit_edge

trace_trigger_soft_disabled.exit.if.end_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

trace_trigger_soft_disabled.exit.cleanup_crit_edge: ; preds = %trace_trigger_soft_disabled.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %trace_trigger_soft_disabled.exit.if.end_crit_edge, %if.end.i.if.end_crit_edge, %entry.if.end_crit_edge
  %call3 = call ptr @trace_event_buffer_reserve(ptr noundef nonnull %fbuffer, ptr noundef %__data, i32 noundef 16) #15
  %tobool.not = icmp eq ptr %call3, null
  br i1 %tobool.not, label %if.end.cleanup_crit_edge, label %if.end5

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end5:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %pending_mask6 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %call3, i32 0, i32 1
  %3 = ptrtoint ptr %pending_mask6 to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %pending_mask, ptr %pending_mask6, align 4
  %ctl_flush7 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %call3, i32 0, i32 2
  %4 = ptrtoint ptr %ctl_flush7 to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %ctl_flush, ptr %ctl_flush7, align 4
  call void @trace_event_buffer_commit(ptr noundef nonnull %fbuffer) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end5, %if.end.cleanup_crit_edge, %trace_trigger_soft_disabled.exit.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %fbuffer) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @perf_trace_dpu_hw_ctl_pending_flush_template(ptr noundef %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  %__regs = alloca ptr, align 4
  %rctx = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %__regs) #15
  %0 = ptrtoint ptr %__regs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr inttoptr (i32 -1 to ptr), ptr %__regs, align 4, !annotation !1171
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %rctx) #15
  %1 = ptrtoint ptr %rctx to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 -1, ptr %rctx, align 4, !annotation !1171
  %perf_events = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 10
  %2 = ptrtoint ptr %perf_events to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %perf_events, align 4
  %4 = ptrtoint ptr %3 to i32
  %5 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %5, -16384
  %6 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %cpu, align 4
  %arrayidx = getelementptr [4 x i32], ptr @__per_cpu_offset, i32 0, i32 %8
  %9 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %arrayidx, align 4
  %add = add i32 %10, %4
  %11 = inttoptr i32 %add to ptr
  %prog_array.i = getelementptr inbounds %struct.trace_event_call, ptr %__data, i32 0, i32 11
  %12 = ptrtoint ptr %prog_array.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load volatile ptr, ptr %prog_array.i, align 4
  %tobool.i.not = icmp eq ptr %13, null
  br i1 %tobool.i.not, label %land.lhs.true7, label %entry.if.end_crit_edge

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7:                                   ; preds = %entry
  %14 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %11, align 4
  %tobool.not.i.not = icmp eq ptr %15, null
  br i1 %tobool.not.i.not, label %land.lhs.true7.cleanup_crit_edge, label %land.lhs.true7.if.end_crit_edge

land.lhs.true7.if.end_crit_edge:                  ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

land.lhs.true7.cleanup_crit_edge:                 ; preds = %land.lhs.true7
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %land.lhs.true7.if.end_crit_edge, %entry.if.end_crit_edge
  %call13 = call ptr @perf_trace_buf_alloc(i32 noundef 20, ptr noundef nonnull %__regs, ptr noundef nonnull %rctx) #15
  %tobool14.not = icmp eq ptr %call13, null
  br i1 %tobool14.not, label %if.end.cleanup_crit_edge, label %if.end16

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end16:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %16 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %__regs, align 4
  %18 = call ptr @llvm.returnaddress(i32 0) #15
  %19 = ptrtoint ptr %18 to i32
  %arrayidx.i = getelementptr [18 x i32], ptr %17, i32 0, i32 15
  %20 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %19, ptr %arrayidx.i, align 4
  %21 = call ptr @llvm.frameaddress.p0(i32 0) #15
  %22 = ptrtoint ptr %21 to i32
  %arrayidx2.i = getelementptr [18 x i32], ptr %17, i32 0, i32 11
  %23 = ptrtoint ptr %arrayidx2.i to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %22, ptr %arrayidx2.i, align 4
  %24 = call i32 @llvm.read_register.i32(metadata !1159) #15
  %arrayidx4.i = getelementptr [18 x i32], ptr %17, i32 0, i32 13
  %25 = ptrtoint ptr %arrayidx4.i to i32
  call void @__asan_store4_noabort(i32 %25)
  store i32 %24, ptr %arrayidx4.i, align 4
  %arrayidx6.i = getelementptr [18 x i32], ptr %17, i32 0, i32 16
  %26 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 19, ptr %arrayidx6.i, align 4
  %pending_mask17 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %call13, i32 0, i32 1
  %27 = ptrtoint ptr %pending_mask17 to i32
  call void @__asan_store4_noabort(i32 %27)
  store i32 %pending_mask, ptr %pending_mask17, align 4
  %ctl_flush18 = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %call13, i32 0, i32 2
  %28 = ptrtoint ptr %ctl_flush18 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %ctl_flush, ptr %ctl_flush18, align 4
  %29 = ptrtoint ptr %rctx to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %rctx, align 4
  %31 = ptrtoint ptr %__regs to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load ptr, ptr %__regs, align 4
  call void @perf_trace_run_bpf_submit(ptr noundef nonnull %call13, i32 noundef 20, i32 noundef %30, ptr noundef %__data, i64 noundef 1, ptr noundef %32, ptr noundef %11, ptr noundef null) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end16, %if.end.cleanup_crit_edge, %land.lhs.true7.cleanup_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %rctx) #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %__regs) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_perf_set_qos_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i1 noundef zeroext %rt, i32 noundef %fl, i32 noundef %lut, i32 noundef %lut_usage) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pnum to i64
  %conv4 = zext i32 %fmt to i64
  %conv9 = zext i1 %rt to i64
  %conv13 = zext i32 %fl to i64
  %conv17 = zext i32 %lut to i64
  %conv21 = zext i32 %lut_usage to i64
  tail call void @bpf_trace_run6(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9, i64 noundef %conv13, i64 noundef %conv17, i64 noundef %conv21) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_perf_set_danger_luts(ptr noundef %__data, i32 noundef %pnum, i32 noundef %fmt, i32 noundef %mode, i32 noundef %danger_lut, i32 noundef %safe_lut) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pnum to i64
  %conv4 = zext i32 %fmt to i64
  %conv8 = zext i32 %mode to i64
  %conv12 = zext i32 %danger_lut to i64
  %conv16 = zext i32 %safe_lut to i64
  tail call void @bpf_trace_run5(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_perf_set_ot(ptr noundef %__data, i32 noundef %pnum, i32 noundef %xin_id, i32 noundef %rd_lim, i32 noundef %vbif_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pnum to i64
  %conv4 = zext i32 %xin_id to i64
  %conv8 = zext i32 %rd_lim to i64
  %conv12 = zext i32 %vbif_idx to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_cmd_release_bw(ptr noundef %__data, i32 noundef %crtc_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %crtc_id to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_tracing_mark_write(ptr noundef %__data, i32 noundef %pid, ptr noundef %name, i1 noundef zeroext %trace_begin) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pid to i64
  %0 = ptrtoint ptr %name to i32
  %conv4 = zext i32 %0 to i64
  %conv9 = zext i1 %trace_begin to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_trace_counter(ptr noundef %__data, i32 noundef %pid, ptr noundef %name, i32 noundef %value) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pid to i64
  %0 = ptrtoint ptr %name to i32
  %conv4 = zext i32 %0 to i64
  %conv8 = zext i32 %value to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_perf_crtc_update(ptr noundef %__data, i32 noundef %crtc, i64 noundef %bw_ctl, i32 noundef %core_clk_rate, i1 noundef zeroext %stop_req, i1 noundef zeroext %update_bus, i1 noundef zeroext %update_clk) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %crtc to i64
  %conv9 = zext i32 %core_clk_rate to i64
  %conv14 = zext i1 %stop_req to i64
  %conv20 = zext i1 %update_bus to i64
  %conv26 = zext i1 %update_clk to i64
  tail call void @bpf_trace_run6(ptr noundef %__data, i64 noundef %conv, i64 noundef %bw_ctl, i64 noundef %conv9, i64 noundef %conv14, i64 noundef %conv20, i64 noundef %conv26) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_irq_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %intr_idx to i64
  %conv8 = zext i32 %irq_idx to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_irq_wait_success(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intr_idx, i32 noundef %irq_idx, i32 noundef %pp_idx, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %intr_idx to i64
  %conv8 = zext i32 %irq_idx to i64
  %conv12 = zext i32 %pp_idx to i64
  %conv16 = zext i32 %atomic_cnt to i64
  tail call void @bpf_trace_run5(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_drm_obj_template(ptr noundef %__data, i32 noundef %drm_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  tail call void @bpf_trace_run1(ptr noundef %__data, i64 noundef %conv) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %hdisplay, i32 noundef %vdisplay) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %hdisplay to i64
  %conv8 = zext i32 %vdisplay to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_keyval_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %val) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %val to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_atomic_check_flags(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %flags) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %flags to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_id_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv5 = zext i1 %enable to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv5) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_rc(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %sw_event, i1 noundef zeroext %idle_pc_supported, i32 noundef %rc_state, ptr noundef %stage) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %sw_event to i64
  %conv9 = zext i1 %idle_pc_supported to i64
  %conv13 = zext i32 %rc_state to i64
  %0 = ptrtoint ptr %stage to i32
  %conv17 = zext i32 %0 to i64
  tail call void @bpf_trace_run5(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9, i64 noundef %conv13, i64 noundef %conv17) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_frame_done_cb_not_busy(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event, i32 noundef %intf_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %event to i64
  %conv8 = zext i32 %intf_idx to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_frame_done_cb(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %idx, i32 noundef %frame_busy_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %idx to i64
  %conv8 = zext i32 %frame_busy_mask to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_trigger_flush(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i32 noundef %pending_kickoff_cnt, i32 noundef %ctl_idx, i32 noundef %extra_flush_bits, i32 noundef %pending_flush_ret) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %intf_idx to i64
  %conv8 = zext i32 %pending_kickoff_cnt to i64
  %conv12 = zext i32 %ctl_idx to i64
  %conv16 = zext i32 %extra_flush_bits to i64
  %conv20 = zext i32 %pending_flush_ret to i64
  tail call void @bpf_trace_run6(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16, i64 noundef %conv20) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_ktime_template(ptr noundef %__data, i32 noundef %drm_id, i64 noundef %time) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %time) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_id_event_template(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %event to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_wait_event_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %irq_idx, i32 noundef %rc, i64 noundef %time, i64 noundef %expected_time, i32 noundef %atomic_cnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %irq_idx to i64
  %conv8 = zext i32 %rc to i64
  %conv18 = zext i32 %atomic_cnt to i64
  tail call void @bpf_trace_run6(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %time, i64 noundef %expected_time, i64 noundef %conv18) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_phys_cmd_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %pp to i64
  %conv9 = zext i1 %enable to i64
  %conv13 = zext i32 %refcnt to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9, i64 noundef %conv13) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_phys_cmd_pp_tx_done(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %new_count, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %pp to i64
  %conv8 = zext i32 %new_count to i64
  %conv12 = zext i32 %event to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_phys_cmd_pdone_timeout(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %pp, i32 noundef %timeout_count, i32 noundef %kickoff_count, i32 noundef %event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %pp to i64
  %conv8 = zext i32 %timeout_count to i64
  %conv12 = zext i32 %kickoff_count to i64
  %conv16 = zext i32 %event to i64
  tail call void @bpf_trace_run5(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_phys_vid_post_kickoff(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %intf_idx to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_enc_phys_vid_irq_ctrl(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %intf_idx, i1 noundef zeroext %enable, i32 noundef %refcnt) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %intf_idx to i64
  %conv9 = zext i1 %enable to i64
  %conv13 = zext i32 %refcnt to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9, i64 noundef %conv13) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_crtc_setup_mixer(ptr noundef %__data, i32 noundef %crtc_id, i32 noundef %plane_id, ptr noundef %state, ptr noundef %pstate, i32 noundef %stage_idx, i32 noundef %sspp, i32 noundef %pixel_format, i64 noundef %modifier) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %crtc_id to i64
  %conv4 = zext i32 %plane_id to i64
  %0 = ptrtoint ptr %state to i32
  %conv8 = zext i32 %0 to i64
  %1 = ptrtoint ptr %pstate to i32
  %conv12 = zext i32 %1 to i64
  %conv16 = zext i32 %stage_idx to i64
  %conv20 = zext i32 %sspp to i64
  %conv24 = zext i32 %pixel_format to i64
  tail call void @bpf_trace_run8(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8, i64 noundef %conv12, i64 noundef %conv16, i64 noundef %conv20, i64 noundef %conv24, i64 noundef %modifier) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_crtc_setup_lm_bounds(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %mixer, ptr noundef %bounds) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %mixer to i64
  %0 = ptrtoint ptr %bounds to i32
  %conv8 = zext i32 %0 to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_crtc_vblank_enable(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %enc_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %enc_id to i64
  %conv9 = zext i1 %enable to i64
  %0 = ptrtoint ptr %crtc to i32
  %conv13 = zext i32 %0 to i64
  tail call void @bpf_trace_run4(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv9, i64 noundef %conv13) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_crtc_enable_template(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %enable, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv5 = zext i1 %enable to i64
  %0 = ptrtoint ptr %crtc to i32
  %conv9 = zext i32 %0 to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv5, i64 noundef %conv9) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_crtc_disable_frame_pending(ptr noundef %__data, i32 noundef %drm_id, i32 noundef %frame_pending) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv4 = zext i32 %frame_pending to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_plane_set_scanout(ptr noundef %__data, i32 noundef %index, ptr noundef %layout, i32 noundef %multirect_index) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %index to i64
  %0 = ptrtoint ptr %layout to i32
  %conv4 = zext i32 %0 to i64
  %conv8 = zext i32 %multirect_index to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_plane_disable(ptr noundef %__data, i32 noundef %drm_id, i1 noundef zeroext %is_virtual, i32 noundef %multirect_mode) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %drm_id to i64
  %conv5 = zext i1 %is_virtual to i64
  %conv9 = zext i32 %multirect_mode to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv5, i64 noundef %conv9) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_rm_iter_template(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %id to i64
  %conv4 = zext i32 %enc_id to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_rm_reserve_lms(ptr noundef %__data, i32 noundef %id, i32 noundef %enc_id, i32 noundef %pp_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %id to i64
  %conv4 = zext i32 %enc_id to i64
  %conv8 = zext i32 %pp_id to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4, i64 noundef %conv8) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_vbif_wait_xin_halt_fail(ptr noundef %__data, i32 noundef %index, i32 noundef %xin_id) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %index to i64
  %conv4 = zext i32 %xin_id to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_pp_connect_ext_te(ptr noundef %__data, i32 noundef %pp, i32 noundef %cfg) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pp to i64
  %conv4 = zext i32 %cfg to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_core_irq_callback_template(ptr noundef %__data, i32 noundef %irq_idx, ptr noundef %callback) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %irq_idx to i64
  %0 = ptrtoint ptr %callback to i32
  %conv4 = zext i32 %0 to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_core_perf_update_clk(ptr noundef %__data, ptr noundef %dev, i1 noundef zeroext %stop_req, i64 noundef %clk_rate) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %0 = ptrtoint ptr %dev to i32
  %conv = zext i32 %0 to i64
  %conv5 = zext i1 %stop_req to i64
  tail call void @bpf_trace_run3(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv5, i64 noundef %clk_rate) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_hw_ctl_update_pending_flush(ptr noundef %__data, i32 noundef %new_bits, i32 noundef %pending_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %new_bits to i64
  %conv4 = zext i32 %pending_mask to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @__bpf_trace_dpu_hw_ctl_pending_flush_template(ptr noundef %__data, i32 noundef %pending_mask, i32 noundef %ctl_flush) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %conv = zext i32 %pending_mask to i64
  %conv4 = zext i32 %ctl_flush to i64
  tail call void @bpf_trace_run2(ptr noundef %__data, i64 noundef %conv, i64 noundef %conv4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local void @dpu_debugfs_create_regset32(ptr noundef %name, i16 noundef zeroext %mode, ptr noundef %parent, i32 noundef %offset, i32 noundef %length, ptr noundef %dpu_kms) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %name, null
  %tobool1.not = icmp eq ptr %dpu_kms, null
  %or.cond = or i1 %tobool.not, %tobool1.not
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %length)
  %tobool2.not = icmp eq i32 %length, 0
  %spec.select = or i1 %tobool2.not, %or.cond
  br i1 %spec.select, label %do.end, label %if.end25, !prof !1170

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 247, i32 noundef 9, ptr noundef null) #15
  br label %cleanup

if.end25:                                         ; preds = %entry
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 19
  %0 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %call.i = tail call noalias ptr @devm_kmalloc(ptr noundef %dev, i32 noundef 12, i32 noundef 3520) #15
  %tobool26.not = icmp eq ptr %call.i, null
  br i1 %tobool26.not, label %if.end25.cleanup_crit_edge, label %if.end28

if.end25.cleanup_crit_edge:                       ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end28:                                         ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #17
  %and = and i32 %offset, -4
  %2 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 %and, ptr %call.i, align 4
  %blk_len = getelementptr inbounds %struct.dpu_debugfs_regset32, ptr %call.i, i32 0, i32 1
  %3 = ptrtoint ptr %blk_len to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %length, ptr %blk_len, align 4
  %dpu_kms30 = getelementptr inbounds %struct.dpu_debugfs_regset32, ptr %call.i, i32 0, i32 2
  %4 = ptrtoint ptr %dpu_kms30 to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %dpu_kms, ptr %dpu_kms30, align 4
  %call31 = tail call ptr @debugfs_create_file(ptr noundef nonnull %name, i16 noundef zeroext %mode, ptr noundef %parent, ptr noundef nonnull %call.i, ptr noundef nonnull @dpu_fops_regset32) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end28, %if.end25.cleanup_crit_edge, %do.end
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @warn_slowpath_fmt(ptr noundef, i32 noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @debugfs_create_file(ptr noundef, i16 noundef zeroext, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync)
define dso_local ptr @dpu_kms_get_existing_global_state(ptr nocapture noundef readonly %dpu_kms) local_unnamed_addr #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %state = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 13, i32 2
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state, align 4
  ret ptr %1
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dpu_kms_get_global_state(ptr noundef %s) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.drm_atomic_state, ptr %s, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 4
  %dev_private = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %dev_private to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev_private, align 4
  %kms = getelementptr inbounds %struct.msm_drm_private, ptr %3, i32 0, i32 1
  %4 = ptrtoint ptr %kms to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %kms, align 4
  %global_state_lock = getelementptr inbounds %struct.dpu_kms, ptr %5, i32 0, i32 12
  %acquire_ctx = getelementptr inbounds %struct.drm_atomic_state, ptr %s, i32 0, i32 9
  %6 = ptrtoint ptr %acquire_ctx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %acquire_ctx, align 4
  %call = tail call i32 @drm_modeset_lock(ptr noundef %global_state_lock, ptr noundef %7) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %if.then

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %8 = inttoptr i32 %call to ptr
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %global_state = getelementptr inbounds %struct.dpu_kms, ptr %5, i32 0, i32 13
  %call2 = tail call ptr @drm_atomic_get_private_obj_state(ptr noundef %s, ptr noundef %global_state) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %if.then
  %retval.0 = phi ptr [ %8, %if.then ], [ %call2, %if.end ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @drm_modeset_lock(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @drm_atomic_get_private_obj_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i64 @dpu_kms_get_clk_rate(ptr nocapture noundef readonly %dpu_kms, ptr nocapture noundef readonly %clock_name) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %mp1.i = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 21
  %0 = ptrtoint ptr %mp1.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %mp1.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp11.not.i = icmp eq i32 %1, 0
  br i1 %cmp11.not.i, label %entry.cleanup_crit_edge, label %for.body.lr.ph.i

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.lr.ph.i:                                 ; preds = %entry
  %clk_config.i = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 21, i32 1
  %2 = ptrtoint ptr %clk_config.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %clk_config.i, align 4
  br label %for.body.i

for.body.i:                                       ; preds = %for.inc.i.for.body.i_crit_edge, %for.body.lr.ph.i
  %i.012.i = phi i32 [ 0, %for.body.lr.ph.i ], [ %inc.i, %for.inc.i.for.body.i_crit_edge ]
  %clk_name.i = getelementptr %struct.dss_clk, ptr %3, i32 %i.012.i, i32 1
  %call.i = tail call i32 @strcmp(ptr noundef %clk_name.i, ptr noundef %clock_name) #18
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %_dpu_kms_get_clk.exit, label %for.inc.i

for.inc.i:                                        ; preds = %for.body.i
  %inc.i = add nuw i32 %i.012.i, 1
  %exitcond.not.i = icmp eq i32 %inc.i, %1
  br i1 %exitcond.not.i, label %for.inc.i.cleanup_crit_edge, label %for.inc.i.for.body.i_crit_edge

for.inc.i.for.body.i_crit_edge:                   ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

for.inc.i.cleanup_crit_edge:                      ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

_dpu_kms_get_clk.exit:                            ; preds = %for.body.i
  %arrayidx.i = getelementptr %struct.dss_clk, ptr %3, i32 %i.012.i
  %tobool.not = icmp eq ptr %arrayidx.i, null
  br i1 %tobool.not, label %_dpu_kms_get_clk.exit.cleanup_crit_edge, label %if.end

_dpu_kms_get_clk.exit.cleanup_crit_edge:          ; preds = %_dpu_kms_get_clk.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %_dpu_kms_get_clk.exit
  call void @__sanitizer_cov_trace_pc() #17
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx.i, align 4
  %call2 = tail call i32 @clk_get_rate(ptr noundef %5) #15
  %conv = zext i32 %call2 to i64
  br label %cleanup

cleanup:                                          ; preds = %if.end, %_dpu_kms_get_clk.exit.cleanup_crit_edge, %for.inc.i.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i64 [ %conv, %if.end ], [ -22, %_dpu_kms_get_clk.exit.cleanup_crit_edge ], [ -22, %entry.cleanup_crit_edge ], [ -22, %for.inc.i.cleanup_crit_edge ]
  ret i64 %retval.0
}

; Function Attrs: nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal fastcc ptr @_dpu_kms_get_clk(ptr nocapture noundef readonly %dpu_kms, ptr nocapture noundef readonly %clock_name) unnamed_addr #4 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %mp1 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 21
  %0 = ptrtoint ptr %mp1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %mp1, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %1)
  %cmp11.not = icmp eq i32 %1, 0
  br i1 %cmp11.not, label %entry.cleanup_crit_edge, label %for.body.lr.ph

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.lr.ph:                                   ; preds = %entry
  %clk_config = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 21, i32 1
  %2 = ptrtoint ptr %clk_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %clk_config, align 4
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.012 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %clk_name = getelementptr %struct.dss_clk, ptr %3, i32 %i.012, i32 1
  %call = tail call i32 @strcmp(ptr noundef %clk_name, ptr noundef %clock_name) #19
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.then, label %for.inc

if.then:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx = getelementptr %struct.dss_clk, ptr %3, i32 %i.012
  br label %cleanup

for.inc:                                          ; preds = %for.body
  %inc = add nuw i32 %i.012, 1
  %exitcond.not = icmp eq i32 %inc, %1
  br i1 %exitcond.not, label %for.inc.cleanup_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %if.then, %entry.cleanup_crit_edge
  %retval.0 = phi ptr [ %arrayidx, %if.then ], [ null, %entry.cleanup_crit_edge ], [ null, %for.inc.cleanup_crit_edge ]
  ret ptr %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @clk_get_rate(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local ptr @dpu_kms_init(ptr noundef readonly %dev) local_unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %dev, null
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.1, ptr noundef nonnull @.str.2, i32 noundef 1199) #20
  br label %cleanup

if.end:                                           ; preds = %entry
  %dev_private = getelementptr inbounds %struct.drm_device, ptr %dev, i32 0, i32 5
  %0 = ptrtoint ptr %dev_private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev_private, align 4
  %kms = getelementptr inbounds %struct.msm_drm_private, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %kms to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %kms, align 4
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %3, i32 0, i32 19
  %4 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pdev, align 8
  %of_node = getelementptr inbounds %struct.platform_device, ptr %5, i32 0, i32 3, i32 27
  %6 = ptrtoint ptr %of_node to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %of_node, align 8
  %call4 = tail call i32 @irq_of_parse_and_map(ptr noundef %7, i32 noundef 0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %cmp = icmp slt i32 %call4, 0
  br i1 %cmp, label %do.end8, label %if.end12

do.end8:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %call10 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.4, ptr noundef nonnull @.str.2, i32 noundef 1208, i32 noundef %call4) #20
  %8 = inttoptr i32 %call4 to ptr
  br label %cleanup

if.end12:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %irq13 = getelementptr inbounds %struct.msm_kms, ptr %3, i32 0, i32 2
  %9 = ptrtoint ptr %irq13 to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %call4, ptr %irq13, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.end12, %do.end8, %do.end
  %retval.0 = phi ptr [ %8, %do.end8 ], [ %3, %if.end12 ], [ inttoptr (i32 -22 to ptr), %do.end ]
  ret ptr %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local i32 @_printk(ptr noundef, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @irq_of_parse_and_map(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define dso_local void @msm_dpu_register() local_unnamed_addr #6 section ".init.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @__platform_driver_register(ptr noundef nonnull @dpu_driver, ptr noundef null) #15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_register(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync)
define dso_local void @msm_dpu_unregister() #6 section ".exit.text" align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @platform_driver_unregister(ptr noundef nonnull @dpu_driver) #15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @platform_driver_unregister(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @trace_event_buffer_reserve(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_event_buffer_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__trace_trigger_soft_disabled(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_perf_set_qos_luts(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pnum = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pnum to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pnum, align 8
  %fmt = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %fmt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %fmt, align 4
  %rt = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %rt to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %rt, align 8, !range !1184
  %8 = zext i8 %7 to i32
  %fl = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 4
  %9 = ptrtoint ptr %fl to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %fl, align 4
  %lut = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 5
  %11 = ptrtoint ptr %lut to i32
  call void @__asan_load8_noabort(i32 %11)
  %12 = load i64, ptr %lut, align 8
  %lut_usage = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_qos_luts, ptr %1, i32 0, i32 6
  %13 = ptrtoint ptr %lut_usage to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %lut_usage, align 8
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.15, i32 noundef %3, i32 noundef %5, i32 noundef %8, i32 noundef %10, i64 noundef %12, i32 noundef %14) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_raw_output_prep(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @trace_event_printf(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @trace_handle_return(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_perf_set_danger_luts(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pnum = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pnum to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pnum, align 4
  %fmt = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %fmt to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %fmt, align 4
  %mode = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %mode to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %mode, align 4
  %danger_lut = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %danger_lut to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %danger_lut, align 4
  %safe_lut = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_danger_luts, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %safe_lut to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %safe_lut, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.19, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_perf_set_ot(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pnum = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pnum to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pnum, align 4
  %xin_id = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %xin_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %xin_id, align 4
  %rd_lim = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %rd_lim to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %rd_lim, align 4
  %vbif_idx = getelementptr inbounds %struct.trace_event_raw_dpu_perf_set_ot, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %vbif_idx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %vbif_idx, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.23, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_cmd_release_bw(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_dpu_cmd_release_bw, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %crtc_id, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.25, i32 noundef %3) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: argmemonly mustprogress nofree nounwind null_pointer_is_valid willreturn
declare dso_local ptr @strcpy(ptr noalias noundef returned writeonly, ptr noalias nocapture noundef readonly) local_unnamed_addr #7

; Function Attrs: argmemonly mustprogress nofree nounwind null_pointer_is_valid readonly willreturn
declare dso_local i32 @strlen(ptr nocapture noundef) local_unnamed_addr #8

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_tracing_mark_write(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %trace_begin = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %trace_begin to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %trace_begin, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  %cond = select i1 %tobool.not, ptr @.str.34, ptr @.str.33
  %pid = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pid, align 4
  %__data_loc_trace_name = getelementptr inbounds %struct.trace_event_raw_tracing_mark_write, ptr %1, i32 0, i32 2
  %6 = ptrtoint ptr %__data_loc_trace_name to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %__data_loc_trace_name, align 4
  %and = and i32 %7, 65535
  %add.ptr = getelementptr i8, ptr %1, i32 %and
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.32, ptr noundef nonnull %cond, i32 noundef %5, ptr noundef %add.ptr) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind readonly
declare i32 @llvm.read_register.i32(metadata) #9

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_trace_counter(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pid = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pid to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pid, align 4
  %__data_loc_counter_name = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %__data_loc_counter_name to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %__data_loc_counter_name, align 4
  %and = and i32 %5, 65535
  %add.ptr = getelementptr i8, ptr %1, i32 %and
  %value = getelementptr inbounds %struct.trace_event_raw_dpu_trace_counter, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %value, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.37, i32 noundef %3, ptr noundef %add.ptr, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_perf_crtc_update(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %crtc = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %crtc, align 8
  %bw_ctl = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %bw_ctl to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %bw_ctl, align 8
  %core_clk_rate = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %core_clk_rate to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %core_clk_rate, align 8
  %stop_req = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %stop_req to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %stop_req, align 4, !range !1184
  %10 = zext i8 %9 to i32
  %update_bus = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 5
  %11 = ptrtoint ptr %update_bus to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %update_bus, align 8
  %update_clk = getelementptr inbounds %struct.trace_event_raw_dpu_perf_crtc_update, ptr %1, i32 0, i32 6
  %13 = ptrtoint ptr %update_clk to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %update_clk, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.44, i32 noundef %3, i64 noundef %5, i32 noundef %7, i32 noundef %10, i32 noundef %12, i32 noundef %14) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_irq_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %intr_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %intr_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %intr_idx, align 4
  %irq_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_template, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %irq_idx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %irq_idx, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.50, i32 noundef %3, i32 noundef %5, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_irq_wait_success(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %intr_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %intr_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %intr_idx, align 4
  %irq_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %irq_idx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %irq_idx, align 4
  %pp_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %pp_idx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pp_idx, align 4
  %atomic_cnt = getelementptr inbounds %struct.trace_event_raw_dpu_enc_irq_wait_success, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %atomic_cnt to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %atomic_cnt, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.54, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_drm_obj_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_drm_obj_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.55, i32 noundef %3) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_enable(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %hdisplay = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %hdisplay to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %hdisplay, align 4
  %vdisplay = getelementptr inbounds %struct.trace_event_raw_dpu_enc_enable, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %vdisplay to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %vdisplay, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.58, i32 noundef %3, i32 noundef %5, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_keyval_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %val = getelementptr inbounds %struct.trace_event_raw_dpu_enc_keyval_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %val to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %val, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.60, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_atomic_check_flags(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %flags1 = getelementptr inbounds %struct.trace_event_raw_dpu_enc_atomic_check_flags, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %flags1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %flags1, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.63, i32 noundef %3, i32 noundef %5) #15
  %call2 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call2, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_id_enable_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %enable = getelementptr inbounds %struct.trace_event_raw_dpu_enc_id_enable_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.65, i32 noundef %3, ptr noundef nonnull %cond) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_rc(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %__data_loc_stage_str = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %__data_loc_stage_str to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %__data_loc_stage_str, align 4
  %and = and i32 %3, 65535
  %add.ptr = getelementptr i8, ptr %1, i32 %and
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %drm_id, align 4
  %sw_event = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %1, i32 0, i32 2
  %6 = ptrtoint ptr %sw_event to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %sw_event, align 4
  %idle_pc_supported = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %1, i32 0, i32 3
  %8 = ptrtoint ptr %idle_pc_supported to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %idle_pc_supported, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not = icmp eq i8 %9, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %rc_state = getelementptr inbounds %struct.trace_event_raw_dpu_enc_rc, ptr %1, i32 0, i32 4
  %10 = ptrtoint ptr %rc_state to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %rc_state, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.72, ptr noundef %add.ptr, i32 noundef %5, i32 noundef %7, ptr noundef nonnull %cond, i32 noundef %11) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_frame_done_cb_not_busy(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %event = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %event, align 4
  %intf_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb_not_busy, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %intf_idx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %intf_idx, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.76, i32 noundef %3, i32 noundef %5, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_frame_done_cb(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %idx, align 4
  %frame_busy_mask = getelementptr inbounds %struct.trace_event_raw_dpu_enc_frame_done_cb, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %frame_busy_mask to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %frame_busy_mask, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.80, i32 noundef %3, i32 noundef %5, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_trigger_flush(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %intf_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %intf_idx, align 4
  %pending_kickoff_cnt = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %pending_kickoff_cnt to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %pending_kickoff_cnt, align 4
  %ctl_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %ctl_idx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %ctl_idx, align 4
  %extra_flush_bits = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %extra_flush_bits to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %extra_flush_bits, align 4
  %pending_flush_ret = getelementptr inbounds %struct.trace_event_raw_dpu_enc_trigger_flush, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %pending_flush_ret to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %pending_flush_ret, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.85, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_ktime_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 8
  %time = getelementptr inbounds %struct.trace_event_raw_dpu_enc_ktime_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %time to i32
  call void @__asan_load8_noabort(i32 %4)
  %5 = load i64, ptr %time, align 8
  call void @__sanitizer_cov_trace_const_cmp8(i64 0, i64 %5)
  %cmp8.i.i = icmp slt i64 %5, 0
  %6 = tail call i64 @llvm.abs.i64(i64 %5, i1 false) #15
  %7 = tail call i64 asm "umull\09${0:Q}, ${0:R}, ${1:Q}, ${2:Q}\0A\09mov\09${0:Q}, #0", "=&r,r,r,~{cc}"(i64 4835703278458516699, i64 %6) #21, !srcloc !1185
  %8 = tail call { i64, i32 } asm "umlal\09${0:R}, ${0:Q}, ${2:R}, ${3:Q}\0A\09umlal\09${0:R}, $1, ${2:Q}, ${3:R}\0A\09mov\09${0:R}, #0\0A\09adds\09${0:Q}, $1, ${0:Q}\0A\09adc\09${0:R}, ${0:R}, #0\0A\09umlal\09${0:Q}, ${0:R}, ${2:R}, ${3:R}", "=&r,=&{r12},r,r,0,1,~{cc}"(i64 4835703278458516699, i64 %6, i64 %7, i32 0) #21, !srcloc !1186
  %asmresult10.i.i.i = extractvalue { i64, i32 } %8, 0
  %div1811.i.i = lshr i64 %asmresult10.i.i.i, 18
  %sub210.i.i = sub nsw i64 0, %div1811.i.i
  %cond213.i.i = select i1 %cmp8.i.i, i64 %sub210.i.i, i64 %div1811.i.i
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.88, i32 noundef %3, i64 noundef %cond213.i.i) #15
  %call2 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call2, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_id_event_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %event = getelementptr inbounds %struct.trace_event_raw_dpu_id_event_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %event, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.89, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_wait_event_timeout(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 8
  %irq_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %irq_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %irq_idx, align 4
  %rc = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %rc to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %rc, align 8
  %time = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %time to i32
  call void @__asan_load8_noabort(i32 %8)
  %9 = load i64, ptr %time, align 8
  %expected_time = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %expected_time to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %expected_time, align 8
  %atomic_cnt = getelementptr inbounds %struct.trace_event_raw_dpu_enc_wait_event_timeout, ptr %1, i32 0, i32 6
  %12 = ptrtoint ptr %atomic_cnt to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %atomic_cnt, align 8
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.93, i32 noundef %3, i32 noundef %5, i32 noundef %7, i64 noundef %9, i64 noundef %11, i32 noundef %13) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_phys_cmd_irq_ctrl(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %pp = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %pp to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pp, align 4
  %enable = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %refcnt = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_irq_ctrl, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %refcnt to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %refcnt, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.96, i32 noundef %3, i32 noundef %5, ptr noundef nonnull %cond, i32 noundef %9) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_phys_cmd_pp_tx_done(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %pp = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %pp to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pp, align 4
  %new_count = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %new_count to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %new_count, align 4
  %event = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pp_tx_done, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %event, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.98, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_phys_cmd_pdone_timeout(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %pp = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %pp to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pp, align 4
  %timeout_count = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %timeout_count to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %timeout_count, align 4
  %kickoff_count = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %kickoff_count to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %kickoff_count, align 4
  %event = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_cmd_pdone_timeout, ptr %1, i32 0, i32 5
  %10 = ptrtoint ptr %event to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %event, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.101, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_phys_vid_post_kickoff(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %intf_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_post_kickoff, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %intf_idx, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.102, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_enc_phys_vid_irq_ctrl(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %intf_idx = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %intf_idx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %intf_idx, align 4
  %enable = getelementptr inbounds %struct.trace_event_raw_dpu_enc_phys_vid_irq_ctrl, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.103, i32 noundef %3, i32 noundef %5, ptr noundef nonnull %cond, i32 noundef %3) #15
  %call2 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call2, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_crtc_setup_mixer(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %crtc_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %crtc_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %crtc_id, align 8
  %plane_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %plane_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %plane_id, align 4
  %fb_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %fb_id to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %fb_id, align 8
  %src_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 4
  %x2.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 4, i32 2
  %8 = ptrtoint ptr %x2.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %x2.i, align 4
  %10 = ptrtoint ptr %src_rect to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %src_rect, align 4
  %sub.i = sub i32 %9, %11
  %shr = ashr i32 %sub.i, 16
  %and = and i32 %sub.i, 65535
  %mul = mul nuw nsw i32 %and, 15625
  %12 = lshr i32 %mul, 10
  %y2.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 4, i32 3
  %13 = ptrtoint ptr %y2.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %y2.i, align 4
  %y1.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 4, i32 1
  %15 = ptrtoint ptr %y1.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %y1.i, align 4
  %sub.i66 = sub i32 %14, %16
  %shr7 = ashr i32 %sub.i66, 16
  %and10 = and i32 %sub.i66, 65535
  %mul11 = mul nuw nsw i32 %and10, 15625
  %17 = lshr i32 %mul11, 10
  %shr14 = ashr i32 %11, 16
  %and17 = and i32 %11, 65535
  %mul18 = mul nuw nsw i32 %and17, 15625
  %18 = lshr i32 %mul18, 10
  %shr21 = ashr i32 %16, 16
  %and24 = and i32 %16, 65535
  %mul25 = mul nuw nsw i32 %and24, 15625
  %19 = lshr i32 %mul25, 10
  %dst_rect = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 5
  %x2.i70 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 5, i32 2
  %20 = ptrtoint ptr %x2.i70 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %x2.i70, align 4
  %22 = ptrtoint ptr %dst_rect to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %dst_rect, align 4
  %sub.i71 = sub i32 %21, %23
  %y2.i72 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 5, i32 3
  %24 = ptrtoint ptr %y2.i72 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %y2.i72, align 4
  %y1.i73 = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 5, i32 1
  %26 = ptrtoint ptr %y1.i73 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %y1.i73, align 4
  %sub.i74 = sub i32 %25, %27
  %stage_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 6
  %28 = ptrtoint ptr %stage_idx to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %stage_idx, align 4
  %stage = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 7
  %30 = ptrtoint ptr %stage to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %stage, align 8
  %sspp = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 8
  %32 = ptrtoint ptr %sspp to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %sspp, align 4
  %multirect_idx = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 9
  %34 = ptrtoint ptr %multirect_idx to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %multirect_idx, align 8
  %multirect_mode = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 10
  %36 = ptrtoint ptr %multirect_mode to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %multirect_mode, align 4
  %pixel_format = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 11
  %38 = ptrtoint ptr %pixel_format to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %pixel_format, align 8
  %modifier = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_mixer, ptr %1, i32 0, i32 12
  %40 = ptrtoint ptr %modifier to i32
  call void @__asan_load8_noabort(i32 %40)
  %41 = load i64, ptr %modifier, align 8
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.119, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %shr, i32 noundef %12, i32 noundef %shr7, i32 noundef %17, i32 noundef %shr14, i32 noundef %18, i32 noundef %shr21, i32 noundef %19, i32 noundef %sub.i71, i32 noundef %sub.i74, i32 noundef %23, i32 noundef %27, i32 noundef %29, i32 noundef %31, i32 noundef %33, i32 noundef %35, i32 noundef %37, i32 noundef %39, i64 noundef %41) #15
  %call34 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call34, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_crtc_setup_lm_bounds(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %mixer = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %mixer to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %mixer, align 4
  %bounds = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 3
  %x2.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 3, i32 2
  %6 = ptrtoint ptr %x2.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %x2.i, align 4
  %8 = ptrtoint ptr %bounds to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %bounds, align 4
  %sub.i = sub i32 %7, %9
  %y2.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 3, i32 3
  %10 = ptrtoint ptr %y2.i to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %y2.i, align 4
  %y1.i = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_setup_lm_bounds, ptr %1, i32 0, i32 3, i32 1
  %12 = ptrtoint ptr %y1.i to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %y1.i, align 4
  %sub.i20 = sub i32 %11, %13
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.122, i32 noundef %3, i32 noundef %5, i32 noundef %sub.i, i32 noundef %sub.i20, i32 noundef %9, i32 noundef %13) #15
  %call6 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call6, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_crtc_vblank_enable(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %enc_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %enc_id, align 4
  %enable = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool.not = icmp eq i8 %7, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %enabled = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_vblank_enable, ptr %1, i32 0, i32 4
  %8 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %enabled, align 1, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool1.not = icmp eq i8 %9, 0
  %cond2 = select i1 %tobool1.not, ptr @.str.67, ptr @.str.66
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.125, i32 noundef %3, i32 noundef %5, ptr noundef nonnull %cond, ptr noundef nonnull %cond2) #15
  %call3 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_crtc_enable_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %enable = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %enabled = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_enable_template, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %enabled to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %enabled, align 1, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %7)
  %tobool1.not = icmp eq i8 %7, 0
  %cond2 = select i1 %tobool1.not, ptr @.str.67, ptr @.str.66
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.126, i32 noundef %3, ptr noundef nonnull %cond, ptr noundef nonnull %cond2) #15
  %call3 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call3, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_crtc_disable_frame_pending(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %frame_pending = getelementptr inbounds %struct.trace_event_raw_dpu_crtc_disable_frame_pending, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %frame_pending to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %frame_pending, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.128, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_plane_set_scanout(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %index = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index, align 4
  %width = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 2
  %4 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %width, align 4
  %height = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 3
  %6 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %height, align 4
  %plane_addr = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 5
  %8 = ptrtoint ptr %plane_addr to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %plane_addr, align 4
  %plane_size = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 6
  %10 = ptrtoint ptr %plane_size to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %plane_size, align 4
  %arrayidx7 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 5, i32 1
  %12 = ptrtoint ptr %arrayidx7 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %arrayidx7, align 4
  %arrayidx10 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 6, i32 1
  %14 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx10, align 4
  %arrayidx13 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 5, i32 2
  %16 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %arrayidx13, align 4
  %arrayidx16 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 6, i32 2
  %18 = ptrtoint ptr %arrayidx16 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx16, align 4
  %arrayidx19 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 5, i32 3
  %20 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %arrayidx19, align 4
  %arrayidx22 = getelementptr %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 2, i32 6, i32 3
  %22 = ptrtoint ptr %arrayidx22 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx22, align 4
  %multirect_index = getelementptr inbounds %struct.trace_event_raw_dpu_plane_set_scanout, ptr %1, i32 0, i32 3
  %24 = ptrtoint ptr %multirect_index to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %multirect_index, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.134, i32 noundef %3, i32 noundef %5, i32 noundef %7, i32 noundef %9, i32 noundef %11, i32 noundef %13, i32 noundef %15, i32 noundef %17, i32 noundef %19, i32 noundef %21, i32 noundef %23, i32 noundef %25) #15
  %call23 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call23, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_plane_disable(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %drm_id = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %drm_id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %drm_id, align 4
  %is_virtual = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %is_virtual to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %is_virtual, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %multirect_mode = getelementptr inbounds %struct.trace_event_raw_dpu_plane_disable, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %multirect_mode to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %multirect_mode, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.136, i32 noundef %3, ptr noundef nonnull %cond, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_rm_iter_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %id = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %id, align 4
  %enc_id = getelementptr inbounds %struct.trace_event_raw_dpu_rm_iter_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %enc_id, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.138, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_rm_reserve_lms(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %id = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %id, align 4
  %enc_id = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %enc_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %enc_id, align 4
  %pp_id = getelementptr inbounds %struct.trace_event_raw_dpu_rm_reserve_lms, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %pp_id to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %pp_id, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.140, i32 noundef %3, i32 noundef %5, i32 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_vbif_wait_xin_halt_fail(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %index = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %index to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %index, align 4
  %xin_id = getelementptr inbounds %struct.trace_event_raw_dpu_vbif_wait_xin_halt_fail, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %xin_id to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %xin_id, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.142, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_pp_connect_ext_te(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pp = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pp to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pp, align 4
  %cfg = getelementptr inbounds %struct.trace_event_raw_dpu_pp_connect_ext_te, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %cfg to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %cfg, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.144, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_core_irq_callback_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %irq_idx = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %irq_idx to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %irq_idx, align 4
  %callback = getelementptr inbounds %struct.trace_event_raw_dpu_core_irq_callback_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %callback to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %callback, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.147, i32 noundef %3, ptr noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_core_perf_update_clk(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %__data_loc_dev_name = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %__data_loc_dev_name to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %__data_loc_dev_name, align 8
  %and = and i32 %3, 65535
  %add.ptr = getelementptr i8, ptr %1, i32 %and
  %stop_req = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %stop_req to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %stop_req, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool.not = icmp eq i8 %5, 0
  %cond = select i1 %tobool.not, ptr @.str.67, ptr @.str.66
  %clk_rate = getelementptr inbounds %struct.trace_event_raw_dpu_core_perf_update_clk, ptr %1, i32 0, i32 3
  %6 = ptrtoint ptr %clk_rate to i32
  call void @__asan_load8_noabort(i32 %6)
  %7 = load i64, ptr %clk_rate, align 8
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.150, ptr noundef %add.ptr, ptr noundef nonnull %cond, i64 noundef %7) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_hw_ctl_update_pending_flush(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %new_bits = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %new_bits to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %new_bits, align 4
  %pending_mask = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_update_pending_flush, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %pending_mask to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %pending_mask, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.153, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @trace_raw_output_dpu_hw_ctl_pending_flush_template(ptr noundef %iter, i32 noundef %flags, ptr noundef %trace_event) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  %ent = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 16
  %0 = ptrtoint ptr %ent to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %ent, align 8
  %call = tail call i32 @trace_raw_output_prep(ptr noundef %iter, ptr noundef %trace_event) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %call)
  %cmp.not = icmp eq i32 %call, 1
  br i1 %cmp.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %seq = getelementptr inbounds %struct.trace_iterator, ptr %iter, i32 0, i32 15
  %pending_mask = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %pending_mask to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %pending_mask, align 4
  %ctl_flush = getelementptr inbounds %struct.trace_event_raw_dpu_hw_ctl_pending_flush_template, ptr %1, i32 0, i32 2
  %4 = ptrtoint ptr %ctl_flush to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %ctl_flush, align 4
  tail call void (ptr, ptr, ...) @trace_event_printf(ptr noundef %iter, ptr noundef nonnull @.str.155, i32 noundef %3, i32 noundef %5) #15
  %call1 = tail call i32 @trace_handle_return(ptr noundef %seq) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.end ], [ %call, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @perf_trace_buf_alloc(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @perf_trace_run_bpf_submit(ptr noundef, i32 noundef, i32 noundef, ptr noundef, i64 noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare ptr @llvm.returnaddress(i32 immarg) #10

; Function Attrs: nocallback nofree nosync nounwind readnone willreturn
declare ptr @llvm.frameaddress.p0(i32 immarg) #10

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run6(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run5(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run4(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run1(ptr noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run3(ptr noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run2(ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @bpf_trace_run8(ptr noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local noalias ptr @devm_kmalloc(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @seq_lseek(ptr noundef, i64 noundef, i32 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @seq_read(ptr noundef, ptr noundef, i32 noundef, ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_debugfs_open_regset32(ptr nocapture noundef readonly %inode, ptr noundef %file) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %i_private = getelementptr inbounds %struct.inode, ptr %inode, i32 0, i32 54
  %0 = ptrtoint ptr %i_private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %i_private, align 4
  %call = tail call i32 @single_open(ptr noundef %file, ptr noundef nonnull @_dpu_debugfs_show_regset32, ptr noundef %1) #15
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @single_release(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @single_open(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @_dpu_debugfs_show_regset32(ptr noundef %s, ptr nocapture noundef readnone %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %private = getelementptr inbounds %struct.seq_file, ptr %s, i32 0, i32 11
  %0 = ptrtoint ptr %private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private, align 8
  %dpu_kms1 = getelementptr inbounds %struct.dpu_debugfs_regset32, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %dpu_kms1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dpu_kms1, align 4
  %mmio = getelementptr inbounds %struct.dpu_kms, ptr %3, i32 0, i32 4
  %4 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %mmio, align 4
  %tobool.not = icmp eq ptr %5, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %6 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %1, align 4
  %add.ptr = getelementptr i8, ptr %5, i32 %7
  %and = and i32 %7, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool4.not = icmp eq i32 %and, 0
  br i1 %tobool4.not, label %if.end.if.end10_crit_edge, label %if.then5

if.end.if.end10_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

if.then5:                                         ; preds = %if.end
  %and7 = and i32 %7, -16
  tail call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.156, i32 noundef %and7) #15
  %8 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %1, align 4
  %and955 = and i32 %9, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and955)
  %cmp56.not = icmp eq i32 %and955, 0
  br i1 %cmp56.not, label %if.then5.if.end10_crit_edge, label %for.body

if.then5.if.end10_crit_edge:                      ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

for.body:                                         ; preds = %if.then5
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.157) #15
  %10 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %1, align 4
  %and9 = and i32 %11, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %and9)
  %cmp = icmp ugt i32 %and9, 4
  br i1 %cmp, label %for.body.1, label %for.body.if.end10_crit_edge

for.body.if.end10_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

for.body.1:                                       ; preds = %for.body
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.157) #15
  %12 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %1, align 4
  %and9.1 = and i32 %13, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 8, i32 %and9.1)
  %cmp.1 = icmp ugt i32 %and9.1, 8
  br i1 %cmp.1, label %for.body.2, label %for.body.1.if.end10_crit_edge

for.body.1.if.end10_crit_edge:                    ; preds = %for.body.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

for.body.2:                                       ; preds = %for.body.1
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.157) #15
  %14 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %1, align 4
  %and9.2 = and i32 %15, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 12, i32 %and9.2)
  %cmp.2 = icmp ugt i32 %and9.2, 12
  br i1 %cmp.2, label %for.body.3, label %for.body.2.if.end10_crit_edge

for.body.2.if.end10_crit_edge:                    ; preds = %for.body.2
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end10

for.body.3:                                       ; preds = %for.body.2
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.157) #15
  br label %if.end10

if.end10:                                         ; preds = %for.body.3, %for.body.2.if.end10_crit_edge, %for.body.1.if.end10_crit_edge, %for.body.if.end10_crit_edge, %if.then5.if.end10_crit_edge, %if.end.if.end10_crit_edge
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %3, i32 0, i32 19
  %16 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %17, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev, i32 noundef 4) #15
  %blk_len = getelementptr inbounds %struct.dpu_debugfs_regset32, ptr %1, i32 0, i32 1
  %18 = ptrtoint ptr %blk_len to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %blk_len, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp1258.not = icmp eq i32 %19, 0
  br i1 %cmp1258.not, label %if.end10.for.end25_crit_edge, label %if.end10.for.body13_crit_edge

if.end10.for.body13_crit_edge:                    ; preds = %if.end10
  br label %for.body13

if.end10.for.end25_crit_edge:                     ; preds = %if.end10
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end25

for.body13:                                       ; preds = %if.end20.for.body13_crit_edge, %if.end10.for.body13_crit_edge
  %i.159 = phi i32 [ %add24, %if.end20.for.body13_crit_edge ], [ 0, %if.end10.for.body13_crit_edge ]
  %20 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %1, align 4
  %add15 = add i32 %21, %i.159
  %and16 = and i32 %add15, 15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and16)
  %cmp17 = icmp eq i32 %and16, 0
  br i1 %cmp17, label %if.then18, label %for.body13.if.end20_crit_edge

for.body13.if.end20_crit_edge:                    ; preds = %for.body13
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end20

if.then18:                                        ; preds = %for.body13
  call void @__sanitizer_cov_trace_pc() #17
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.159)
  %tobool19.not = icmp eq i32 %i.159, 0
  %cond = select i1 %tobool19.not, ptr @.str.156, ptr @.str.158
  tail call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull %cond, i32 noundef %add15) #15
  br label %if.end20

if.end20:                                         ; preds = %if.then18, %for.body13.if.end20_crit_edge
  %add.ptr21 = getelementptr i8, ptr %add.ptr, i32 %i.159
  %22 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %add.ptr21) #15, !srcloc !1187
  %23 = tail call i32 @llvm.bswap.i32(i32 %22)
  tail call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.159, i32 noundef %23) #15
  %add24 = add i32 %i.159, 4
  %24 = ptrtoint ptr %blk_len to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %blk_len, align 4
  %cmp12 = icmp ult i32 %add24, %25
  br i1 %cmp12, label %if.end20.for.body13_crit_edge, label %if.end20.for.end25_crit_edge

if.end20.for.end25_crit_edge:                     ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end25

if.end20.for.body13_crit_edge:                    ; preds = %if.end20
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body13

for.end25:                                        ; preds = %if.end20.for.end25_crit_edge, %if.end10.for.end25_crit_edge
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.160) #15
  %26 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %pdev, align 8
  %dev27 = getelementptr inbounds %struct.platform_device, ptr %27, i32 0, i32 3
  %call.i54 = tail call i32 @__pm_runtime_idle(ptr noundef %dev27, i32 noundef 4) #15
  br label %cleanup

cleanup:                                          ; preds = %for.end25, %entry.cleanup_crit_edge
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @seq_printf(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @seq_puts(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #11

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_resume(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__pm_runtime_idle(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: argmemonly mustprogress nofree nounwind null_pointer_is_valid readonly willreturn
declare dso_local i32 @strcmp(ptr nocapture noundef, ptr nocapture noundef) local_unnamed_addr #8

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_dev_probe(ptr noundef %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  %call = tail call i32 @component_add(ptr noundef %dev, ptr noundef nonnull @dpu_ops) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_dev_remove(ptr noundef %pdev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.platform_device, ptr %pdev, i32 0, i32 3
  tail call void @component_del(ptr noundef %dev, ptr noundef nonnull @dpu_ops) #15
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @component_add(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_bind(ptr noundef %dev, ptr nocapture noundef readonly %master, ptr nocapture noundef readnone %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i = getelementptr inbounds %struct.device, ptr %master, i32 0, i32 8
  %0 = ptrtoint ptr %driver_data.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i, align 4
  %add.ptr = getelementptr i8, ptr %dev, i32 -16
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %1, align 8
  %call.i = tail call noalias ptr @devm_kmalloc(ptr noundef %dev, i32 noundef 2136, i32 noundef 3520) #15
  %tobool.not = icmp eq ptr %call.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %call4 = tail call i32 @devm_pm_opp_set_clkname(ptr noundef %dev, ptr noundef nonnull @.str.162) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.end7, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end7:                                          ; preds = %if.end
  %call8 = tail call i32 @devm_pm_opp_of_add_table(ptr noundef %dev) #15
  %4 = zext i32 %call8 to i64
  call void @__sanitizer_cov_trace_switch(i64 %4, ptr @__sancov_gen_cov_switch_values)
  switch i32 %call8, label %do.end [
    i32 0, label %if.end7.if.end11_crit_edge
    i32 -19, label %if.end7.if.end11_crit_edge70
  ]

if.end7.if.end11_crit_edge70:                     ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end11

if.end7.if.end11_crit_edge:                       ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end11

do.end:                                           ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %dev, ptr noundef nonnull @.str.163) #20
  br label %cleanup

if.end11:                                         ; preds = %if.end7.if.end11_crit_edge, %if.end7.if.end11_crit_edge70
  %mp12 = getelementptr inbounds %struct.dpu_kms, ptr %call.i, i32 0, i32 21
  %call13 = tail call i32 @msm_dss_parse_clock(ptr noundef %add.ptr, ptr noundef %mp12) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call13)
  %tobool14.not = icmp eq i32 %call13, 0
  br i1 %tobool14.not, label %if.end21, label %do.end18

do.end18:                                         ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #17
  %call20 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.168, ptr noundef nonnull @.str.164, i32 noundef 1242, i32 noundef %call13) #20
  br label %cleanup

if.end21:                                         ; preds = %if.end11
  %driver_data.i.i = getelementptr i8, ptr %dev, i32 164
  %5 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr %call.i, ptr %driver_data.i.i, align 4
  %arrayidx.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 0
  tail call void @__mutex_init(ptr noundef %arrayidx.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.1.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 1
  tail call void @__mutex_init(ptr noundef %arrayidx.1.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.2.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 2
  tail call void @__mutex_init(ptr noundef %arrayidx.2.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.3.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 3
  tail call void @__mutex_init(ptr noundef %arrayidx.3.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.4.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 4
  tail call void @__mutex_init(ptr noundef %arrayidx.4.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.5.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 5
  tail call void @__mutex_init(ptr noundef %arrayidx.5.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.6.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 6
  tail call void @__mutex_init(ptr noundef %arrayidx.6.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %arrayidx.7.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 7, i32 7
  tail call void @__mutex_init(ptr noundef %arrayidx.7.i, ptr noundef nonnull @.str.173, ptr noundef nonnull @msm_kms_init.__key) #15
  %6 = ptrtoint ptr %call.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr @kms_funcs, ptr %call.i, align 8
  %arrayidx5.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 0
  %call.i66 = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.i, ptr noundef nonnull %call.i, i32 noundef 0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i66)
  %tobool.not.i = icmp eq i32 %call.i66, 0
  br i1 %tobool.not.i, label %for.cond2.i, label %if.end21.do.end27_crit_edge

if.end21.do.end27_crit_edge:                      ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.i:                                      ; preds = %if.end21
  %arrayidx5.1.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 1
  %call.1.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.1.i, ptr noundef nonnull %call.i, i32 noundef 1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.1.i)
  %tobool.not.1.i = icmp eq i32 %call.1.i, 0
  br i1 %tobool.not.1.i, label %for.cond2.1.i, label %for.cond2.i.do.end27_crit_edge

for.cond2.i.do.end27_crit_edge:                   ; preds = %for.cond2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.1.i:                                    ; preds = %for.cond2.i
  %arrayidx5.2.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 2
  %call.2.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.2.i, ptr noundef nonnull %call.i, i32 noundef 2) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.2.i)
  %tobool.not.2.i = icmp eq i32 %call.2.i, 0
  br i1 %tobool.not.2.i, label %for.cond2.2.i, label %for.cond2.1.i.do.end27_crit_edge

for.cond2.1.i.do.end27_crit_edge:                 ; preds = %for.cond2.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.2.i:                                    ; preds = %for.cond2.1.i
  %arrayidx5.3.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 3
  %call.3.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.3.i, ptr noundef nonnull %call.i, i32 noundef 3) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.3.i)
  %tobool.not.3.i = icmp eq i32 %call.3.i, 0
  br i1 %tobool.not.3.i, label %for.cond2.3.i, label %for.cond2.2.i.do.end27_crit_edge

for.cond2.2.i.do.end27_crit_edge:                 ; preds = %for.cond2.2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.3.i:                                    ; preds = %for.cond2.2.i
  %arrayidx5.4.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 4
  %call.4.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.4.i, ptr noundef nonnull %call.i, i32 noundef 4) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.4.i)
  %tobool.not.4.i = icmp eq i32 %call.4.i, 0
  br i1 %tobool.not.4.i, label %for.cond2.4.i, label %for.cond2.3.i.do.end27_crit_edge

for.cond2.3.i.do.end27_crit_edge:                 ; preds = %for.cond2.3.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.4.i:                                    ; preds = %for.cond2.3.i
  %arrayidx5.5.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 5
  %call.5.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.5.i, ptr noundef nonnull %call.i, i32 noundef 5) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.5.i)
  %tobool.not.5.i = icmp eq i32 %call.5.i, 0
  br i1 %tobool.not.5.i, label %for.cond2.5.i, label %for.cond2.4.i.do.end27_crit_edge

for.cond2.4.i.do.end27_crit_edge:                 ; preds = %for.cond2.4.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

for.cond2.5.i:                                    ; preds = %for.cond2.4.i
  %arrayidx5.6.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 6
  %call.6.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.6.i, ptr noundef nonnull %call.i, i32 noundef 6) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.6.i)
  %tobool.not.6.i = icmp eq i32 %call.6.i, 0
  br i1 %tobool.not.6.i, label %msm_kms_init.exit, label %for.cond2.5.i.do.end27_crit_edge

for.cond2.5.i.do.end27_crit_edge:                 ; preds = %for.cond2.5.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

msm_kms_init.exit:                                ; preds = %for.cond2.5.i
  %arrayidx5.7.i = getelementptr %struct.msm_kms, ptr %call.i, i32 0, i32 9, i32 7
  %call.7.i = tail call i32 @msm_atomic_init_pending_timer(ptr noundef %arrayidx5.7.i, ptr noundef nonnull %call.i, i32 noundef 7) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.7.i)
  %tobool23.not = icmp eq i32 %call.7.i, 0
  br i1 %tobool23.not, label %if.end30, label %msm_kms_init.exit.do.end27_crit_edge

msm_kms_init.exit.do.end27_crit_edge:             ; preds = %msm_kms_init.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end27

do.end27:                                         ; preds = %msm_kms_init.exit.do.end27_crit_edge, %for.cond2.5.i.do.end27_crit_edge, %for.cond2.4.i.do.end27_crit_edge, %for.cond2.3.i.do.end27_crit_edge, %for.cond2.2.i.do.end27_crit_edge, %for.cond2.1.i.do.end27_crit_edge, %for.cond2.i.do.end27_crit_edge, %if.end21.do.end27_crit_edge
  %retval.0.i69 = phi i32 [ %call.7.i, %msm_kms_init.exit.do.end27_crit_edge ], [ %call.6.i, %for.cond2.5.i.do.end27_crit_edge ], [ %call.5.i, %for.cond2.4.i.do.end27_crit_edge ], [ %call.4.i, %for.cond2.3.i.do.end27_crit_edge ], [ %call.3.i, %for.cond2.2.i.do.end27_crit_edge ], [ %call.2.i, %for.cond2.1.i.do.end27_crit_edge ], [ %call.1.i, %for.cond2.i.do.end27_crit_edge ], [ %call.i66, %if.end21.do.end27_crit_edge ]
  %call29 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.171, ptr noundef nonnull @.str.164, i32 noundef 1250, i32 noundef %retval.0.i69) #20
  br label %cleanup

if.end30:                                         ; preds = %msm_kms_init.exit
  call void @__sanitizer_cov_trace_pc() #17
  %dev31 = getelementptr inbounds %struct.dpu_kms, ptr %call.i, i32 0, i32 1
  %7 = ptrtoint ptr %dev31 to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr %3, ptr %dev31, align 8
  %pdev32 = getelementptr inbounds %struct.dpu_kms, ptr %call.i, i32 0, i32 19
  %8 = ptrtoint ptr %pdev32 to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %add.ptr, ptr %pdev32, align 8
  tail call void @pm_runtime_enable(ptr noundef %dev) #15
  %rpm_enabled = getelementptr inbounds %struct.dpu_kms, ptr %call.i, i32 0, i32 20
  %9 = ptrtoint ptr %rpm_enabled to i32
  call void @__asan_store1_noabort(i32 %9)
  store i8 1, ptr %rpm_enabled, align 4
  %kms = getelementptr inbounds %struct.msm_drm_private, ptr %1, i32 0, i32 1
  %10 = ptrtoint ptr %kms to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %call.i, ptr %kms, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end30, %do.end27, %do.end18, %do.end, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call8, %do.end ], [ %call13, %do.end18 ], [ %retval.0.i69, %do.end27 ], [ 0, %if.end30 ], [ -12, %entry.cleanup_crit_edge ], [ %call4, %if.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_unbind(ptr noundef %dev, ptr nocapture noundef readnone %master, ptr nocapture noundef readnone %data) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr i8, ptr %dev, i32 164
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %mp1 = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21
  %clk_config = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21, i32 1
  %2 = ptrtoint ptr %clk_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %clk_config, align 4
  %4 = ptrtoint ptr %mp1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %mp1, align 4
  tail call void @msm_dss_put_clk(ptr noundef %3, i32 noundef %5) #15
  %6 = ptrtoint ptr %clk_config to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %clk_config, align 4
  tail call void @devm_kfree(ptr noundef %dev, ptr noundef %7) #15
  %8 = ptrtoint ptr %mp1 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %mp1, align 4
  %rpm_enabled = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 20
  %9 = ptrtoint ptr %rpm_enabled to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %rpm_enabled, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %tobool.not = icmp eq i8 %10, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @__pm_runtime_disable(ptr noundef %dev, i1 noundef zeroext true) #15
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_pm_opp_set_clkname(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @devm_pm_opp_of_add_table(ptr noundef) local_unnamed_addr #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #5

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @msm_dss_parse_clock(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @pm_runtime_enable(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__mutex_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @msm_atomic_init_pending_timer(ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_kms_hw_init(ptr noundef %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %kms, null
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.174, ptr noundef nonnull @.str.175, i32 noundef 1033) #20
  br label %cleanup237

if.end:                                           ; preds = %entry
  %dev2 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev2, align 8
  %global_state_lock.i = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 12
  tail call void @drm_modeset_lock_init(ptr noundef %global_state_lock.i) #15
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 128) #22
  %tobool.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool.not.i, label %if.end.cleanup237_crit_edge, label %if.end6

if.end.cleanup237_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup237

if.end6:                                          ; preds = %if.end
  %3 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %dev2, align 8
  %global_state.i = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 13
  tail call void @drm_atomic_private_obj_init(ptr noundef %4, ptr noundef %global_state.i, ptr noundef nonnull %call7.i.i.i, ptr noundef nonnull @dpu_kms_global_state_funcs) #15
  %bandwidth_ref = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 22
  %call.i.i = tail call zeroext i1 @__kasan_check_write(ptr noundef %bandwidth_ref, i32 noundef 4) #15
  %5 = ptrtoint ptr %bandwidth_ref to i32
  call void @__asan_store4_noabort(i32 %5)
  store volatile i32 0, ptr %bandwidth_ref, align 4
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 19
  %6 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %pdev, align 8
  %call7 = tail call ptr @msm_ioremap(ptr noundef %7, ptr noundef nonnull @.str.176, ptr noundef nonnull @.str.176) #15
  %mmio = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  %8 = ptrtoint ptr %mmio to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call7, ptr %mmio, align 4
  %cmp.i = icmp ugt ptr %call7, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then10, label %if.end19

if.then10:                                        ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #17
  %9 = ptrtoint ptr %call7 to i32
  %call17 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.178, ptr noundef nonnull @.str.175, i32 noundef 1049, i32 noundef %9) #20
  %10 = ptrtoint ptr %mmio to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr null, ptr %mmio, align 4
  br label %error

if.end19:                                         ; preds = %if.end6
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.180, ptr noundef %call7) #15
  %11 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %pdev, align 8
  %call22 = tail call ptr @msm_ioremap(ptr noundef %12, ptr noundef nonnull @.str.181, ptr noundef nonnull @.str.181) #15
  %vbif = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 5
  %13 = ptrtoint ptr %vbif to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr %call22, ptr %vbif, align 8
  %cmp.i347 = icmp ugt ptr %call22, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i347, label %if.then26, label %if.end37

if.then26:                                        ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #17
  %14 = ptrtoint ptr %call22 to i32
  %call34 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.183, ptr noundef nonnull @.str.175, i32 noundef 1058, i32 noundef %14) #20
  %15 = ptrtoint ptr %vbif to i32
  call void @__asan_store4_noabort(i32 %15)
  store ptr null, ptr %vbif, align 8
  br label %error

if.end37:                                         ; preds = %if.end19
  %16 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %pdev, align 8
  %call39 = tail call ptr @msm_ioremap_quiet(ptr noundef %17, ptr noundef nonnull @.str.185, ptr noundef nonnull @.str.185) #15
  %arrayidx41 = getelementptr %struct.dpu_kms, ptr %kms, i32 0, i32 5, i32 1
  %18 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_store4_noabort(i32 %18)
  store ptr %call39, ptr %arrayidx41, align 4
  %cmp.i348 = icmp ugt ptr %call39, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i348, label %if.then45, label %if.end37.if.end64_crit_edge

if.end37.if.end64_crit_edge:                      ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end64

if.then45:                                        ; preds = %if.end37
  %19 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_store4_noabort(i32 %19)
  store ptr null, ptr %arrayidx41, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %20 = load i32, ptr @__drm_debug, align 4
  %and.i = and i32 %20, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %do.body51, label %if.then50

if.then50:                                        ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.186) #15
  br label %if.end64

do.body51:                                        ; preds = %if.then45
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dpu_kms_hw_init.__UNIQUE_ID_ddebug698, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dpu_kms_hw_init, %if.then57)) #15
          to label %if.end64 [label %if.then57], !srcloc !1188

if.then57:                                        ; preds = %do.body51
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dpu_kms_hw_init.__UNIQUE_ID_ddebug698, ptr noundef nonnull @.str.188, ptr noundef nonnull @.str.175, i32 noundef 1065) #15
  br label %if.end64

if.end64:                                         ; preds = %if.then57, %do.body51, %if.then50, %if.end37.if.end64_crit_edge
  %21 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %pdev, align 8
  %call66 = tail call ptr @msm_ioremap_quiet(ptr noundef %22, ptr noundef nonnull @.str.189, ptr noundef nonnull @.str.189) #15
  %reg_dma = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 6
  %23 = ptrtoint ptr %reg_dma to i32
  call void @__asan_store4_noabort(i32 %23)
  store ptr %call66, ptr %reg_dma, align 8
  %cmp.i349 = icmp ugt ptr %call66, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i349, label %if.then69, label %if.end64.if.end94_crit_edge

if.end64.if.end94_crit_edge:                      ; preds = %if.end64
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end94

if.then69:                                        ; preds = %if.end64
  %24 = ptrtoint ptr %reg_dma to i32
  call void @__asan_store4_noabort(i32 %24)
  store ptr null, ptr %reg_dma, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %25 = load i32, ptr @__drm_debug, align 4
  %and.i350 = and i32 %25, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i350)
  %tobool.i351.not = icmp eq i32 %and.i350, 0
  br i1 %tobool.i351.not, label %do.body75, label %if.then73

if.then73:                                        ; preds = %if.then69
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.190) #15
  br label %if.end94

do.body75:                                        ; preds = %if.then69
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dpu_kms_hw_init.__UNIQUE_ID_ddebug699, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dpu_kms_hw_init, %if.then87)) #15
          to label %if.end94 [label %if.then87], !srcloc !1188

if.then87:                                        ; preds = %do.body75
  call void @__sanitizer_cov_trace_pc() #17
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dpu_kms_hw_init.__UNIQUE_ID_ddebug699, ptr noundef nonnull @.str.191, ptr noundef nonnull @.str.175, i32 noundef 1071) #15
  br label %if.end94

if.end94:                                         ; preds = %if.then87, %do.body75, %if.then73, %if.end64.if.end94_crit_edge
  tail call fastcc void @dpu_kms_parse_data_bus_icc_path(ptr noundef nonnull %kms)
  %26 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %pdev, align 8
  %dev97 = getelementptr inbounds %struct.platform_device, ptr %27, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev97, i32 noundef 4) #15
  %28 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %mmio, align 4
  %30 = tail call i32 asm sideeffect "ldr $0, $1", "=r,*Qo"(ptr elementtype(i32) %29) #15, !srcloc !1187
  %31 = tail call i32 @llvm.bswap.i32(i32 %30)
  %core_rev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 2
  %32 = ptrtoint ptr %core_rev to i32
  call void @__asan_store4_noabort(i32 %32)
  store i32 %31, ptr %core_rev, align 4
  %call108 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.193, ptr noundef nonnull @.str.175, i32 noundef 1080, i32 noundef %31) #20
  %33 = ptrtoint ptr %core_rev to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %core_rev, align 4
  %call110 = tail call ptr @dpu_hw_catalog_init(i32 noundef %34) #15
  %catalog = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 3
  %35 = ptrtoint ptr %catalog to i32
  call void @__asan_store4_noabort(i32 %35)
  store ptr %call110, ptr %catalog, align 8
  %tobool.not.i352 = icmp eq ptr %call110, null
  %cmp.i353 = icmp ugt ptr %call110, inttoptr (i32 -4096 to ptr)
  %spec.select.i = or i1 %tobool.not.i352, %cmp.i353
  br i1 %spec.select.i, label %if.then113, label %if.end126

if.then113:                                       ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #17
  %36 = ptrtoint ptr %call110 to i32
  %spec.store.select = select i1 %tobool.not.i352, i32 -22, i32 %36
  %call124 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.196, ptr noundef nonnull @.str.175, i32 noundef 1087, i32 noundef %spec.store.select) #20
  %37 = ptrtoint ptr %catalog to i32
  call void @__asan_store4_noabort(i32 %37)
  store ptr null, ptr %catalog, align 8
  br label %power_error

if.end126:                                        ; preds = %if.end94
  %call127 = tail call fastcc i32 @_dpu_kms_mmu_init(ptr noundef nonnull %kms)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call127)
  %tobool128.not = icmp eq i32 %call127, 0
  br i1 %tobool128.not, label %if.end135, label %do.end132

do.end132:                                        ; preds = %if.end126
  call void @__sanitizer_cov_trace_pc() #17
  %call134 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.199, ptr noundef nonnull @.str.175, i32 noundef 1098, i32 noundef %call127) #20
  br label %power_error

if.end135:                                        ; preds = %if.end126
  %rm = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 14
  %38 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %catalog, align 8
  %40 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %mmio, align 4
  %call138 = tail call i32 @dpu_rm_init(ptr noundef %rm, ptr noundef %39, ptr noundef %41) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call138)
  %tobool139.not = icmp eq i32 %call138, 0
  br i1 %tobool139.not, label %if.end146, label %do.end143

do.end143:                                        ; preds = %if.end135
  call void @__sanitizer_cov_trace_pc() #17
  %call145 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.202, ptr noundef nonnull @.str.175, i32 noundef 1104, i32 noundef %call138) #20
  br label %power_error

if.end146:                                        ; preds = %if.end135
  %rm_init = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 15
  %42 = ptrtoint ptr %rm_init to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 1, ptr %rm_init, align 4
  %43 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %mmio, align 4
  %45 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %catalog, align 8
  %call149 = tail call ptr @dpu_hw_mdptop_init(i32 noundef 1, ptr noundef %44, ptr noundef %46) #15
  %hw_mdp = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 17
  %47 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_store4_noabort(i32 %47)
  store ptr %call149, ptr %hw_mdp, align 8
  %cmp.i354 = icmp ugt ptr %call149, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i354, label %if.then152, label %for.cond.preheader

for.cond.preheader:                               ; preds = %if.end146
  %48 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %catalog, align 8
  %vbif_count373 = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %49, i32 0, i32 16
  %50 = ptrtoint ptr %vbif_count373 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load i32, ptr %vbif_count373, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %51)
  %cmp374.not = icmp eq i32 %51, 0
  br i1 %cmp374.not, label %for.cond.preheader.for.end_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.end_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

if.then152:                                       ; preds = %if.end146
  call void @__sanitizer_cov_trace_pc() #17
  %52 = ptrtoint ptr %call149 to i32
  %call159 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.205, ptr noundef nonnull @.str.175, i32 noundef 1114, i32 noundef %52) #20
  %53 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_store4_noabort(i32 %53)
  store ptr null, ptr %hw_mdp, align 8
  br label %power_error

for.cond:                                         ; preds = %for.body
  %inc = add nuw i32 %i.0375, 1
  %54 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %catalog, align 8
  %vbif_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %55, i32 0, i32 16
  %56 = ptrtoint ptr %vbif_count to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %vbif_count, align 4
  %cmp = icmp ult i32 %inc, %57
  br i1 %cmp, label %for.cond.for.body_crit_edge, label %for.cond.for.end_crit_edge

for.cond.for.end_crit_edge:                       ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.cond.for.body_crit_edge:                      ; preds = %for.cond
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.body:                                         ; preds = %for.cond.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %58 = phi ptr [ %55, %for.cond.for.body_crit_edge ], [ %49, %for.cond.preheader.for.body_crit_edge ]
  %i.0375 = phi i32 [ %inc, %for.cond.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %vbif164 = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %58, i32 0, i32 17
  %59 = ptrtoint ptr %vbif164 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %vbif164, align 4
  %id = getelementptr %struct.dpu_vbif_cfg, ptr %60, i32 %i.0375, i32 1
  %61 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %id, align 4
  %arrayidx167 = getelementptr %struct.dpu_kms, ptr %kms, i32 0, i32 5, i32 %62
  %63 = ptrtoint ptr %arrayidx167 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %arrayidx167, align 4
  %call169 = tail call ptr @dpu_hw_vbif_init(i32 noundef %62, ptr noundef %64, ptr noundef %58) #15
  %arrayidx170 = getelementptr %struct.dpu_kms, ptr %kms, i32 0, i32 16, i32 %i.0375
  %65 = ptrtoint ptr %arrayidx170 to i32
  call void @__asan_store4_noabort(i32 %65)
  store ptr %call169, ptr %arrayidx170, align 4
  %arrayidx172 = getelementptr %struct.dpu_kms, ptr %kms, i32 0, i32 16, i32 %62
  %66 = ptrtoint ptr %arrayidx172 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %arrayidx172, align 4
  %tobool.not.i355 = icmp eq ptr %67, null
  %cmp.i356 = icmp ugt ptr %67, inttoptr (i32 -4096 to ptr)
  %spec.select.i357 = or i1 %tobool.not.i355, %cmp.i356
  br i1 %spec.select.i357, label %cleanup, label %for.cond

cleanup:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %68 = ptrtoint ptr %67 to i32
  %spec.store.select241 = select i1 %tobool.not.i355, i32 -22, i32 %68
  %call187 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.208, ptr noundef nonnull @.str.175, i32 noundef 1128, i32 noundef %62, i32 noundef %spec.store.select241) #20
  %69 = ptrtoint ptr %arrayidx172 to i32
  call void @__asan_store4_noabort(i32 %69)
  store ptr null, ptr %arrayidx172, align 4
  br label %power_error

for.end:                                          ; preds = %for.cond.for.end_crit_edge, %for.cond.preheader.for.end_crit_edge
  %.lcssa = phi ptr [ %49, %for.cond.preheader.for.end_crit_edge ], [ %55, %for.cond.for.end_crit_edge ]
  %perf = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 11
  %call192 = tail call fastcc ptr @_dpu_kms_get_clk(ptr noundef %kms, ptr noundef nonnull @.str.162)
  %call193 = tail call i32 @dpu_core_perf_init(ptr noundef %perf, ptr noundef %1, ptr noundef %.lcssa, ptr noundef %call192) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call193)
  %tobool194.not = icmp eq i32 %call193, 0
  br i1 %tobool194.not, label %if.end201, label %do.end198

do.end198:                                        ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  %call200 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.211, ptr noundef nonnull @.str.175, i32 noundef 1137, i32 noundef %call193) #20
  br label %power_error

if.end201:                                        ; preds = %for.end
  %70 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %mmio, align 4
  %72 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %catalog, align 8
  %call204 = tail call ptr @dpu_hw_intr_init(ptr noundef %71, ptr noundef %73) #15
  %hw_intr = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 10
  %74 = ptrtoint ptr %hw_intr to i32
  call void @__asan_store4_noabort(i32 %74)
  store ptr %call204, ptr %hw_intr, align 8
  %tobool.not.i358 = icmp eq ptr %call204, null
  %cmp.i359 = icmp ugt ptr %call204, inttoptr (i32 -4096 to ptr)
  %spec.select.i360 = or i1 %tobool.not.i358, %cmp.i359
  br i1 %spec.select.i360, label %if.then207, label %if.end216

if.then207:                                       ; preds = %if.end201
  call void @__sanitizer_cov_trace_pc() #17
  %75 = ptrtoint ptr %call204 to i32
  %call214 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.214, ptr noundef nonnull @.str.175, i32 noundef 1144, i32 noundef %75) #20
  %76 = ptrtoint ptr %hw_intr to i32
  call void @__asan_store4_noabort(i32 %76)
  store ptr null, ptr %hw_intr, align 8
  br label %power_error

if.end216:                                        ; preds = %if.end201
  %min_width = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 23
  %77 = ptrtoint ptr %min_width to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 0, ptr %min_width, align 4
  %min_height = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 24
  %78 = ptrtoint ptr %min_height to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 0, ptr %min_height, align 4
  %79 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load ptr, ptr %catalog, align 8
  %caps = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %80, i32 0, i32 1
  %81 = ptrtoint ptr %caps to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load ptr, ptr %caps, align 4
  %83 = ptrtoint ptr %82 to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %82, align 4
  %mul = shl i32 %84, 1
  %max_width = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 25
  %85 = ptrtoint ptr %max_width to i32
  call void @__asan_store4_noabort(i32 %85)
  store i32 %mul, ptr %max_width, align 4
  %max_height = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 26
  %86 = ptrtoint ptr %max_height to i32
  call void @__asan_store4_noabort(i32 %86)
  store i32 4096, ptr %max_height, align 4
  %max_vblank_count = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 26
  %87 = ptrtoint ptr %max_vblank_count to i32
  call void @__asan_store4_noabort(i32 %87)
  store i32 -1, ptr %max_vblank_count, align 4
  %vblank_disable_immediate = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 22
  %88 = ptrtoint ptr %vblank_disable_immediate to i32
  call void @__asan_store1_noabort(i32 %88)
  store i8 1, ptr %vblank_disable_immediate, align 4
  %call221 = tail call fastcc i32 @_dpu_kms_drm_obj_init(ptr noundef %kms)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call221)
  %tobool222.not = icmp eq i32 %call221, 0
  br i1 %tobool222.not, label %if.end229, label %do.end226

do.end226:                                        ; preds = %if.end216
  call void @__sanitizer_cov_trace_pc() #17
  %call228 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.217, ptr noundef nonnull @.str.175, i32 noundef 1170, i32 noundef %call221) #20
  tail call void @dpu_core_perf_destroy(ptr noundef %perf) #15
  br label %power_error

if.end229:                                        ; preds = %if.end216
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @dpu_vbif_init_memtypes(ptr noundef %kms) #15
  %89 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load ptr, ptr %pdev, align 8
  %dev231 = getelementptr inbounds %struct.platform_device, ptr %90, i32 0, i32 3
  %call.i361 = tail call i32 @__pm_runtime_idle(ptr noundef %dev231, i32 noundef 4) #15
  br label %cleanup237

power_error:                                      ; preds = %do.end226, %if.then207, %do.end198, %cleanup, %if.then152, %do.end143, %do.end132, %if.then113
  %rc.2 = phi i32 [ %spec.store.select, %if.then113 ], [ %call127, %do.end132 ], [ %call138, %do.end143 ], [ %52, %if.then152 ], [ %spec.store.select241, %cleanup ], [ %call193, %do.end198 ], [ %75, %if.then207 ], [ %call221, %do.end226 ]
  %91 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %91)
  %92 = load ptr, ptr %pdev, align 8
  %dev235 = getelementptr inbounds %struct.platform_device, ptr %92, i32 0, i32 3
  %call.i362 = tail call i32 @__pm_runtime_idle(ptr noundef %dev235, i32 noundef 4) #15
  br label %error

error:                                            ; preds = %power_error, %if.then26, %if.then10
  %rc.3 = phi i32 [ %9, %if.then10 ], [ %14, %if.then26 ], [ %rc.2, %power_error ]
  tail call fastcc void @_dpu_kms_hw_destroy(ptr noundef %kms)
  br label %cleanup237

cleanup237:                                       ; preds = %error, %if.end229, %if.end.cleanup237_crit_edge, %do.end
  %retval.0 = phi i32 [ %rc.3, %error ], [ 0, %if.end229 ], [ -22, %do.end ], [ -12, %if.end.cleanup237_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_irq_preinstall(ptr noundef %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @dpu_core_irq_preinstall(ptr noundef %kms) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_irq_postinstall(ptr noundef readonly %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %kms, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %lor.lhs.false

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 8
  %tobool1.not = icmp eq ptr %1, null
  br i1 %tobool1.not, label %lor.lhs.false.cleanup_crit_edge, label %if.end

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false
  %dev_private = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %dev_private to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev_private, align 4
  %tobool3.not = icmp eq ptr %3, null
  br i1 %tobool3.not, label %if.end.cleanup_crit_edge, label %for.body.preheader

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.preheader:                               ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 0
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %arrayidx, align 4
  tail call void @msm_dp_irq_postinstall(ptr noundef %5) #15
  %arrayidx.1 = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 1
  %6 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx.1, align 4
  tail call void @msm_dp_irq_postinstall(ptr noundef %7) #15
  %arrayidx.2 = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 2
  %8 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx.2, align 4
  tail call void @msm_dp_irq_postinstall(ptr noundef %9) #15
  br label %cleanup

cleanup:                                          ; preds = %for.body.preheader, %if.end.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %entry.cleanup_crit_edge ], [ -22, %if.end.cleanup_crit_edge ], [ 0, %for.body.preheader ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_irq_uninstall(ptr noundef %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @dpu_core_irq_uninstall(ptr noundef %kms) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_irq(ptr noundef %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @dpu_core_irq(ptr noundef %kms) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_kms_enable_vblank(ptr nocapture noundef readnone %kms, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @dpu_crtc_vblank(ptr noundef %crtc, i1 noundef zeroext true) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_disable_vblank(ptr nocapture noundef readnone %kms, ptr noundef %crtc) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @dpu_crtc_vblank(ptr noundef %crtc, i1 noundef zeroext false) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_enable_commit(ptr nocapture noundef readonly %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 19
  %0 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev, i32 noundef 4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_disable_commit(ptr nocapture noundef readonly %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 19
  %0 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %1, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_idle(ptr noundef %dev, i32 noundef 4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i64 @dpu_kms_vsync_time(ptr nocapture noundef readnone %kms, ptr nocapture noundef readonly %crtc) #0 align 64 {
entry:
  %vsync_time = alloca i64, align 8
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %crtc, align 8
  %encoder_list = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 16
  %2 = ptrtoint ptr %encoder_list to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn21 = load ptr, ptr %encoder_list, align 4
  %cmp.not24 = icmp eq ptr %.pn21, %encoder_list
  br i1 %cmp.not24, label %entry.for.end_crit_edge, label %for.body.lr.ph

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.lr.ph:                                   ; preds = %entry
  %state = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 22
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %.pn25 = phi ptr [ %.pn21, %for.body.lr.ph ], [ %.pn, %for.inc.for.body_crit_edge ]
  %3 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %state, align 4
  %encoder_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %4, i32 0, i32 6
  %5 = ptrtoint ptr %encoder_mask to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %encoder_mask, align 4
  %index.i.i = getelementptr i8, ptr %.pn25, i32 36
  %7 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %8
  %and = and i32 %shl.i, %6
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.body.for.inc_crit_edge, label %if.else

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.else:                                          ; preds = %for.body
  %encoder.026 = getelementptr i8, ptr %.pn25, i32 -4
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %vsync_time) #15
  %9 = ptrtoint ptr %vsync_time to i32
  call void @__asan_store8_noabort(i32 %9)
  store i64 -1, ptr %vsync_time, align 8, !annotation !1171
  %call4 = call i32 @dpu_encoder_vsync_time(ptr noundef %encoder.026, ptr noundef nonnull %vsync_time) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %cmp5 = icmp eq i32 %call4, 0
  br i1 %cmp5, label %cleanup.thread, label %cleanup

cleanup.thread:                                   ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  %10 = ptrtoint ptr %vsync_time to i32
  call void @__asan_load8_noabort(i32 %10)
  %11 = load i64, ptr %vsync_time, align 8
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %vsync_time) #15
  br label %cleanup14

cleanup:                                          ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %vsync_time) #15
  br label %for.inc

for.inc:                                          ; preds = %cleanup, %for.body.for.inc_crit_edge
  %12 = ptrtoint ptr %.pn25 to i32
  call void @__asan_load4_noabort(i32 %12)
  %.pn = load ptr, ptr %.pn25, align 4
  %13 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %crtc, align 8
  %encoder_list3 = getelementptr inbounds %struct.drm_device, ptr %14, i32 0, i32 30, i32 16
  %cmp.not = icmp eq ptr %.pn, %encoder_list3
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  %call13 = call i64 @ktime_get() #15
  br label %cleanup14

cleanup14:                                        ; preds = %for.end, %cleanup.thread
  %retval.3 = phi i64 [ %call13, %for.end ], [ %11, %cleanup.thread ]
  ret i64 %retval.3
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_prepare_commit(ptr noundef readnone %kms, ptr nocapture noundef readonly %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %kms, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %for.cond.preheader

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.cond.preheader:                               ; preds = %entry
  %dev = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 4
  %num_crtc50 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 19
  %2 = ptrtoint ptr %num_crtc50 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %num_crtc50, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %3)
  %cmp51 = icmp sgt i32 %3, 0
  br i1 %cmp51, label %for.body.lr.ph, label %for.cond.preheader.cleanup_crit_edge

for.cond.preheader.cleanup_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %crtcs = getelementptr inbounds %struct.drm_atomic_state, ptr %state, i32 0, i32 4
  br label %for.body

for.body:                                         ; preds = %for.inc26.for.body_crit_edge, %for.body.lr.ph
  %i.052 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc26.for.body_crit_edge ]
  %4 = ptrtoint ptr %crtcs to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %crtcs, align 4
  %arrayidx = getelementptr %struct.__drm_crtcs_state, ptr %5, i32 %i.052
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 8
  %tobool1.not = icmp eq ptr %7, null
  br i1 %tobool1.not, label %for.body.for.inc26_crit_edge, label %land.lhs.true

for.body.for.inc26_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc26

land.lhs.true:                                    ; preds = %for.body
  %8 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %7, align 8
  %encoder_list = getelementptr inbounds %struct.drm_device, ptr %9, i32 0, i32 30, i32 16
  %10 = ptrtoint ptr %encoder_list to i32
  call void @__asan_load4_noabort(i32 %10)
  %.pn44 = load ptr, ptr %encoder_list, align 4
  %cmp14.not47 = icmp eq ptr %.pn44, %encoder_list
  br i1 %cmp14.not47, label %land.lhs.true.for.inc26_crit_edge, label %for.body15.lr.ph

land.lhs.true.for.inc26_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc26

for.body15.lr.ph:                                 ; preds = %land.lhs.true
  %new_state = getelementptr %struct.__drm_crtcs_state, ptr %5, i32 %i.052, i32 3
  %11 = ptrtoint ptr %new_state to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %new_state, align 4
  %encoder_mask = getelementptr inbounds %struct.drm_crtc_state, ptr %12, i32 0, i32 6
  br label %for.body15

for.body15:                                       ; preds = %for.inc.for.body15_crit_edge, %for.body15.lr.ph
  %.pn48 = phi ptr [ %.pn44, %for.body15.lr.ph ], [ %.pn, %for.inc.for.body15_crit_edge ]
  %13 = ptrtoint ptr %encoder_mask to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %encoder_mask, align 4
  %index.i.i = getelementptr i8, ptr %.pn48, i32 36
  %15 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %16
  %and = and i32 %shl.i, %14
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool16.not = icmp eq i32 %and, 0
  br i1 %tobool16.not, label %for.body15.for.inc_crit_edge, label %if.else18

for.body15.for.inc_crit_edge:                     ; preds = %for.body15
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.else18:                                        ; preds = %for.body15
  call void @__sanitizer_cov_trace_pc() #17
  %encoder.049 = getelementptr i8, ptr %.pn48, i32 -4
  tail call void @dpu_encoder_prepare_commit(ptr noundef %encoder.049) #15
  br label %for.inc

for.inc:                                          ; preds = %if.else18, %for.body15.for.inc_crit_edge
  %17 = ptrtoint ptr %.pn48 to i32
  call void @__asan_load4_noabort(i32 %17)
  %.pn = load ptr, ptr %.pn48, align 4
  %18 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %7, align 8
  %encoder_list13 = getelementptr inbounds %struct.drm_device, ptr %19, i32 0, i32 30, i32 16
  %cmp14.not = icmp eq ptr %.pn, %encoder_list13
  br i1 %cmp14.not, label %for.inc.for.inc26_crit_edge, label %for.inc.for.body15_crit_edge

for.inc.for.body15_crit_edge:                     ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body15

for.inc.for.inc26_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc26

for.inc26:                                        ; preds = %for.inc.for.inc26_crit_edge, %land.lhs.true.for.inc26_crit_edge, %for.body.for.inc26_crit_edge
  %inc = add nuw nsw i32 %i.052, 1
  %20 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %dev, align 4
  %num_crtc = getelementptr inbounds %struct.drm_device, ptr %21, i32 0, i32 30, i32 19
  %22 = ptrtoint ptr %num_crtc to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %num_crtc, align 4
  %cmp = icmp slt i32 %inc, %23
  br i1 %cmp, label %for.inc26.for.body_crit_edge, label %for.inc26.cleanup_crit_edge

for.inc26.cleanup_crit_edge:                      ; preds = %for.inc26
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.inc26.for.body_crit_edge:                     ; preds = %for.inc26
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

cleanup:                                          ; preds = %for.inc26.cleanup_crit_edge, %for.cond.preheader.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_flush_commit(ptr nocapture noundef readonly %kms, i32 noundef %crtc_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 8
  %crtc_list = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 20
  %2 = ptrtoint ptr %crtc_list to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn23 = load ptr, ptr %crtc_list, align 4
  %cmp.not26 = icmp eq ptr %.pn23, %crtc_list
  br i1 %cmp.not26, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %.pn27 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn23, %entry.for.body_crit_edge ]
  %crtc.028 = getelementptr i8, ptr %.pn27, i32 -8
  %index.i.i = getelementptr i8, ptr %.pn27, i32 148
  %3 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %4
  %and = and i32 %shl.i, %crtc_mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.body.for.inc_crit_edge, label %if.else

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.else:                                          ; preds = %for.body
  %state = getelementptr i8, ptr %.pn27, i32 716
  %5 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %state, align 4
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %6, i32 0, i32 2
  %7 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %active, align 1, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool7.not = icmp eq i8 %8, 0
  br i1 %tobool7.not, label %if.else.for.inc_crit_edge, label %if.end

if.else.for.inc_crit_edge:                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.end:                                           ; preds = %if.else
  %tobool9.not = icmp eq ptr %crtc.028, null
  br i1 %tobool9.not, label %if.end.cond.end_crit_edge, label %cond.true

if.end.cond.end_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cond.end

cond.true:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %base = getelementptr i8, ptr %.pn27, i32 120
  %9 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %base, align 8
  br label %cond.end

cond.end:                                         ; preds = %cond.true, %if.end.cond.end_crit_edge
  %cond = phi i32 [ %10, %cond.true ], [ -1, %if.end.cond.end_crit_edge ]
  tail call fastcc void @trace_dpu_kms_commit(i32 noundef %cond)
  tail call void @dpu_crtc_commit_kickoff(ptr noundef %crtc.028) #15
  br label %for.inc

for.inc:                                          ; preds = %cond.end, %if.else.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %11 = ptrtoint ptr %.pn27 to i32
  call void @__asan_load4_noabort(i32 %11)
  %.pn = load ptr, ptr %.pn27, align 4
  %12 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dev, align 8
  %crtc_list6 = getelementptr inbounds %struct.drm_device, ptr %13, i32 0, i32 30, i32 20
  %cmp.not = icmp eq ptr %.pn, %crtc_list6
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_wait_flush(ptr noundef %kms, i32 noundef %crtc_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 8
  %crtc_list = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 20
  %2 = ptrtoint ptr %crtc_list to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn17 = load ptr, ptr %crtc_list, align 4
  %cmp.not20 = icmp eq ptr %.pn17, %crtc_list
  br i1 %cmp.not20, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %.pn21 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn17, %entry.for.body_crit_edge ]
  %index.i.i = getelementptr i8, ptr %.pn21, i32 148
  %3 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %4
  %and = and i32 %shl.i, %crtc_mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.body.for.inc_crit_edge, label %if.else

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.else:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %crtc.022 = getelementptr i8, ptr %.pn21, i32 -8
  tail call fastcc void @dpu_kms_wait_for_commit_done(ptr noundef %kms, ptr noundef %crtc.022)
  br label %for.inc

for.inc:                                          ; preds = %if.else, %for.body.for.inc_crit_edge
  %5 = ptrtoint ptr %.pn21 to i32
  call void @__asan_load4_noabort(i32 %5)
  %.pn = load ptr, ptr %.pn21, align 4
  %6 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dev, align 8
  %crtc_list6 = getelementptr inbounds %struct.drm_device, ptr %7, i32 0, i32 30, i32 20
  %cmp.not = icmp eq ptr %.pn, %crtc_list6
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_complete_commit(ptr nocapture noundef readonly %kms, i32 noundef %crtc_mask) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %task = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %task, align 8
  %tgid = getelementptr inbounds %struct.task_struct, ptr %3, i32 0, i32 69
  %4 = ptrtoint ptr %tgid to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %tgid, align 4
  tail call fastcc void @trace_tracing_mark_write(i32 noundef %5, i1 noundef zeroext true)
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %6 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %dev, align 8
  %crtc_list = getelementptr inbounds %struct.drm_device, ptr %7, i32 0, i32 30, i32 20
  %8 = ptrtoint ptr %crtc_list to i32
  call void @__asan_load4_noabort(i32 %8)
  %.pn20 = load ptr, ptr %crtc_list, align 4
  %cmp.not23 = icmp eq ptr %.pn20, %crtc_list
  br i1 %cmp.not23, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %.pn24 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn20, %entry.for.body_crit_edge ]
  %index.i.i = getelementptr i8, ptr %.pn24, i32 148
  %9 = ptrtoint ptr %index.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %index.i.i, align 4
  %shl.i = shl nuw i32 1, %10
  %and = and i32 %shl.i, %crtc_mask
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %for.body.for.inc_crit_edge, label %if.else

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.else:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  %crtc.025 = getelementptr i8, ptr %.pn24, i32 -8
  tail call void @dpu_crtc_complete_commit(ptr noundef %crtc.025) #15
  br label %for.inc

for.inc:                                          ; preds = %if.else, %for.body.for.inc_crit_edge
  %11 = ptrtoint ptr %.pn24 to i32
  call void @__asan_load4_noabort(i32 %11)
  %.pn = load ptr, ptr %.pn24, align 4
  %12 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %dev, align 8
  %crtc_list6 = getelementptr inbounds %struct.drm_device, ptr %13, i32 0, i32 30, i32 20
  %cmp.not = icmp eq ptr %.pn, %crtc_list6
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  %14 = ptrtoint ptr %task to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %task, align 8
  %tgid15 = getelementptr inbounds %struct.task_struct, ptr %15, i32 0, i32 69
  %16 = ptrtoint ptr %tgid15 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %tgid15, align 4
  tail call fastcc void @trace_tracing_mark_write(i32 noundef %17, i1 noundef zeroext false)
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_get_msm_format(ptr noundef, i32 noundef, i64 noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_format_check_modified_format(ptr noundef, ptr noundef, ptr noundef, ptr noundef) #2

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @dpu_kms_round_pixclk(ptr nocapture noundef readnone %kms, i32 noundef returned %rate, ptr nocapture noundef readnone %encoder) #12 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 %rate
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_destroy(ptr noundef %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %kms, null
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.174, ptr noundef nonnull @.str.260, i32 noundef 833) #20
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call fastcc void @_dpu_kms_hw_destroy(ptr noundef nonnull %kms)
  %arrayidx.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 0
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.i) #15
  %arrayidx.1.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 1
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.1.i) #15
  %arrayidx.2.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 2
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.2.i) #15
  %arrayidx.3.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 3
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.3.i) #15
  %arrayidx.4.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 4
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.4.i) #15
  %arrayidx.5.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 5
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.5.i) #15
  %arrayidx.6.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 6
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.6.i) #15
  %arrayidx.7.i = getelementptr %struct.msm_kms, ptr %kms, i32 0, i32 9, i32 7
  tail call void @msm_atomic_destroy_pending_timer(ptr noundef %arrayidx.7.i) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %do.end
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_mdp_snapshot(ptr noundef %disp_state, ptr nocapture noundef readonly %kms) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %catalog = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 3
  %0 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %catalog, align 8
  %hw_mdp = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 17
  %2 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %hw_mdp, align 8
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 19
  %4 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %5, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev, i32 noundef 4) #15
  %ctl_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 4
  %6 = ptrtoint ptr %ctl_count to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %ctl_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp139.not = icmp eq i32 %7, 0
  br i1 %cmp139.not, label %entry.for.cond4.preheader_crit_edge, label %for.body.lr.ph

entry.for.cond4.preheader_crit_edge:              ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond4.preheader

for.body.lr.ph:                                   ; preds = %entry
  %ctl = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 5
  %mmio = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body

for.cond4.preheader:                              ; preds = %for.body.for.cond4.preheader_crit_edge, %entry.for.cond4.preheader_crit_edge
  %dspp_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 21
  %8 = ptrtoint ptr %dspp_count to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %dspp_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp5141.not = icmp eq i32 %9, 0
  br i1 %cmp5141.not, label %for.cond4.preheader.for.cond17.preheader_crit_edge, label %for.body6.lr.ph

for.cond4.preheader.for.cond17.preheader_crit_edge: ; preds = %for.cond4.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond17.preheader

for.body6.lr.ph:                                  ; preds = %for.cond4.preheader
  %dspp = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 22
  %mmio9 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body6

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.lr.ph
  %i.0140 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.body.for.body_crit_edge ]
  %10 = ptrtoint ptr %ctl to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %ctl, align 4
  %len = getelementptr %struct.dpu_ctl_cfg, ptr %11, i32 %i.0140, i32 3
  %12 = ptrtoint ptr %len to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %len, align 4
  %14 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %mmio, align 4
  %base = getelementptr %struct.dpu_ctl_cfg, ptr %11, i32 %i.0140, i32 2
  %16 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %base, align 4
  %add.ptr3 = getelementptr i8, ptr %15, i32 %17
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %13, ptr noundef %add.ptr3, ptr noundef nonnull @.str.261, i32 noundef %i.0140) #15
  %inc = add nuw i32 %i.0140, 1
  %18 = ptrtoint ptr %ctl_count to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %ctl_count, align 4
  %cmp = icmp ult i32 %inc, %19
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.cond4.preheader_crit_edge

for.body.for.cond4.preheader_crit_edge:           ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond4.preheader

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.cond17.preheader:                             ; preds = %for.body6.for.cond17.preheader_crit_edge, %for.cond4.preheader.for.cond17.preheader_crit_edge
  %intf_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 14
  %20 = ptrtoint ptr %intf_count to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %intf_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %21)
  %cmp18143.not = icmp eq i32 %21, 0
  br i1 %cmp18143.not, label %for.cond17.preheader.for.cond30.preheader_crit_edge, label %for.body19.lr.ph

for.cond17.preheader.for.cond30.preheader_crit_edge: ; preds = %for.cond17.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond30.preheader

for.body19.lr.ph:                                 ; preds = %for.cond17.preheader
  %intf = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 15
  %mmio22 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body19

for.body6:                                        ; preds = %for.body6.for.body6_crit_edge, %for.body6.lr.ph
  %i.1142 = phi i32 [ 0, %for.body6.lr.ph ], [ %inc15, %for.body6.for.body6_crit_edge ]
  %22 = ptrtoint ptr %dspp to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dspp, align 4
  %len8 = getelementptr %struct.dpu_dspp_cfg, ptr %23, i32 %i.1142, i32 3
  %24 = ptrtoint ptr %len8 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %len8, align 4
  %26 = ptrtoint ptr %mmio9 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %mmio9, align 4
  %base12 = getelementptr %struct.dpu_dspp_cfg, ptr %23, i32 %i.1142, i32 2
  %28 = ptrtoint ptr %base12 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %base12, align 4
  %add.ptr13 = getelementptr i8, ptr %27, i32 %29
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %25, ptr noundef %add.ptr13, ptr noundef nonnull @.str.262, i32 noundef %i.1142) #15
  %inc15 = add nuw i32 %i.1142, 1
  %30 = ptrtoint ptr %dspp_count to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %dspp_count, align 4
  %cmp5 = icmp ult i32 %inc15, %31
  br i1 %cmp5, label %for.body6.for.body6_crit_edge, label %for.body6.for.cond17.preheader_crit_edge

for.body6.for.cond17.preheader_crit_edge:         ; preds = %for.body6
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond17.preheader

for.body6.for.body6_crit_edge:                    ; preds = %for.body6
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body6

for.cond30.preheader:                             ; preds = %for.body19.for.cond30.preheader_crit_edge, %for.cond17.preheader.for.cond30.preheader_crit_edge
  %pingpong_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 10
  %32 = ptrtoint ptr %pingpong_count to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pingpong_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %33)
  %cmp31145.not = icmp eq i32 %33, 0
  br i1 %cmp31145.not, label %for.cond30.preheader.for.cond43.preheader_crit_edge, label %for.body32.lr.ph

for.cond30.preheader.for.cond43.preheader_crit_edge: ; preds = %for.cond30.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond43.preheader

for.body32.lr.ph:                                 ; preds = %for.cond30.preheader
  %pingpong = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 11
  %mmio35 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body32

for.body19:                                       ; preds = %for.body19.for.body19_crit_edge, %for.body19.lr.ph
  %i.2144 = phi i32 [ 0, %for.body19.lr.ph ], [ %inc28, %for.body19.for.body19_crit_edge ]
  %34 = ptrtoint ptr %intf to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %intf, align 4
  %len21 = getelementptr %struct.dpu_intf_cfg, ptr %35, i32 %i.2144, i32 3
  %36 = ptrtoint ptr %len21 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %len21, align 4
  %38 = ptrtoint ptr %mmio22 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %mmio22, align 4
  %base25 = getelementptr %struct.dpu_intf_cfg, ptr %35, i32 %i.2144, i32 2
  %40 = ptrtoint ptr %base25 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %base25, align 4
  %add.ptr26 = getelementptr i8, ptr %39, i32 %41
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %37, ptr noundef %add.ptr26, ptr noundef nonnull @.str.263, i32 noundef %i.2144) #15
  %inc28 = add nuw i32 %i.2144, 1
  %42 = ptrtoint ptr %intf_count to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %intf_count, align 4
  %cmp18 = icmp ult i32 %inc28, %43
  br i1 %cmp18, label %for.body19.for.body19_crit_edge, label %for.body19.for.cond30.preheader_crit_edge

for.body19.for.cond30.preheader_crit_edge:        ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond30.preheader

for.body19.for.body19_crit_edge:                  ; preds = %for.body19
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body19

for.cond43.preheader:                             ; preds = %for.body32.for.cond43.preheader_crit_edge, %for.cond30.preheader.for.cond43.preheader_crit_edge
  %sspp_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 6
  %44 = ptrtoint ptr %sspp_count to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %sspp_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %45)
  %cmp44147.not = icmp eq i32 %45, 0
  br i1 %cmp44147.not, label %for.cond43.preheader.for.cond56.preheader_crit_edge, label %for.body45.lr.ph

for.cond43.preheader.for.cond56.preheader_crit_edge: ; preds = %for.cond43.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond56.preheader

for.body45.lr.ph:                                 ; preds = %for.cond43.preheader
  %sspp = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 7
  %mmio48 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body45

for.body32:                                       ; preds = %for.body32.for.body32_crit_edge, %for.body32.lr.ph
  %i.3146 = phi i32 [ 0, %for.body32.lr.ph ], [ %inc41, %for.body32.for.body32_crit_edge ]
  %46 = ptrtoint ptr %pingpong to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %pingpong, align 4
  %len34 = getelementptr %struct.dpu_pingpong_cfg, ptr %47, i32 %i.3146, i32 3
  %48 = ptrtoint ptr %len34 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %len34, align 4
  %50 = ptrtoint ptr %mmio35 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %mmio35, align 4
  %base38 = getelementptr %struct.dpu_pingpong_cfg, ptr %47, i32 %i.3146, i32 2
  %52 = ptrtoint ptr %base38 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %base38, align 4
  %add.ptr39 = getelementptr i8, ptr %51, i32 %53
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %49, ptr noundef %add.ptr39, ptr noundef nonnull @.str.264, i32 noundef %i.3146) #15
  %inc41 = add nuw i32 %i.3146, 1
  %54 = ptrtoint ptr %pingpong_count to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %pingpong_count, align 4
  %cmp31 = icmp ult i32 %inc41, %55
  br i1 %cmp31, label %for.body32.for.body32_crit_edge, label %for.body32.for.cond43.preheader_crit_edge

for.body32.for.cond43.preheader_crit_edge:        ; preds = %for.body32
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond43.preheader

for.body32.for.body32_crit_edge:                  ; preds = %for.body32
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body32

for.cond56.preheader:                             ; preds = %for.body45.for.cond56.preheader_crit_edge, %for.cond43.preheader.for.cond56.preheader_crit_edge
  %mixer_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 8
  %56 = ptrtoint ptr %mixer_count to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load i32, ptr %mixer_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %57)
  %cmp57149.not = icmp eq i32 %57, 0
  br i1 %cmp57149.not, label %for.cond56.preheader.for.end68_crit_edge, label %for.body58.lr.ph

for.cond56.preheader.for.end68_crit_edge:         ; preds = %for.cond56.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end68

for.body58.lr.ph:                                 ; preds = %for.cond56.preheader
  %mixer = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %1, i32 0, i32 9
  %mmio61 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  br label %for.body58

for.body45:                                       ; preds = %for.body45.for.body45_crit_edge, %for.body45.lr.ph
  %i.4148 = phi i32 [ 0, %for.body45.lr.ph ], [ %inc54, %for.body45.for.body45_crit_edge ]
  %58 = ptrtoint ptr %sspp to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %sspp, align 4
  %len47 = getelementptr %struct.dpu_sspp_cfg, ptr %59, i32 %i.4148, i32 3
  %60 = ptrtoint ptr %len47 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %len47, align 4
  %62 = ptrtoint ptr %mmio48 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %mmio48, align 4
  %base51 = getelementptr %struct.dpu_sspp_cfg, ptr %59, i32 %i.4148, i32 2
  %64 = ptrtoint ptr %base51 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %base51, align 4
  %add.ptr52 = getelementptr i8, ptr %63, i32 %65
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %61, ptr noundef %add.ptr52, ptr noundef nonnull @.str.265, i32 noundef %i.4148) #15
  %inc54 = add nuw i32 %i.4148, 1
  %66 = ptrtoint ptr %sspp_count to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %sspp_count, align 4
  %cmp44 = icmp ult i32 %inc54, %67
  br i1 %cmp44, label %for.body45.for.body45_crit_edge, label %for.body45.for.cond56.preheader_crit_edge

for.body45.for.cond56.preheader_crit_edge:        ; preds = %for.body45
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond56.preheader

for.body45.for.body45_crit_edge:                  ; preds = %for.body45
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body45

for.body58:                                       ; preds = %for.body58.for.body58_crit_edge, %for.body58.lr.ph
  %i.5150 = phi i32 [ 0, %for.body58.lr.ph ], [ %inc67, %for.body58.for.body58_crit_edge ]
  %68 = ptrtoint ptr %mixer to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %mixer, align 4
  %len60 = getelementptr %struct.dpu_lm_cfg, ptr %69, i32 %i.5150, i32 3
  %70 = ptrtoint ptr %len60 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %len60, align 4
  %72 = ptrtoint ptr %mmio61 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %mmio61, align 4
  %base64 = getelementptr %struct.dpu_lm_cfg, ptr %69, i32 %i.5150, i32 2
  %74 = ptrtoint ptr %base64 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %base64, align 4
  %add.ptr65 = getelementptr i8, ptr %73, i32 %75
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %71, ptr noundef %add.ptr65, ptr noundef nonnull @.str.266, i32 noundef %i.5150) #15
  %inc67 = add nuw i32 %i.5150, 1
  %76 = ptrtoint ptr %mixer_count to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load i32, ptr %mixer_count, align 4
  %cmp57 = icmp ult i32 %inc67, %77
  br i1 %cmp57, label %for.body58.for.body58_crit_edge, label %for.body58.for.end68_crit_edge

for.body58.for.end68_crit_edge:                   ; preds = %for.body58
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end68

for.body58.for.body58_crit_edge:                  ; preds = %for.body58
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body58

for.end68:                                        ; preds = %for.body58.for.end68_crit_edge, %for.cond56.preheader.for.end68_crit_edge
  %length = getelementptr inbounds %struct.dpu_hw_mdp, ptr %3, i32 0, i32 1, i32 2
  %78 = ptrtoint ptr %length to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %length, align 4
  %mmio69 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 4
  %80 = ptrtoint ptr %mmio69 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %mmio69, align 4
  %blk_off = getelementptr inbounds %struct.dpu_hw_mdp, ptr %3, i32 0, i32 1, i32 1
  %82 = ptrtoint ptr %blk_off to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load i32, ptr %blk_off, align 4
  %add.ptr71 = getelementptr i8, ptr %81, i32 %83
  tail call void (ptr, i32, ptr, ptr, ...) @msm_disp_snapshot_add_block(ptr noundef %disp_state, i32 noundef %79, ptr noundef %add.ptr71, ptr noundef nonnull @.str.267) #15
  %84 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %pdev, align 8
  %dev73 = getelementptr inbounds %struct.platform_device, ptr %85, i32 0, i32 3
  %call.i138 = tail call i32 @__pm_runtime_idle(ptr noundef %dev73, i32 noundef 4) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_kms_debugfs_init(ptr noundef %kms, ptr noundef %minor) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @dpu_hw_util_get_log_mask_ptr() #15
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %dev2 = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev2, align 8
  %dev_private = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 5
  %2 = ptrtoint ptr %dev_private to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev_private, align 4
  %debugfs_root = getelementptr inbounds %struct.drm_minor, ptr %minor, i32 0, i32 4
  %4 = ptrtoint ptr %debugfs_root to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %debugfs_root, align 4
  %call3 = tail call ptr @debugfs_create_dir(ptr noundef nonnull @.str.268, ptr noundef %5) #15
  tail call void @debugfs_create_x32(ptr noundef nonnull @.str.269, i16 noundef zeroext 384, ptr noundef %call3, ptr noundef nonnull %call) #15
  %call.i = tail call ptr @debugfs_create_dir(ptr noundef nonnull @.str.270, ptr noundef %call3) #15
  %call2.i = tail call ptr @debugfs_create_file(ptr noundef nonnull @.str.271, i16 noundef zeroext 384, ptr noundef %call.i, ptr noundef %kms, ptr noundef nonnull @dpu_debugfs_danger_stats_fops) #15
  %call3.i = tail call ptr @debugfs_create_file(ptr noundef nonnull @.str.272, i16 noundef zeroext 384, ptr noundef %call.i, ptr noundef %kms, ptr noundef nonnull @dpu_debugfs_safe_stats_fops) #15
  %call4.i = tail call ptr @debugfs_create_file(ptr noundef nonnull @.str.273, i16 noundef zeroext 384, ptr noundef %call.i, ptr noundef %kms, ptr noundef nonnull @dpu_plane_danger_enable) #15
  tail call void @dpu_debugfs_vbif_init(ptr noundef %kms, ptr noundef %call3) #15
  tail call void @dpu_debugfs_core_irq_init(ptr noundef %kms, ptr noundef %call3) #15
  tail call void @dpu_debugfs_sspp_init(ptr noundef %kms, ptr noundef %call3) #15
  %arrayidx = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 0
  %6 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %arrayidx, align 4
  %tobool4.not = icmp eq ptr %7, null
  br i1 %tobool4.not, label %if.end.for.inc_crit_edge, label %if.then5

if.end.for.inc_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then5:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @msm_dp_debugfs_init(ptr noundef nonnull %7, ptr noundef %minor) #15
  br label %for.inc

for.inc:                                          ; preds = %if.then5, %if.end.for.inc_crit_edge
  %arrayidx.1 = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 1
  %8 = ptrtoint ptr %arrayidx.1 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx.1, align 4
  %tobool4.not.1 = icmp eq ptr %9, null
  br i1 %tobool4.not.1, label %for.inc.for.inc.1_crit_edge, label %if.then5.1

for.inc.for.inc.1_crit_edge:                      ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.1

if.then5.1:                                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @msm_dp_debugfs_init(ptr noundef nonnull %9, ptr noundef %minor) #15
  br label %for.inc.1

for.inc.1:                                        ; preds = %if.then5.1, %for.inc.for.inc.1_crit_edge
  %arrayidx.2 = getelementptr %struct.msm_drm_private, ptr %3, i32 0, i32 6, i32 2
  %10 = ptrtoint ptr %arrayidx.2 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %arrayidx.2, align 4
  %tobool4.not.2 = icmp eq ptr %11, null
  br i1 %tobool4.not.2, label %for.inc.1.for.inc.2_crit_edge, label %if.then5.2

for.inc.1.for.inc.2_crit_edge:                    ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.2

if.then5.2:                                       ; preds = %for.inc.1
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @msm_dp_debugfs_init(ptr noundef nonnull %11, ptr noundef %minor) #15
  br label %for.inc.2

for.inc.2:                                        ; preds = %if.then5.2, %for.inc.1.for.inc.2_crit_edge
  %call9 = tail call i32 @dpu_core_perf_debugfs_init(ptr noundef %kms, ptr noundef %call3) #15
  br label %cleanup

cleanup:                                          ; preds = %for.inc.2, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %for.inc.2 ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @msm_ioremap(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_dbg(i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @msm_ioremap_quiet(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_pr_debug(ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @dpu_kms_parse_data_bus_icc_path(ptr nocapture noundef %dpu_kms) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev1 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev1, align 8
  %dev2 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev2, align 4
  %call = tail call ptr @of_icc_get(ptr noundef %3, ptr noundef nonnull @.str.219) #15
  %4 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dev2, align 4
  %call4 = tail call ptr @of_icc_get(ptr noundef %5, ptr noundef nonnull @.str.220) #15
  %tobool.not.i = icmp eq ptr %call, null
  %cmp.i = icmp ugt ptr %call, inttoptr (i32 -4096 to ptr)
  %spec.select.i = or i1 %tobool.not.i, %cmp.i
  br i1 %spec.select.i, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %path = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 23
  %6 = ptrtoint ptr %path to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr %call, ptr %path, align 4
  %num_paths = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 24
  %7 = ptrtoint ptr %num_paths to i32
  call void @__asan_store4_noabort(i32 %7)
  store i32 1, ptr %num_paths, align 4
  %tobool.not.i2 = icmp eq ptr %call4, null
  %cmp.i3 = icmp ugt ptr %call4, inttoptr (i32 -4096 to ptr)
  %spec.select.i4 = or i1 %tobool.not.i2, %cmp.i3
  br i1 %spec.select.i4, label %if.end.cleanup_crit_edge, label %if.then8

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.then8:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %arrayidx10 = getelementptr %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 23, i32 1
  %8 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_store4_noabort(i32 %8)
  store ptr %call4, ptr %arrayidx10, align 4
  %9 = ptrtoint ptr %num_paths to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 2, ptr %num_paths, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then8, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_hw_catalog_init(i32 noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @_dpu_kms_mmu_init(ptr nocapture noundef %dpu_kms) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call ptr @iommu_domain_alloc(ptr noundef nonnull @platform_bus_type) #15
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 8
  %dev1 = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 2
  %2 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev1, align 4
  %call2 = tail call ptr @msm_iommu_new(ptr noundef %3, ptr noundef nonnull %call) #15
  %cmp.i = icmp ugt ptr %call2, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %if.then4, label %if.end6

if.then4:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @iommu_domain_free(ptr noundef nonnull %call) #15
  %4 = ptrtoint ptr %call2 to i32
  br label %cleanup

if.end6:                                          ; preds = %if.end
  %call7 = tail call ptr @msm_gem_address_space_create(ptr noundef %call2, ptr noundef nonnull @.str.221, i64 noundef 4096, i64 noundef 4294963200) #15
  %cmp.i24 = icmp ugt ptr %call7, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i24, label %if.then9, label %if.end11

if.then9:                                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #17
  %5 = ptrtoint ptr %call2 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %call2, align 4
  %destroy = getelementptr inbounds %struct.msm_mmu_funcs, ptr %6, i32 0, i32 3
  %7 = ptrtoint ptr %destroy to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %destroy, align 4
  tail call void %8(ptr noundef %call2) #15
  %9 = ptrtoint ptr %call7 to i32
  br label %cleanup

if.end11:                                         ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #17
  %aspace12 = getelementptr inbounds %struct.msm_kms, ptr %dpu_kms, i32 0, i32 3
  %10 = ptrtoint ptr %aspace12 to i32
  call void @__asan_store4_noabort(i32 %10)
  store ptr %call7, ptr %aspace12, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end11, %if.then9, %if.then4, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %4, %if.then4 ], [ %9, %if.then9 ], [ 0, %if.end11 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_rm_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_hw_mdptop_init(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_hw_vbif_init(i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_core_perf_init(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_hw_intr_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @_dpu_kms_drm_obj_init(ptr nocapture noundef readonly %dpu_kms) unnamed_addr #0 align 64 {
entry:
  %info.i1.i = alloca %struct.msm_display_info, align 4
  %info.i.i = alloca %struct.msm_display_info, align 4
  %primary_planes = alloca [20 x ptr], align 4
  %cursor_planes = alloca [20 x ptr], align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %primary_planes) #15
  %0 = call ptr @memset(ptr %primary_planes, i32 255, i32 80)
  call void @llvm.lifetime.start.p0(i64 80, ptr nonnull %cursor_planes) #15
  %1 = call ptr @memset(ptr %cursor_planes, i32 0, i32 80)
  %dev1 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 1
  %2 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev1, align 8
  %dev_private = getelementptr inbounds %struct.drm_device, ptr %3, i32 0, i32 5
  %4 = ptrtoint ptr %dev_private to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %dev_private, align 4
  %catalog2 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 3
  %6 = ptrtoint ptr %catalog2 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %catalog2, align 8
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %info.i.i) #15
  %8 = call ptr @memset(ptr %info.i.i, i32 255, i32 24)
  %dsi.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 5
  %9 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %dsi.i.i, align 4
  %tobool.not.i.i = icmp eq ptr %10, null
  br i1 %tobool.not.i.i, label %lor.lhs.false.i.i, label %if.end8.i.i

lor.lhs.false.i.i:                                ; preds = %entry
  %arrayidx2.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 5, i32 1
  %11 = ptrtoint ptr %arrayidx2.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %arrayidx2.i.i, align 4
  %tobool3.not.i.i = icmp eq ptr %12, null
  br i1 %tobool3.not.i.i, label %_dpu_kms_initialize_dsi.exit.thread18.i, label %if.end.i.i

_dpu_kms_initialize_dsi.exit.thread18.i:          ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i.i) #15
  br label %if.end.i

if.end.i.i:                                       ; preds = %lor.lhs.false.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %num_encoders.i.i = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 28
  %num_of_h_tiles.i.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i.i, i32 0, i32 2
  %capabilities.i.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i.i, i32 0, i32 1
  br label %for.inc.i.i

if.end8.i.i:                                      ; preds = %entry
  %num_encoders.i46.i = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 28
  %num_of_h_tiles.i47.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i.i, i32 0, i32 2
  %capabilities.i48.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i.i, i32 0, i32 1
  %call.i.i = tail call zeroext i1 @msm_dsi_is_bonded_dsi(ptr noundef nonnull %10) #15
  br i1 %call.i.i, label %land.lhs.true.i.i, label %if.end8.i.i.if.end15.i.i_crit_edge

if.end8.i.i.if.end15.i.i_crit_edge:               ; preds = %if.end8.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end15.i.i

land.lhs.true.i.i:                                ; preds = %if.end8.i.i
  %13 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %dsi.i.i, align 4
  %call13.i.i = tail call zeroext i1 @msm_dsi_is_master_dsi(ptr noundef %14) #15
  br i1 %call13.i.i, label %land.lhs.true.i.i.if.end15.i.i_crit_edge, label %land.lhs.true.i.i.for.inc.i.i_crit_edge

land.lhs.true.i.i.for.inc.i.i_crit_edge:          ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i.i

land.lhs.true.i.i.if.end15.i.i_crit_edge:         ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end15.i.i

if.end15.i.i:                                     ; preds = %land.lhs.true.i.i.if.end15.i.i_crit_edge, %if.end8.i.i.if.end15.i.i_crit_edge
  %call16.i.i = tail call ptr @dpu_encoder_init(ptr noundef %3, i32 noundef 6) #15
  %cmp.i.i.i = icmp ugt ptr %call16.i.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i.i, label %if.end15.i.i.cleanup.i.i_crit_edge, label %if.end21.i.i

if.end15.i.i.cleanup.i.i_crit_edge:               ; preds = %if.end15.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.i.i

if.end21.i.i:                                     ; preds = %if.end15.i.i
  %15 = ptrtoint ptr %num_encoders.i46.i to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %num_encoders.i46.i, align 4
  %inc.i.i = add i32 %16, 1
  store i32 %inc.i.i, ptr %num_encoders.i46.i, align 4
  %arrayidx22.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %16
  %17 = ptrtoint ptr %arrayidx22.i.i to i32
  call void @__asan_store4_noabort(i32 %17)
  store ptr %call16.i.i, ptr %arrayidx22.i.i, align 4
  %18 = call ptr @memset(ptr %capabilities.i48.i, i32 0, i32 20)
  %encoder_type.i.i = getelementptr inbounds %struct.drm_encoder, ptr %call16.i.i, i32 0, i32 4
  %19 = ptrtoint ptr %encoder_type.i.i to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %encoder_type.i.i, align 4
  %21 = ptrtoint ptr %info.i.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %info.i.i, align 4
  %22 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %dsi.i.i, align 4
  %call25.i.i = tail call i32 @msm_dsi_modeset_init(ptr noundef %23, ptr noundef %3, ptr noundef %call16.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i.i)
  %tobool26.not.i.i = icmp eq i32 %call25.i.i, 0
  br i1 %tobool26.not.i.i, label %if.end33.i.i, label %if.end21.i.i.do.end30.i.i_crit_edge

if.end21.i.i.do.end30.i.i_crit_edge:              ; preds = %if.end21.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end30.i.i

do.end30.i.i:                                     ; preds = %if.end21.i.1.i.do.end30.i.i_crit_edge, %if.end21.i.i.do.end30.i.i_crit_edge
  %i.026.i.lcssa43.i = phi i32 [ 0, %if.end21.i.i.do.end30.i.i_crit_edge ], [ 1, %if.end21.i.1.i.do.end30.i.i_crit_edge ]
  %call25.i.lcssa.i = phi i32 [ %call25.i.i, %if.end21.i.i.do.end30.i.i_crit_edge ], [ %call25.i.1.i, %if.end21.i.1.i.do.end30.i.i_crit_edge ]
  %call32.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.234, ptr noundef nonnull @.str.232, i32 noundef 572, i32 noundef %i.026.i.lcssa43.i, i32 noundef %call25.i.lcssa.i) #20
  br label %_dpu_kms_initialize_dsi.exit.thread.i

if.end33.i.i:                                     ; preds = %if.end21.i.i
  %24 = ptrtoint ptr %num_of_h_tiles.i47.i to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %num_of_h_tiles.i47.i, align 4
  %inc34.i.i = add i32 %25, 1
  store i32 %inc34.i.i, ptr %num_of_h_tiles.i47.i, align 4
  %arrayidx35.i.i = getelementptr %struct.msm_display_info, ptr %info.i.i, i32 0, i32 3, i32 %25
  %26 = ptrtoint ptr %arrayidx35.i.i to i32
  call void @__asan_store4_noabort(i32 %26)
  store i32 0, ptr %arrayidx35.i.i, align 4
  %27 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %dsi.i.i, align 4
  %call38.i.i = tail call zeroext i1 @msm_dsi_is_cmd_mode(ptr noundef %28) #15
  %cond.i.i = select i1 %call38.i.i, i32 2, i32 1
  %29 = ptrtoint ptr %capabilities.i48.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %cond.i.i, ptr %capabilities.i48.i, align 4
  %30 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %dsi.i.i, align 4
  %call41.i.i = tail call zeroext i1 @msm_dsi_is_bonded_dsi(ptr noundef %31) #15
  br i1 %call41.i.i, label %land.lhs.true42.i.i, label %if.end33.i.i.if.end62.i.i_crit_edge

if.end33.i.i.if.end62.i.i_crit_edge:              ; preds = %if.end33.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end62.i.i

land.lhs.true42.i.i:                              ; preds = %if.end33.i.i
  %arrayidx44.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 5, i32 1
  %32 = ptrtoint ptr %arrayidx44.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %arrayidx44.i.i, align 4
  %tobool45.not.i.i = icmp eq ptr %33, null
  br i1 %tobool45.not.i.i, label %land.lhs.true42.i.i.if.end62.i.i_crit_edge, label %if.then46.i.i

land.lhs.true42.i.i.if.end62.i.i_crit_edge:       ; preds = %land.lhs.true42.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end62.i.i

if.then46.i.i:                                    ; preds = %land.lhs.true42.i.i
  %call49.i.i = tail call i32 @msm_dsi_modeset_init(ptr noundef nonnull %33, ptr noundef %3, ptr noundef %call16.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i.i)
  %tobool50.not.i.i = icmp eq i32 %call49.i.i, 0
  br i1 %tobool50.not.i.i, label %if.end57.i.i, label %if.then46.i.i.do.end54.i.i_crit_edge

if.then46.i.i.do.end54.i.i_crit_edge:             ; preds = %if.then46.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end54.i.i

do.end54.i.i:                                     ; preds = %if.then46.i.1.i.do.end54.i.i_crit_edge, %if.then46.i.i.do.end54.i.i_crit_edge
  %rem1213.i.lcssa41.i = phi i32 [ 1, %if.then46.i.i.do.end54.i.i_crit_edge ], [ 0, %if.then46.i.1.i.do.end54.i.i_crit_edge ]
  %call49.i.lcssa.i = phi i32 [ %call49.i.i, %if.then46.i.i.do.end54.i.i_crit_edge ], [ %call49.i.1.i, %if.then46.i.1.i.do.end54.i.i_crit_edge ]
  %call56.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.234, ptr noundef nonnull @.str.232, i32 noundef 585, i32 noundef %rem1213.i.lcssa41.i, i32 noundef %call49.i.lcssa.i) #20
  br label %_dpu_kms_initialize_dsi.exit.thread.i

if.end57.i.i:                                     ; preds = %if.then46.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %34 = ptrtoint ptr %num_of_h_tiles.i47.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load i32, ptr %num_of_h_tiles.i47.i, align 4
  %inc60.i.i = add i32 %35, 1
  store i32 %inc60.i.i, ptr %num_of_h_tiles.i47.i, align 4
  %arrayidx61.i.i = getelementptr %struct.msm_display_info, ptr %info.i.i, i32 0, i32 3, i32 %35
  %36 = ptrtoint ptr %arrayidx61.i.i to i32
  call void @__asan_store4_noabort(i32 %36)
  store i32 1, ptr %arrayidx61.i.i, align 4
  br label %if.end62.i.i

if.end62.i.i:                                     ; preds = %if.end57.i.i, %land.lhs.true42.i.i.if.end62.i.i_crit_edge, %if.end33.i.i.if.end62.i.i_crit_edge
  %call63.i.i = call i32 @dpu_encoder_setup(ptr noundef %3, ptr noundef %call16.i.i, ptr noundef nonnull %info.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call63.i.i)
  %tobool64.not.i.i = icmp eq i32 %call63.i.i, 0
  br i1 %tobool64.not.i.i, label %if.end62.i.i.for.inc.i.i_crit_edge, label %do.end68.i.i

if.end62.i.i.for.inc.i.i_crit_edge:               ; preds = %if.end62.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i.i

do.end68.i.i:                                     ; preds = %if.end62.i.i
  call void @__sanitizer_cov_trace_pc() #17
  %base.i.i = getelementptr inbounds %struct.drm_encoder, ptr %call16.i.i, i32 0, i32 2
  %37 = ptrtoint ptr %base.i.i to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %base.i.i, align 4
  %call70.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.239, ptr noundef nonnull @.str.232, i32 noundef 595, i32 noundef %38, i32 noundef %call63.i.i) #20
  br label %for.inc.i.i

cleanup.i.i:                                      ; preds = %if.end15.i.1.i.cleanup.i.i_crit_edge, %if.end15.i.i.cleanup.i.i_crit_edge
  %call16.i.lcssa.i = phi ptr [ %call16.i.i, %if.end15.i.i.cleanup.i.i_crit_edge ], [ %call16.i.1.i, %if.end15.i.1.i.cleanup.i.i_crit_edge ]
  %call19.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.231, ptr noundef nonnull @.str.232, i32 noundef 560) #20
  %39 = ptrtoint ptr %call16.i.lcssa.i to i32
  br label %_dpu_kms_initialize_dsi.exit.i

for.inc.i.i:                                      ; preds = %do.end68.i.i, %if.end62.i.i.for.inc.i.i_crit_edge, %land.lhs.true.i.i.for.inc.i.i_crit_edge, %if.end.i.i
  %capabilities.i56.i = phi ptr [ %capabilities.i48.i, %if.end62.i.i.for.inc.i.i_crit_edge ], [ %capabilities.i48.i, %do.end68.i.i ], [ %capabilities.i48.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %capabilities.i.i, %if.end.i.i ]
  %num_of_h_tiles.i53.i = phi ptr [ %num_of_h_tiles.i47.i, %if.end62.i.i.for.inc.i.i_crit_edge ], [ %num_of_h_tiles.i47.i, %do.end68.i.i ], [ %num_of_h_tiles.i47.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %num_of_h_tiles.i.i, %if.end.i.i ]
  %num_encoders.i51.i = phi ptr [ %num_encoders.i46.i, %if.end62.i.i.for.inc.i.i_crit_edge ], [ %num_encoders.i46.i, %do.end68.i.i ], [ %num_encoders.i46.i, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ %num_encoders.i.i, %if.end.i.i ]
  %rc.1.ph.i.i = phi i32 [ 0, %if.end62.i.i.for.inc.i.i_crit_edge ], [ %call63.i.i, %do.end68.i.i ], [ 0, %land.lhs.true.i.i.for.inc.i.i_crit_edge ], [ 0, %if.end.i.i ]
  %arrayidx5.i.1.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 5, i32 1
  %40 = ptrtoint ptr %arrayidx5.i.1.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx5.i.1.i, align 4
  %tobool6.not.i.1.i = icmp eq ptr %41, null
  br i1 %tobool6.not.i.1.i, label %for.inc.i.i._dpu_kms_initialize_dsi.exit.i_crit_edge, label %if.end8.i.1.i

for.inc.i.i._dpu_kms_initialize_dsi.exit.i_crit_edge: ; preds = %for.inc.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_dsi.exit.i

if.end8.i.1.i:                                    ; preds = %for.inc.i.i
  %call.i.1.i = call zeroext i1 @msm_dsi_is_bonded_dsi(ptr noundef nonnull %41) #15
  br i1 %call.i.1.i, label %land.lhs.true.i.1.i, label %if.end8.i.1.i.if.end15.i.1.i_crit_edge

if.end8.i.1.i.if.end15.i.1.i_crit_edge:           ; preds = %if.end8.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end15.i.1.i

land.lhs.true.i.1.i:                              ; preds = %if.end8.i.1.i
  %42 = ptrtoint ptr %arrayidx5.i.1.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %arrayidx5.i.1.i, align 4
  %call13.i.1.i = call zeroext i1 @msm_dsi_is_master_dsi(ptr noundef %43) #15
  br i1 %call13.i.1.i, label %land.lhs.true.i.1.i.if.end15.i.1.i_crit_edge, label %land.lhs.true.i.1.i._dpu_kms_initialize_dsi.exit.i_crit_edge

land.lhs.true.i.1.i._dpu_kms_initialize_dsi.exit.i_crit_edge: ; preds = %land.lhs.true.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_dsi.exit.i

land.lhs.true.i.1.i.if.end15.i.1.i_crit_edge:     ; preds = %land.lhs.true.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end15.i.1.i

if.end15.i.1.i:                                   ; preds = %land.lhs.true.i.1.i.if.end15.i.1.i_crit_edge, %if.end8.i.1.i.if.end15.i.1.i_crit_edge
  %call16.i.1.i = call ptr @dpu_encoder_init(ptr noundef %3, i32 noundef 6) #15
  %cmp.i.i.1.i = icmp ugt ptr %call16.i.1.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i.1.i, label %if.end15.i.1.i.cleanup.i.i_crit_edge, label %if.end21.i.1.i

if.end15.i.1.i.cleanup.i.i_crit_edge:             ; preds = %if.end15.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup.i.i

if.end21.i.1.i:                                   ; preds = %if.end15.i.1.i
  %44 = ptrtoint ptr %num_encoders.i51.i to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %num_encoders.i51.i, align 4
  %inc.i.1.i = add i32 %45, 1
  store i32 %inc.i.1.i, ptr %num_encoders.i51.i, align 4
  %arrayidx22.i.1.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %45
  %46 = ptrtoint ptr %arrayidx22.i.1.i to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr %call16.i.1.i, ptr %arrayidx22.i.1.i, align 4
  %47 = call ptr @memset(ptr %capabilities.i56.i, i32 0, i32 20)
  %encoder_type.i.1.i = getelementptr inbounds %struct.drm_encoder, ptr %call16.i.1.i, i32 0, i32 4
  %48 = ptrtoint ptr %encoder_type.i.1.i to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %encoder_type.i.1.i, align 4
  %50 = ptrtoint ptr %info.i.i to i32
  call void @__asan_store4_noabort(i32 %50)
  store i32 %49, ptr %info.i.i, align 4
  %51 = ptrtoint ptr %arrayidx5.i.1.i to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %arrayidx5.i.1.i, align 4
  %call25.i.1.i = call i32 @msm_dsi_modeset_init(ptr noundef %52, ptr noundef %3, ptr noundef %call16.i.1.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call25.i.1.i)
  %tobool26.not.i.1.i = icmp eq i32 %call25.i.1.i, 0
  br i1 %tobool26.not.i.1.i, label %if.end33.i.1.i, label %if.end21.i.1.i.do.end30.i.i_crit_edge

if.end21.i.1.i.do.end30.i.i_crit_edge:            ; preds = %if.end21.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end30.i.i

if.end33.i.1.i:                                   ; preds = %if.end21.i.1.i
  %53 = ptrtoint ptr %num_of_h_tiles.i53.i to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %num_of_h_tiles.i53.i, align 4
  %inc34.i.1.i = add i32 %54, 1
  store i32 %inc34.i.1.i, ptr %num_of_h_tiles.i53.i, align 4
  %arrayidx35.i.1.i = getelementptr %struct.msm_display_info, ptr %info.i.i, i32 0, i32 3, i32 %54
  %55 = ptrtoint ptr %arrayidx35.i.1.i to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 1, ptr %arrayidx35.i.1.i, align 4
  %56 = ptrtoint ptr %arrayidx5.i.1.i to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %arrayidx5.i.1.i, align 4
  %call38.i.1.i = call zeroext i1 @msm_dsi_is_cmd_mode(ptr noundef %57) #15
  %cond.i.1.i = select i1 %call38.i.1.i, i32 2, i32 1
  %58 = ptrtoint ptr %capabilities.i56.i to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %cond.i.1.i, ptr %capabilities.i56.i, align 4
  %59 = ptrtoint ptr %arrayidx5.i.1.i to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %arrayidx5.i.1.i, align 4
  %call41.i.1.i = call zeroext i1 @msm_dsi_is_bonded_dsi(ptr noundef %60) #15
  br i1 %call41.i.1.i, label %land.lhs.true42.i.1.i, label %if.end33.i.1.i.if.end62.i.1.i_crit_edge

if.end33.i.1.i.if.end62.i.1.i_crit_edge:          ; preds = %if.end33.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end62.i.1.i

land.lhs.true42.i.1.i:                            ; preds = %if.end33.i.1.i
  %61 = ptrtoint ptr %dsi.i.i to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load ptr, ptr %dsi.i.i, align 4
  %tobool45.not.i.1.i = icmp eq ptr %62, null
  br i1 %tobool45.not.i.1.i, label %land.lhs.true42.i.1.i.if.end62.i.1.i_crit_edge, label %if.then46.i.1.i

land.lhs.true42.i.1.i.if.end62.i.1.i_crit_edge:   ; preds = %land.lhs.true42.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end62.i.1.i

if.then46.i.1.i:                                  ; preds = %land.lhs.true42.i.1.i
  %call49.i.1.i = call i32 @msm_dsi_modeset_init(ptr noundef nonnull %62, ptr noundef %3, ptr noundef %call16.i.1.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call49.i.1.i)
  %tobool50.not.i.1.i = icmp eq i32 %call49.i.1.i, 0
  br i1 %tobool50.not.i.1.i, label %if.end57.i.1.i, label %if.then46.i.1.i.do.end54.i.i_crit_edge

if.then46.i.1.i.do.end54.i.i_crit_edge:           ; preds = %if.then46.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end54.i.i

if.end57.i.1.i:                                   ; preds = %if.then46.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  %63 = ptrtoint ptr %num_of_h_tiles.i53.i to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %num_of_h_tiles.i53.i, align 4
  %inc60.i.1.i = add i32 %64, 1
  store i32 %inc60.i.1.i, ptr %num_of_h_tiles.i53.i, align 4
  %arrayidx61.i.1.i = getelementptr %struct.msm_display_info, ptr %info.i.i, i32 0, i32 3, i32 %64
  %65 = ptrtoint ptr %arrayidx61.i.1.i to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 0, ptr %arrayidx61.i.1.i, align 4
  br label %if.end62.i.1.i

if.end62.i.1.i:                                   ; preds = %if.end57.i.1.i, %land.lhs.true42.i.1.i.if.end62.i.1.i_crit_edge, %if.end33.i.1.i.if.end62.i.1.i_crit_edge
  %call63.i.1.i = call i32 @dpu_encoder_setup(ptr noundef %3, ptr noundef %call16.i.1.i, ptr noundef nonnull %info.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call63.i.1.i)
  %tobool64.not.i.1.i = icmp eq i32 %call63.i.1.i, 0
  br i1 %tobool64.not.i.1.i, label %_dpu_kms_initialize_dsi.exit.thread57.i, label %_dpu_kms_initialize_dsi.exit.thread60.i

_dpu_kms_initialize_dsi.exit.thread57.i:          ; preds = %if.end62.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i.i) #15
  br label %if.end.i

_dpu_kms_initialize_dsi.exit.thread60.i:          ; preds = %if.end62.i.1.i
  call void @__sanitizer_cov_trace_pc() #17
  %base.i.1.i = getelementptr inbounds %struct.drm_encoder, ptr %call16.i.1.i, i32 0, i32 2
  %66 = ptrtoint ptr %base.i.1.i to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %base.i.1.i, align 4
  %call70.i.1.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.239, ptr noundef nonnull @.str.232, i32 noundef 595, i32 noundef %67, i32 noundef %call63.i.1.i) #20
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i.i) #15
  br label %_dpu_kms_setup_displays.exit.thread176

_dpu_kms_initialize_dsi.exit.thread.i:            ; preds = %do.end54.i.i, %do.end30.i.i
  %retval.2.i.ph.i = phi i32 [ %call25.i.lcssa.i, %do.end30.i.i ], [ %call49.i.lcssa.i, %do.end54.i.i ]
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i.i) #15
  br label %_dpu_kms_setup_displays.exit.thread176

_dpu_kms_initialize_dsi.exit.i:                   ; preds = %land.lhs.true.i.1.i._dpu_kms_initialize_dsi.exit.i_crit_edge, %for.inc.i.i._dpu_kms_initialize_dsi.exit.i_crit_edge, %cleanup.i.i
  %retval.2.i.i = phi i32 [ %39, %cleanup.i.i ], [ %rc.1.ph.i.i, %land.lhs.true.i.1.i._dpu_kms_initialize_dsi.exit.i_crit_edge ], [ %rc.1.ph.i.i, %for.inc.i.i._dpu_kms_initialize_dsi.exit.i_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %retval.2.i.i)
  %tobool.not.i = icmp eq i32 %retval.2.i.i, 0
  br i1 %tobool.not.i, label %_dpu_kms_initialize_dsi.exit.i.if.end.i_crit_edge, label %_dpu_kms_initialize_dsi.exit.i._dpu_kms_setup_displays.exit.thread176_crit_edge

_dpu_kms_initialize_dsi.exit.i._dpu_kms_setup_displays.exit.thread176_crit_edge: ; preds = %_dpu_kms_initialize_dsi.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_setup_displays.exit.thread176

_dpu_kms_initialize_dsi.exit.i.if.end.i_crit_edge: ; preds = %_dpu_kms_initialize_dsi.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end.i

_dpu_kms_setup_displays.exit.thread176:           ; preds = %_dpu_kms_initialize_dsi.exit.i._dpu_kms_setup_displays.exit.thread176_crit_edge, %_dpu_kms_initialize_dsi.exit.thread.i, %_dpu_kms_initialize_dsi.exit.thread60.i
  %retval.2.i17.i = phi i32 [ %retval.2.i.ph.i, %_dpu_kms_initialize_dsi.exit.thread.i ], [ %retval.2.i.i, %_dpu_kms_initialize_dsi.exit.i._dpu_kms_setup_displays.exit.thread176_crit_edge ], [ %call63.i.1.i, %_dpu_kms_initialize_dsi.exit.thread60.i ]
  %call1.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.226, ptr noundef nonnull @.str.227, i32 noundef 661, i32 noundef %retval.2.i17.i) #20
  br label %fail

if.end.i:                                         ; preds = %_dpu_kms_initialize_dsi.exit.i.if.end.i_crit_edge, %_dpu_kms_initialize_dsi.exit.thread57.i, %_dpu_kms_initialize_dsi.exit.thread18.i
  call void @llvm.lifetime.start.p0(i64 24, ptr nonnull %info.i1.i) #15
  %68 = call ptr @memset(ptr %info.i1.i, i32 255, i32 24)
  %num_encoders.i2.i = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 28
  %num_of_h_tiles.i3.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i1.i, i32 0, i32 2
  %h_tile_instance.i.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i1.i, i32 0, i32 3
  %capabilities.i4.i = getelementptr inbounds %struct.msm_display_info, ptr %info.i1.i, i32 0, i32 1
  %arrayidx.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 6, i32 0
  %69 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %arrayidx.i.i, align 4
  %tobool.not.i5.i = icmp eq ptr %70, null
  br i1 %tobool.not.i5.i, label %if.end.i.for.inc.i13.i_crit_edge, label %if.end.i8.i

if.end.i.for.inc.i13.i_crit_edge:                 ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i13.i

if.end.i8.i:                                      ; preds = %if.end.i
  %call.i6.i = call ptr @dpu_encoder_init(ptr noundef %3, i32 noundef 2) #15
  %cmp.i.i7.i = icmp ugt ptr %call.i6.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.i7.i, label %if.end.i8.i._dpu_kms_initialize_displayport.exit.i_crit_edge, label %if.end5.i.i

if.end.i8.i._dpu_kms_initialize_displayport.exit.i_crit_edge: ; preds = %if.end.i8.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_displayport.exit.i

if.end5.i.i:                                      ; preds = %if.end.i8.i
  %71 = call ptr @memset(ptr %info.i1.i, i32 0, i32 24)
  %72 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %arrayidx.i.i, align 4
  %call8.i.i = call i32 @msm_dp_modeset_init(ptr noundef %73, ptr noundef %3, ptr noundef %call.i6.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.i.i)
  %tobool9.not.i.i = icmp eq i32 %call8.i.i, 0
  br i1 %tobool9.not.i.i, label %if.end16.i.i, label %if.end5.i.i.do.end13.i.i_crit_edge

if.end5.i.i.do.end13.i.i_crit_edge:               ; preds = %if.end5.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end13.i.i

do.end13.i.i:                                     ; preds = %if.end5.2.i.i.do.end13.i.i_crit_edge, %if.end5.1.i.i.do.end13.i.i_crit_edge, %if.end5.i.i.do.end13.i.i_crit_edge
  %call8.lcssa.i.i = phi i32 [ %call8.i.i, %if.end5.i.i.do.end13.i.i_crit_edge ], [ %call8.1.i.i, %if.end5.1.i.i.do.end13.i.i_crit_edge ], [ %call8.2.i.i, %if.end5.2.i.i.do.end13.i.i_crit_edge ]
  %call.lcssa6.i.i = phi ptr [ %call.i6.i, %if.end5.i.i.do.end13.i.i_crit_edge ], [ %call.1.i.i, %if.end5.1.i.i.do.end13.i.i_crit_edge ], [ %call.2.i.i, %if.end5.2.i.i.do.end13.i.i_crit_edge ]
  %call15.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.243, ptr noundef nonnull @.str.241, i32 noundef 623, i32 noundef %call8.lcssa.i.i) #20
  call void @drm_encoder_cleanup(ptr noundef %call.lcssa6.i.i) #15
  br label %_dpu_kms_setup_displays.exit.thread179

if.end16.i.i:                                     ; preds = %if.end5.i.i
  %74 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load i32, ptr %num_encoders.i2.i, align 4
  %inc.i9.i = add i32 %75, 1
  store i32 %inc.i9.i, ptr %num_encoders.i2.i, align 4
  %arrayidx17.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %75
  %76 = ptrtoint ptr %arrayidx17.i.i to i32
  call void @__asan_store4_noabort(i32 %76)
  store ptr %call.i6.i, ptr %arrayidx17.i.i, align 4
  %77 = ptrtoint ptr %num_of_h_tiles.i3.i to i32
  call void @__asan_store4_noabort(i32 %77)
  store i32 1, ptr %num_of_h_tiles.i3.i, align 4
  %78 = ptrtoint ptr %h_tile_instance.i.i to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 0, ptr %h_tile_instance.i.i, align 4
  %79 = ptrtoint ptr %capabilities.i4.i to i32
  call void @__asan_store4_noabort(i32 %79)
  store i32 1, ptr %capabilities.i4.i, align 4
  %encoder_type.i10.i = getelementptr inbounds %struct.drm_encoder, ptr %call.i6.i, i32 0, i32 4
  %80 = ptrtoint ptr %encoder_type.i10.i to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load i32, ptr %encoder_type.i10.i, align 4
  %82 = ptrtoint ptr %info.i1.i to i32
  call void @__asan_store4_noabort(i32 %82)
  store i32 %81, ptr %info.i1.i, align 4
  %call19.i11.i = call i32 @dpu_encoder_setup(ptr noundef %3, ptr noundef %call.i6.i, ptr noundef nonnull %info.i1.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19.i11.i)
  %tobool20.not.i.i = icmp eq i32 %call19.i11.i, 0
  br i1 %tobool20.not.i.i, label %if.end16.i.i.for.inc.i13.i_crit_edge, label %if.end16.i.i.do.end24.i.i_crit_edge

if.end16.i.i.do.end24.i.i_crit_edge:              ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end24.i.i

if.end16.i.i.for.inc.i13.i_crit_edge:             ; preds = %if.end16.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.i13.i

do.end24.i.i:                                     ; preds = %if.end16.2.i.i.do.end24.i.i_crit_edge, %if.end16.1.i.i.do.end24.i.i_crit_edge, %if.end16.i.i.do.end24.i.i_crit_edge
  %call19.lcssa.i.i = phi i32 [ %call19.i11.i, %if.end16.i.i.do.end24.i.i_crit_edge ], [ %call19.1.i.i, %if.end16.1.i.i.do.end24.i.i_crit_edge ], [ %call19.2.i.i, %if.end16.2.i.i.do.end24.i.i_crit_edge ]
  %call.lcssa7.i.i = phi ptr [ %call.i6.i, %if.end16.i.i.do.end24.i.i_crit_edge ], [ %call.1.i.i, %if.end16.1.i.i.do.end24.i.i_crit_edge ], [ %call.2.i.i, %if.end16.2.i.i.do.end24.i.i_crit_edge ]
  %base.i12.i = getelementptr inbounds %struct.drm_encoder, ptr %call.lcssa7.i.i, i32 0, i32 2
  %83 = ptrtoint ptr %base.i12.i to i32
  call void @__asan_load4_noabort(i32 %83)
  %84 = load i32, ptr %base.i12.i, align 4
  %call26.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.239, ptr noundef nonnull @.str.241, i32 noundef 637, i32 noundef %84, i32 noundef %call19.lcssa.i.i) #20
  br label %_dpu_kms_setup_displays.exit.thread179

for.inc.i13.i:                                    ; preds = %if.end16.i.i.for.inc.i13.i_crit_edge, %if.end.i.for.inc.i13.i_crit_edge
  %arrayidx.1.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 6, i32 1
  %85 = ptrtoint ptr %arrayidx.1.i.i to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %arrayidx.1.i.i, align 4
  %tobool.not.1.i.i = icmp eq ptr %86, null
  br i1 %tobool.not.1.i.i, label %for.inc.i13.i.for.inc.1.i.i_crit_edge, label %if.end.1.i.i

for.inc.i13.i.for.inc.1.i.i_crit_edge:            ; preds = %for.inc.i13.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.1.i.i

if.end.1.i.i:                                     ; preds = %for.inc.i13.i
  %call.1.i.i = call ptr @dpu_encoder_init(ptr noundef %3, i32 noundef 2) #15
  %cmp.i.1.i.i = icmp ugt ptr %call.1.i.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.1.i.i, label %if.end.1.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge, label %if.end5.1.i.i

if.end.1.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge: ; preds = %if.end.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_displayport.exit.i

if.end5.1.i.i:                                    ; preds = %if.end.1.i.i
  %87 = call ptr @memset(ptr %info.i1.i, i32 0, i32 24)
  %88 = ptrtoint ptr %arrayidx.1.i.i to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %arrayidx.1.i.i, align 4
  %call8.1.i.i = call i32 @msm_dp_modeset_init(ptr noundef %89, ptr noundef %3, ptr noundef %call.1.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.1.i.i)
  %tobool9.not.1.i.i = icmp eq i32 %call8.1.i.i, 0
  br i1 %tobool9.not.1.i.i, label %if.end16.1.i.i, label %if.end5.1.i.i.do.end13.i.i_crit_edge

if.end5.1.i.i.do.end13.i.i_crit_edge:             ; preds = %if.end5.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end13.i.i

if.end16.1.i.i:                                   ; preds = %if.end5.1.i.i
  %90 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %num_encoders.i2.i, align 4
  %inc.1.i.i = add i32 %91, 1
  store i32 %inc.1.i.i, ptr %num_encoders.i2.i, align 4
  %arrayidx17.1.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %91
  %92 = ptrtoint ptr %arrayidx17.1.i.i to i32
  call void @__asan_store4_noabort(i32 %92)
  store ptr %call.1.i.i, ptr %arrayidx17.1.i.i, align 4
  %93 = ptrtoint ptr %num_of_h_tiles.i3.i to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 1, ptr %num_of_h_tiles.i3.i, align 4
  %94 = ptrtoint ptr %h_tile_instance.i.i to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 1, ptr %h_tile_instance.i.i, align 4
  %95 = ptrtoint ptr %capabilities.i4.i to i32
  call void @__asan_store4_noabort(i32 %95)
  store i32 1, ptr %capabilities.i4.i, align 4
  %encoder_type.1.i.i = getelementptr inbounds %struct.drm_encoder, ptr %call.1.i.i, i32 0, i32 4
  %96 = ptrtoint ptr %encoder_type.1.i.i to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load i32, ptr %encoder_type.1.i.i, align 4
  %98 = ptrtoint ptr %info.i1.i to i32
  call void @__asan_store4_noabort(i32 %98)
  store i32 %97, ptr %info.i1.i, align 4
  %call19.1.i.i = call i32 @dpu_encoder_setup(ptr noundef %3, ptr noundef %call.1.i.i, ptr noundef nonnull %info.i1.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19.1.i.i)
  %tobool20.not.1.i.i = icmp eq i32 %call19.1.i.i, 0
  br i1 %tobool20.not.1.i.i, label %if.end16.1.i.i.for.inc.1.i.i_crit_edge, label %if.end16.1.i.i.do.end24.i.i_crit_edge

if.end16.1.i.i.do.end24.i.i_crit_edge:            ; preds = %if.end16.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end24.i.i

if.end16.1.i.i.for.inc.1.i.i_crit_edge:           ; preds = %if.end16.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc.1.i.i

for.inc.1.i.i:                                    ; preds = %if.end16.1.i.i.for.inc.1.i.i_crit_edge, %for.inc.i13.i.for.inc.1.i.i_crit_edge
  %arrayidx.2.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 6, i32 2
  %99 = ptrtoint ptr %arrayidx.2.i.i to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %arrayidx.2.i.i, align 4
  %tobool.not.2.i.i = icmp eq ptr %100, null
  br i1 %tobool.not.2.i.i, label %for.inc.1.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge, label %if.end.2.i.i

for.inc.1.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge: ; preds = %for.inc.1.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_displayport.exit.thread.i

if.end.2.i.i:                                     ; preds = %for.inc.1.i.i
  %call.2.i.i = call ptr @dpu_encoder_init(ptr noundef %3, i32 noundef 2) #15
  %cmp.i.2.i.i = icmp ugt ptr %call.2.i.i, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i.2.i.i, label %if.end.2.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge, label %if.end5.2.i.i

if.end.2.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge: ; preds = %if.end.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_displayport.exit.i

if.end5.2.i.i:                                    ; preds = %if.end.2.i.i
  %101 = call ptr @memset(ptr %info.i1.i, i32 0, i32 24)
  %102 = ptrtoint ptr %arrayidx.2.i.i to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %arrayidx.2.i.i, align 4
  %call8.2.i.i = call i32 @msm_dp_modeset_init(ptr noundef %103, ptr noundef %3, ptr noundef %call.2.i.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8.2.i.i)
  %tobool9.not.2.i.i = icmp eq i32 %call8.2.i.i, 0
  br i1 %tobool9.not.2.i.i, label %if.end16.2.i.i, label %if.end5.2.i.i.do.end13.i.i_crit_edge

if.end5.2.i.i.do.end13.i.i_crit_edge:             ; preds = %if.end5.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end13.i.i

if.end16.2.i.i:                                   ; preds = %if.end5.2.i.i
  %104 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %num_encoders.i2.i, align 4
  %inc.2.i.i = add i32 %105, 1
  store i32 %inc.2.i.i, ptr %num_encoders.i2.i, align 4
  %arrayidx17.2.i.i = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %105
  %106 = ptrtoint ptr %arrayidx17.2.i.i to i32
  call void @__asan_store4_noabort(i32 %106)
  store ptr %call.2.i.i, ptr %arrayidx17.2.i.i, align 4
  %107 = ptrtoint ptr %num_of_h_tiles.i3.i to i32
  call void @__asan_store4_noabort(i32 %107)
  store i32 1, ptr %num_of_h_tiles.i3.i, align 4
  %108 = ptrtoint ptr %h_tile_instance.i.i to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 2, ptr %h_tile_instance.i.i, align 4
  %109 = ptrtoint ptr %capabilities.i4.i to i32
  call void @__asan_store4_noabort(i32 %109)
  store i32 1, ptr %capabilities.i4.i, align 4
  %encoder_type.2.i.i = getelementptr inbounds %struct.drm_encoder, ptr %call.2.i.i, i32 0, i32 4
  %110 = ptrtoint ptr %encoder_type.2.i.i to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %encoder_type.2.i.i, align 4
  %112 = ptrtoint ptr %info.i1.i to i32
  call void @__asan_store4_noabort(i32 %112)
  store i32 %111, ptr %info.i1.i, align 4
  %call19.2.i.i = call i32 @dpu_encoder_setup(ptr noundef %3, ptr noundef %call.2.i.i, ptr noundef nonnull %info.i1.i) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call19.2.i.i)
  %tobool20.not.2.i.i = icmp eq i32 %call19.2.i.i, 0
  br i1 %tobool20.not.2.i.i, label %if.end16.2.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge, label %if.end16.2.i.i.do.end24.i.i_crit_edge

if.end16.2.i.i.do.end24.i.i_crit_edge:            ; preds = %if.end16.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end24.i.i

if.end16.2.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge: ; preds = %if.end16.2.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_initialize_displayport.exit.thread.i

_dpu_kms_initialize_displayport.exit.thread.i:    ; preds = %if.end16.2.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge, %for.inc.1.i.i._dpu_kms_initialize_displayport.exit.thread.i_crit_edge
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i1.i) #15
  br label %if.end

_dpu_kms_setup_displays.exit.thread179:           ; preds = %do.end24.i.i, %do.end13.i.i
  %retval.0.i.ph.i = phi i32 [ %call19.lcssa.i.i, %do.end24.i.i ], [ %call8.lcssa.i.i, %do.end13.i.i ]
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i1.i) #15
  %call9.i181 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.229, ptr noundef nonnull @.str.227, i32 noundef 667, i32 noundef %retval.0.i.ph.i) #20
  br label %fail

_dpu_kms_initialize_displayport.exit.i:           ; preds = %if.end.2.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge, %if.end.1.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge, %if.end.i8.i._dpu_kms_initialize_displayport.exit.i_crit_edge
  %call.lcssa.i.i = phi ptr [ %call.i6.i, %if.end.i8.i._dpu_kms_initialize_displayport.exit.i_crit_edge ], [ %call.1.i.i, %if.end.1.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge ], [ %call.2.i.i, %if.end.2.i.i._dpu_kms_initialize_displayport.exit.i_crit_edge ]
  %call3.i.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.231, ptr noundef nonnull @.str.241, i32 noundef 616) #20
  call void @llvm.lifetime.end.p0(i64 24, ptr nonnull %info.i1.i) #15
  %tobool3.not.i = icmp eq ptr %call.lcssa.i.i, null
  br i1 %tobool3.not.i, label %_dpu_kms_initialize_displayport.exit.i.if.end_crit_edge, label %_dpu_kms_setup_displays.exit

_dpu_kms_initialize_displayport.exit.i.if.end_crit_edge: ; preds = %_dpu_kms_initialize_displayport.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

_dpu_kms_setup_displays.exit:                     ; preds = %_dpu_kms_initialize_displayport.exit.i
  call void @__sanitizer_cov_trace_pc() #17
  %113 = ptrtoint ptr %call.lcssa.i.i to i32
  %call9.i = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.229, ptr noundef nonnull @.str.227, i32 noundef 667, i32 noundef %113) #20
  br label %fail

if.end:                                           ; preds = %_dpu_kms_initialize_displayport.exit.i.if.end_crit_edge, %_dpu_kms_initialize_displayport.exit.thread.i
  %mixer_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %7, i32 0, i32 8
  %114 = ptrtoint ptr %mixer_count to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load i32, ptr %mixer_count, align 4
  %116 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %num_encoders.i2.i, align 4
  %118 = call i32 @llvm.umin.i32(i32 %115, i32 %117)
  %sspp_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %7, i32 0, i32 6
  %119 = ptrtoint ptr %sspp_count to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %sspp_count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %120)
  %cmp3193.not = icmp eq i32 %120, 0
  br i1 %cmp3193.not, label %if.end.for.end_crit_edge, label %for.body.lr.ph

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.lr.ph:                                   ; preds = %if.end
  %sspp = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %7, i32 0, i32 7
  %notmask167 = shl nsw i32 -1, %118
  %sub = xor i32 %notmask167, -1
  %num_planes = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 23
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0196 = phi i32 [ 0, %for.body.lr.ph ], [ %inc64, %for.inc.for.body_crit_edge ]
  %cursor_planes_idx.0195 = phi i32 [ 0, %for.body.lr.ph ], [ %cursor_planes_idx.2.ph, %for.inc.for.body_crit_edge ]
  %primary_planes_idx.0194 = phi i32 [ 0, %for.body.lr.ph ], [ %primary_planes_idx.2.ph, %for.inc.for.body_crit_edge ]
  %121 = ptrtoint ptr %sspp to i32
  call void @__asan_load4_noabort(i32 %121)
  %122 = load ptr, ptr %sspp, align 4
  %features = getelementptr %struct.dpu_sspp_cfg, ptr %122, i32 %i.0196, i32 4
  %123 = ptrtoint ptr %features to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load i32, ptr %features, align 4
  %and = and i32 %124, 512
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool4.not = icmp ne i32 %and, 0
  call void @__sanitizer_cov_trace_cmp4(i32 %cursor_planes_idx.0195, i32 %118)
  %cmp5 = icmp slt i32 %cursor_planes_idx.0195, %118
  %or.cond = select i1 %tobool4.not, i1 %cmp5, i1 false
  br i1 %or.cond, label %for.body.do.body_crit_edge, label %if.else

for.body.do.body_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body

if.else:                                          ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  call void @__sanitizer_cov_trace_cmp4(i32 %primary_planes_idx.0194, i32 %118)
  %cmp7 = icmp slt i32 %primary_planes_idx.0194, %118
  %.169 = zext i1 %cmp7 to i32
  br label %do.body

do.body:                                          ; preds = %if.else, %for.body.do.body_crit_edge
  %cmp58 = phi i1 [ false, %for.body.do.body_crit_edge ], [ %cmp7, %if.else ]
  %type.0 = phi i32 [ 2, %for.body.do.body_crit_edge ], [ %.169, %if.else ]
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %125 = load i32, ptr @__drm_debug, align 4
  %and.i = and i32 %125, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %do.body22, label %if.then13

if.then13:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.222, i32 noundef %type.0, i32 noundef %124, i32 noundef %and) #15
  br label %do.end39

do.body22:                                        ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_kms_drm_obj_init.__UNIQUE_ID_ddebug695, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_kms_drm_obj_init, %if.then28)) #15
          to label %do.end39 [label %if.then28], !srcloc !1188

if.then28:                                        ; preds = %do.body22
  call void @__sanitizer_cov_trace_pc() #17
  %126 = ptrtoint ptr %sspp to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %sspp, align 4
  %features31 = getelementptr %struct.dpu_sspp_cfg, ptr %127, i32 %i.0196, i32 4
  %128 = ptrtoint ptr %features31 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load i32, ptr %features31, align 4
  %and35 = and i32 %129, 512
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_kms_drm_obj_init.__UNIQUE_ID_ddebug695, ptr noundef nonnull @.str.224, ptr noundef nonnull @.str.223, i32 noundef 738, i32 noundef %type.0, i32 noundef %129, i32 noundef %and35) #15
  br label %do.end39

do.end39:                                         ; preds = %if.then28, %do.body22, %if.then13
  %130 = ptrtoint ptr %sspp to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %sspp, align 4
  %id = getelementptr %struct.dpu_sspp_cfg, ptr %131, i32 %i.0196, i32 1
  %132 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load i32, ptr %id, align 4
  %call42 = call ptr @dpu_plane_init(ptr noundef %3, i32 noundef %133, i32 noundef %type.0, i32 noundef %sub, i32 noundef 0) #15
  %cmp.i = icmp ugt ptr %call42, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i, label %cleanup, label %if.end51

if.end51:                                         ; preds = %do.end39
  %134 = ptrtoint ptr %num_planes to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load i32, ptr %num_planes, align 4
  %inc = add i32 %135, 1
  store i32 %inc, ptr %num_planes, align 4
  %arrayidx52 = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 24, i32 %135
  %136 = ptrtoint ptr %arrayidx52 to i32
  call void @__asan_store4_noabort(i32 %136)
  store ptr %call42, ptr %arrayidx52, align 4
  br i1 %or.cond, label %if.then54, label %if.else57

if.then54:                                        ; preds = %if.end51
  call void @__sanitizer_cov_trace_pc() #17
  %inc55 = add nsw i32 %cursor_planes_idx.0195, 1
  %arrayidx56 = getelementptr [20 x ptr], ptr %cursor_planes, i32 0, i32 %cursor_planes_idx.0195
  br label %for.inc.sink.split

if.else57:                                        ; preds = %if.end51
  br i1 %cmp58, label %if.then59, label %if.else57.for.inc_crit_edge

if.else57.for.inc_crit_edge:                      ; preds = %if.else57
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

if.then59:                                        ; preds = %if.else57
  call void @__sanitizer_cov_trace_pc() #17
  %inc60 = add i32 %primary_planes_idx.0194, 1
  %arrayidx61 = getelementptr [20 x ptr], ptr %primary_planes, i32 0, i32 %primary_planes_idx.0194
  br label %for.inc.sink.split

cleanup:                                          ; preds = %do.end39
  call void @__sanitizer_cov_trace_pc() #17
  %call49 = call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.225, ptr noundef nonnull @.str.223, i32 noundef 743) #20
  %137 = ptrtoint ptr %call42 to i32
  br label %fail

for.inc.sink.split:                               ; preds = %if.then59, %if.then54
  %arrayidx61.sink = phi ptr [ %arrayidx61, %if.then59 ], [ %arrayidx56, %if.then54 ]
  %primary_planes_idx.2.ph.ph = phi i32 [ %inc60, %if.then59 ], [ %primary_planes_idx.0194, %if.then54 ]
  %cursor_planes_idx.2.ph.ph = phi i32 [ %cursor_planes_idx.0195, %if.then59 ], [ %inc55, %if.then54 ]
  %138 = ptrtoint ptr %arrayidx61.sink to i32
  call void @__asan_store4_noabort(i32 %138)
  store ptr %call42, ptr %arrayidx61.sink, align 4
  br label %for.inc

for.inc:                                          ; preds = %for.inc.sink.split, %if.else57.for.inc_crit_edge
  %primary_planes_idx.2.ph = phi i32 [ %primary_planes_idx.0194, %if.else57.for.inc_crit_edge ], [ %primary_planes_idx.2.ph.ph, %for.inc.sink.split ]
  %cursor_planes_idx.2.ph = phi i32 [ %cursor_planes_idx.0195, %if.else57.for.inc_crit_edge ], [ %cursor_planes_idx.2.ph.ph, %for.inc.sink.split ]
  %inc64 = add nuw i32 %i.0196, 1
  %139 = ptrtoint ptr %sspp_count to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %sspp_count, align 4
  %cmp3 = icmp ult i32 %inc64, %140
  br i1 %cmp3, label %for.inc.for.body_crit_edge, label %for.inc.for.end_crit_edge

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %if.end.for.end_crit_edge
  %primary_planes_idx.0.lcssa = phi i32 [ 0, %if.end.for.end_crit_edge ], [ %primary_planes_idx.2.ph, %for.inc.for.end_crit_edge ]
  %141 = call i32 @llvm.smin.i32(i32 %118, i32 %primary_planes_idx.0.lcssa)
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %141)
  %cmp72198 = icmp sgt i32 %141, 0
  br i1 %cmp72198, label %for.body73.lr.ph, label %for.end.for.cond86.preheader_crit_edge

for.end.for.cond86.preheader_crit_edge:           ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond86.preheader

for.body73.lr.ph:                                 ; preds = %for.end
  %num_crtcs = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 25
  br label %for.body73

for.cond86.preheader:                             ; preds = %if.end80.for.cond86.preheader_crit_edge, %for.end.for.cond86.preheader_crit_edge
  %142 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load i32, ptr %num_encoders.i2.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %143)
  %cmp88200.not = icmp eq i32 %143, 0
  br i1 %cmp88200.not, label %for.cond86.preheader.cleanup97_crit_edge, label %for.body89.lr.ph

for.cond86.preheader.cleanup97_crit_edge:         ; preds = %for.cond86.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup97

for.body89.lr.ph:                                 ; preds = %for.cond86.preheader
  %num_crtcs90 = getelementptr inbounds %struct.msm_drm_private, ptr %5, i32 0, i32 25
  br label %for.body89

for.body73:                                       ; preds = %if.end80.for.body73_crit_edge, %for.body73.lr.ph
  %i.1199 = phi i32 [ 0, %for.body73.lr.ph ], [ %inc84, %if.end80.for.body73_crit_edge ]
  %arrayidx74 = getelementptr [20 x ptr], ptr %primary_planes, i32 0, i32 %i.1199
  %144 = ptrtoint ptr %arrayidx74 to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %arrayidx74, align 4
  %arrayidx75 = getelementptr [20 x ptr], ptr %cursor_planes, i32 0, i32 %i.1199
  %146 = ptrtoint ptr %arrayidx75 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %arrayidx75, align 4
  %call76 = call ptr @dpu_crtc_init(ptr noundef %3, ptr noundef %145, ptr noundef %147) #15
  %cmp.i172 = icmp ugt ptr %call76, inttoptr (i32 -4096 to ptr)
  br i1 %cmp.i172, label %if.then78, label %if.end80

if.then78:                                        ; preds = %for.body73
  call void @__sanitizer_cov_trace_pc() #17
  %148 = ptrtoint ptr %call76 to i32
  br label %fail

if.end80:                                         ; preds = %for.body73
  %149 = ptrtoint ptr %num_crtcs to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %num_crtcs, align 8
  %inc81 = add i32 %150, 1
  store i32 %inc81, ptr %num_crtcs, align 8
  %arrayidx82 = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 26, i32 %150
  %151 = ptrtoint ptr %arrayidx82 to i32
  call void @__asan_store4_noabort(i32 %151)
  store ptr %call76, ptr %arrayidx82, align 4
  %inc84 = add nuw nsw i32 %i.1199, 1
  %exitcond.not = icmp eq i32 %inc84, %141
  br i1 %exitcond.not, label %if.end80.for.cond86.preheader_crit_edge, label %if.end80.for.body73_crit_edge

if.end80.for.body73_crit_edge:                    ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body73

if.end80.for.cond86.preheader_crit_edge:          ; preds = %if.end80
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.cond86.preheader

for.body89:                                       ; preds = %for.body89.for.body89_crit_edge, %for.body89.lr.ph
  %i.2201 = phi i32 [ 0, %for.body89.lr.ph ], [ %inc95, %for.body89.for.body89_crit_edge ]
  %152 = ptrtoint ptr %num_crtcs90 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %num_crtcs90, align 8
  %notmask = shl nsw i32 -1, %153
  %sub92 = xor i32 %notmask, -1
  %arrayidx93 = getelementptr %struct.msm_drm_private, ptr %5, i32 0, i32 29, i32 %i.2201
  %154 = ptrtoint ptr %arrayidx93 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %arrayidx93, align 4
  %possible_crtcs = getelementptr inbounds %struct.drm_encoder, ptr %155, i32 0, i32 6
  %156 = ptrtoint ptr %possible_crtcs to i32
  call void @__asan_store4_noabort(i32 %156)
  store i32 %sub92, ptr %possible_crtcs, align 4
  %inc95 = add nuw i32 %i.2201, 1
  %157 = ptrtoint ptr %num_encoders.i2.i to i32
  call void @__asan_load4_noabort(i32 %157)
  %158 = load i32, ptr %num_encoders.i2.i, align 4
  %cmp88 = icmp ult i32 %inc95, %158
  br i1 %cmp88, label %for.body89.for.body89_crit_edge, label %for.body89.cleanup97_crit_edge

for.body89.cleanup97_crit_edge:                   ; preds = %for.body89
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup97

for.body89.for.body89_crit_edge:                  ; preds = %for.body89
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body89

fail:                                             ; preds = %if.then78, %cleanup, %_dpu_kms_setup_displays.exit, %_dpu_kms_setup_displays.exit.thread179, %_dpu_kms_setup_displays.exit.thread176
  %ret.2 = phi i32 [ %113, %_dpu_kms_setup_displays.exit ], [ %137, %cleanup ], [ %148, %if.then78 ], [ %retval.2.i17.i, %_dpu_kms_setup_displays.exit.thread176 ], [ %retval.0.i.ph.i, %_dpu_kms_setup_displays.exit.thread179 ]
  %159 = ptrtoint ptr %dev1 to i32
  call void @__asan_load4_noabort(i32 %159)
  %160 = load ptr, ptr %dev1, align 8
  %dev_private.i = getelementptr inbounds %struct.drm_device, ptr %160, i32 0, i32 5
  %161 = ptrtoint ptr %dev_private.i to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load ptr, ptr %dev_private.i, align 4
  %num_crtcs.i = getelementptr inbounds %struct.msm_drm_private, ptr %162, i32 0, i32 25
  %163 = ptrtoint ptr %num_crtcs.i to i32
  call void @__asan_load4_noabort(i32 %163)
  %164 = load i32, ptr %num_crtcs.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %164)
  %cmp70.not.i = icmp eq i32 %164, 0
  br i1 %cmp70.not.i, label %fail.for.end.i_crit_edge, label %fail.for.body.i_crit_edge

fail.for.body.i_crit_edge:                        ; preds = %fail
  br label %for.body.i

fail.for.end.i_crit_edge:                         ; preds = %fail
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i

for.body.i:                                       ; preds = %for.body.i.for.body.i_crit_edge, %fail.for.body.i_crit_edge
  %i.071.i = phi i32 [ %inc.i, %for.body.i.for.body.i_crit_edge ], [ 0, %fail.for.body.i_crit_edge ]
  %arrayidx.i = getelementptr %struct.msm_drm_private, ptr %162, i32 0, i32 26, i32 %i.071.i
  %165 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %165)
  %166 = load ptr, ptr %arrayidx.i, align 4
  %funcs.i = getelementptr inbounds %struct.drm_crtc, ptr %166, i32 0, i32 16
  %167 = ptrtoint ptr %funcs.i to i32
  call void @__asan_load4_noabort(i32 %167)
  %168 = load ptr, ptr %funcs.i, align 4
  %destroy.i = getelementptr inbounds %struct.drm_crtc_funcs, ptr %168, i32 0, i32 5
  %169 = ptrtoint ptr %destroy.i to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load ptr, ptr %destroy.i, align 4
  call void %170(ptr noundef %166) #15
  %inc.i = add nuw i32 %i.071.i, 1
  %171 = ptrtoint ptr %num_crtcs.i to i32
  call void @__asan_load4_noabort(i32 %171)
  %172 = load i32, ptr %num_crtcs.i, align 8
  %cmp.i173 = icmp ult i32 %inc.i, %172
  br i1 %cmp.i173, label %for.body.i.for.body.i_crit_edge, label %for.body.i.for.end.i_crit_edge

for.body.i.for.end.i_crit_edge:                   ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end.i

for.body.i.for.body.i_crit_edge:                  ; preds = %for.body.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.i

for.end.i:                                        ; preds = %for.body.i.for.end.i_crit_edge, %fail.for.end.i_crit_edge
  %173 = ptrtoint ptr %num_crtcs.i to i32
  call void @__asan_store4_noabort(i32 %173)
  store i32 0, ptr %num_crtcs.i, align 8
  %num_planes.i = getelementptr inbounds %struct.msm_drm_private, ptr %162, i32 0, i32 23
  %174 = ptrtoint ptr %num_planes.i to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %num_planes.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %175)
  %cmp572.not.i = icmp eq i32 %175, 0
  br i1 %cmp572.not.i, label %for.end.i.for.end14.i_crit_edge, label %for.end.i.for.body6.i_crit_edge

for.end.i.for.body6.i_crit_edge:                  ; preds = %for.end.i
  br label %for.body6.i

for.end.i.for.end14.i_crit_edge:                  ; preds = %for.end.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end14.i

for.body6.i:                                      ; preds = %for.body6.i.for.body6.i_crit_edge, %for.end.i.for.body6.i_crit_edge
  %i.173.i = phi i32 [ %inc13.i, %for.body6.i.for.body6.i_crit_edge ], [ 0, %for.end.i.for.body6.i_crit_edge ]
  %arrayidx7.i = getelementptr %struct.msm_drm_private, ptr %162, i32 0, i32 24, i32 %i.173.i
  %176 = ptrtoint ptr %arrayidx7.i to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %arrayidx7.i, align 4
  %funcs8.i = getelementptr inbounds %struct.drm_plane, ptr %177, i32 0, i32 14
  %178 = ptrtoint ptr %funcs8.i to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %funcs8.i, align 4
  %destroy9.i = getelementptr inbounds %struct.drm_plane_funcs, ptr %179, i32 0, i32 2
  %180 = ptrtoint ptr %destroy9.i to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %destroy9.i, align 4
  call void %181(ptr noundef %177) #15
  %inc13.i = add nuw i32 %i.173.i, 1
  %182 = ptrtoint ptr %num_planes.i to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load i32, ptr %num_planes.i, align 4
  %cmp5.i = icmp ult i32 %inc13.i, %183
  br i1 %cmp5.i, label %for.body6.i.for.body6.i_crit_edge, label %for.body6.i.for.end14.i_crit_edge

for.body6.i.for.end14.i_crit_edge:                ; preds = %for.body6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end14.i

for.body6.i.for.body6.i_crit_edge:                ; preds = %for.body6.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body6.i

for.end14.i:                                      ; preds = %for.body6.i.for.end14.i_crit_edge, %for.end.i.for.end14.i_crit_edge
  %184 = ptrtoint ptr %num_planes.i to i32
  call void @__asan_store4_noabort(i32 %184)
  store i32 0, ptr %num_planes.i, align 4
  %num_connectors.i = getelementptr inbounds %struct.msm_drm_private, ptr %162, i32 0, i32 32
  %185 = ptrtoint ptr %num_connectors.i to i32
  call void @__asan_load4_noabort(i32 %185)
  %186 = load i32, ptr %num_connectors.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %186)
  %cmp1774.not.i = icmp eq i32 %186, 0
  br i1 %cmp1774.not.i, label %for.end14.i.for.end26.i_crit_edge, label %for.end14.i.for.body18.i_crit_edge

for.end14.i.for.body18.i_crit_edge:               ; preds = %for.end14.i
  br label %for.body18.i

for.end14.i.for.end26.i_crit_edge:                ; preds = %for.end14.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end26.i

for.body18.i:                                     ; preds = %for.body18.i.for.body18.i_crit_edge, %for.end14.i.for.body18.i_crit_edge
  %i.275.i = phi i32 [ %inc25.i, %for.body18.i.for.body18.i_crit_edge ], [ 0, %for.end14.i.for.body18.i_crit_edge ]
  %arrayidx19.i = getelementptr %struct.msm_drm_private, ptr %162, i32 0, i32 33, i32 %i.275.i
  %187 = ptrtoint ptr %arrayidx19.i to i32
  call void @__asan_load4_noabort(i32 %187)
  %188 = load ptr, ptr %arrayidx19.i, align 4
  %funcs20.i = getelementptr inbounds %struct.drm_connector, ptr %188, i32 0, i32 21
  %189 = ptrtoint ptr %funcs20.i to i32
  call void @__asan_load4_noabort(i32 %189)
  %190 = load ptr, ptr %funcs20.i, align 8
  %destroy21.i = getelementptr inbounds %struct.drm_connector_funcs, ptr %190, i32 0, i32 8
  %191 = ptrtoint ptr %destroy21.i to i32
  call void @__asan_load4_noabort(i32 %191)
  %192 = load ptr, ptr %destroy21.i, align 4
  call void %192(ptr noundef %188) #15
  %inc25.i = add nuw i32 %i.275.i, 1
  %193 = ptrtoint ptr %num_connectors.i to i32
  call void @__asan_load4_noabort(i32 %193)
  %194 = load i32, ptr %num_connectors.i, align 4
  %cmp17.i = icmp ult i32 %inc25.i, %194
  br i1 %cmp17.i, label %for.body18.i.for.body18.i_crit_edge, label %for.body18.i.for.end26.i_crit_edge

for.body18.i.for.end26.i_crit_edge:               ; preds = %for.body18.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end26.i

for.body18.i.for.body18.i_crit_edge:              ; preds = %for.body18.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body18.i

for.end26.i:                                      ; preds = %for.body18.i.for.end26.i_crit_edge, %for.end14.i.for.end26.i_crit_edge
  %195 = ptrtoint ptr %num_connectors.i to i32
  call void @__asan_store4_noabort(i32 %195)
  store i32 0, ptr %num_connectors.i, align 4
  %num_encoders.i = getelementptr inbounds %struct.msm_drm_private, ptr %162, i32 0, i32 28
  %196 = ptrtoint ptr %num_encoders.i to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load i32, ptr %num_encoders.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %197)
  %cmp2976.not.i = icmp eq i32 %197, 0
  br i1 %cmp2976.not.i, label %for.end26.i._dpu_kms_drm_obj_destroy.exit_crit_edge, label %for.end26.i.for.body30.i_crit_edge

for.end26.i.for.body30.i_crit_edge:               ; preds = %for.end26.i
  br label %for.body30.i

for.end26.i._dpu_kms_drm_obj_destroy.exit_crit_edge: ; preds = %for.end26.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_drm_obj_destroy.exit

for.body30.i:                                     ; preds = %for.body30.i.for.body30.i_crit_edge, %for.end26.i.for.body30.i_crit_edge
  %i.377.i = phi i32 [ %inc37.i, %for.body30.i.for.body30.i_crit_edge ], [ 0, %for.end26.i.for.body30.i_crit_edge ]
  %arrayidx31.i = getelementptr %struct.msm_drm_private, ptr %162, i32 0, i32 29, i32 %i.377.i
  %198 = ptrtoint ptr %arrayidx31.i to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %arrayidx31.i, align 4
  %funcs32.i = getelementptr inbounds %struct.drm_encoder, ptr %199, i32 0, i32 10
  %200 = ptrtoint ptr %funcs32.i to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %funcs32.i, align 4
  %destroy33.i = getelementptr inbounds %struct.drm_encoder_funcs, ptr %201, i32 0, i32 1
  %202 = ptrtoint ptr %destroy33.i to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %destroy33.i, align 4
  call void %203(ptr noundef %199) #15
  %inc37.i = add nuw i32 %i.377.i, 1
  %204 = ptrtoint ptr %num_encoders.i to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load i32, ptr %num_encoders.i, align 4
  %cmp29.i = icmp ult i32 %inc37.i, %205
  br i1 %cmp29.i, label %for.body30.i.for.body30.i_crit_edge, label %for.body30.i._dpu_kms_drm_obj_destroy.exit_crit_edge

for.body30.i._dpu_kms_drm_obj_destroy.exit_crit_edge: ; preds = %for.body30.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_drm_obj_destroy.exit

for.body30.i.for.body30.i_crit_edge:              ; preds = %for.body30.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body30.i

_dpu_kms_drm_obj_destroy.exit:                    ; preds = %for.body30.i._dpu_kms_drm_obj_destroy.exit_crit_edge, %for.end26.i._dpu_kms_drm_obj_destroy.exit_crit_edge
  %206 = ptrtoint ptr %num_encoders.i to i32
  call void @__asan_store4_noabort(i32 %206)
  store i32 0, ptr %num_encoders.i, align 4
  br label %cleanup97

cleanup97:                                        ; preds = %_dpu_kms_drm_obj_destroy.exit, %for.body89.cleanup97_crit_edge, %for.cond86.preheader.cleanup97_crit_edge
  %retval.0 = phi i32 [ %ret.2, %_dpu_kms_drm_obj_destroy.exit ], [ 0, %for.cond86.preheader.cleanup97_crit_edge ], [ 0, %for.body89.cleanup97_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 80, ptr nonnull %cursor_planes) #15
  call void @llvm.lifetime.end.p0(i64 80, ptr nonnull %primary_planes) #15
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_vbif_init_memtypes(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_core_perf_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @_dpu_kms_hw_destroy(ptr noundef %dpu_kms) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %hw_intr = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 10
  %0 = ptrtoint ptr %hw_intr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %hw_intr, align 8
  %tobool.not = icmp eq ptr %1, null
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @dpu_hw_intr_destroy(ptr noundef nonnull %1) #15
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  %2 = ptrtoint ptr %hw_intr to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr null, ptr %hw_intr, align 8
  %aspace.i = getelementptr inbounds %struct.msm_kms, ptr %dpu_kms, i32 0, i32 3
  %3 = ptrtoint ptr %aspace.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %aspace.i, align 4
  %tobool.not.i = icmp eq ptr %4, null
  br i1 %tobool.not.i, label %if.end._dpu_kms_mmu_destroy.exit_crit_edge, label %if.end.i

if.end._dpu_kms_mmu_destroy.exit_crit_edge:       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %_dpu_kms_mmu_destroy.exit

if.end.i:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  %mmu3.i = getelementptr inbounds %struct.msm_gem_address_space, ptr %4, i32 0, i32 3
  %5 = ptrtoint ptr %mmu3.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %mmu3.i, align 4
  %7 = ptrtoint ptr %6 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %6, align 4
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %8, align 4
  tail call void %10(ptr noundef %6) #15
  %11 = ptrtoint ptr %aspace.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %aspace.i, align 4
  tail call void @msm_gem_address_space_put(ptr noundef %12) #15
  %13 = ptrtoint ptr %aspace.i to i32
  call void @__asan_store4_noabort(i32 %13)
  store ptr null, ptr %aspace.i, align 4
  br label %_dpu_kms_mmu_destroy.exit

_dpu_kms_mmu_destroy.exit:                        ; preds = %if.end.i, %if.end._dpu_kms_mmu_destroy.exit_crit_edge
  %catalog = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 3
  %14 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %catalog, align 8
  %tobool3.not = icmp eq ptr %15, null
  br i1 %tobool3.not, label %_dpu_kms_mmu_destroy.exit.if.end14_crit_edge, label %for.cond.preheader

_dpu_kms_mmu_destroy.exit.if.end14_crit_edge:     ; preds = %_dpu_kms_mmu_destroy.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14

for.cond.preheader:                               ; preds = %_dpu_kms_mmu_destroy.exit
  %16 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %catalog, align 8
  %vbif_count97 = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %17, i32 0, i32 16
  %18 = ptrtoint ptr %vbif_count97 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %vbif_count97, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %19)
  %cmp98.not = icmp eq i32 %19, 0
  br i1 %cmp98.not, label %for.cond.preheader.if.end14_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.if.end14_crit_edge:            ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14

for.body:                                         ; preds = %if.end13.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %20 = phi ptr [ %28, %if.end13.for.body_crit_edge ], [ %17, %for.cond.preheader.for.body_crit_edge ]
  %i.099 = phi i32 [ %inc, %if.end13.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %vbif = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %20, i32 0, i32 17
  %21 = ptrtoint ptr %vbif to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %vbif, align 4
  %id = getelementptr %struct.dpu_vbif_cfg, ptr %22, i32 %i.099, i32 1
  %23 = ptrtoint ptr %id to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %id, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %24)
  %cmp7 = icmp ult i32 %24, 2
  br i1 %cmp7, label %land.lhs.true, label %for.body.if.end13_crit_edge

for.body.if.end13_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end13

land.lhs.true:                                    ; preds = %for.body
  %arrayidx8 = getelementptr %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 16, i32 %24
  %25 = ptrtoint ptr %arrayidx8 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %arrayidx8, align 4
  %tobool9.not = icmp eq ptr %26, null
  br i1 %tobool9.not, label %land.lhs.true.if.end13_crit_edge, label %if.then10

land.lhs.true.if.end13_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end13

if.then10:                                        ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @dpu_hw_vbif_destroy(ptr noundef nonnull %26) #15
  br label %if.end13

if.end13:                                         ; preds = %if.then10, %land.lhs.true.if.end13_crit_edge, %for.body.if.end13_crit_edge
  %inc = add nuw i32 %i.099, 1
  %27 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %catalog, align 8
  %vbif_count = getelementptr inbounds %struct.dpu_mdss_cfg, ptr %28, i32 0, i32 16
  %29 = ptrtoint ptr %vbif_count to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %vbif_count, align 4
  %cmp = icmp ult i32 %inc, %30
  br i1 %cmp, label %if.end13.for.body_crit_edge, label %if.end13.if.end14_crit_edge

if.end13.if.end14_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end14

if.end13.for.body_crit_edge:                      ; preds = %if.end13
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

if.end14:                                         ; preds = %if.end13.if.end14_crit_edge, %for.cond.preheader.if.end14_crit_edge, %_dpu_kms_mmu_destroy.exit.if.end14_crit_edge
  %rm_init = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 15
  %31 = ptrtoint ptr %rm_init to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %rm_init, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %32)
  %tobool15.not = icmp eq i8 %32, 0
  br i1 %tobool15.not, label %if.end14.if.end17_crit_edge, label %if.then16

if.end14.if.end17_crit_edge:                      ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end17

if.then16:                                        ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #17
  %rm = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 14
  %call = tail call i32 @dpu_rm_destroy(ptr noundef %rm) #15
  br label %if.end17

if.end17:                                         ; preds = %if.then16, %if.end14.if.end17_crit_edge
  %33 = ptrtoint ptr %rm_init to i32
  call void @__asan_store1_noabort(i32 %33)
  store i8 0, ptr %rm_init, align 4
  %34 = ptrtoint ptr %catalog to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %catalog, align 8
  %tobool20.not = icmp eq ptr %35, null
  br i1 %tobool20.not, label %if.end17.if.end23_crit_edge, label %if.then21

if.end17.if.end23_crit_edge:                      ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end23

if.then21:                                        ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @dpu_hw_catalog_deinit(ptr noundef nonnull %35) #15
  br label %if.end23

if.end23:                                         ; preds = %if.then21, %if.end17.if.end23_crit_edge
  %36 = ptrtoint ptr %catalog to i32
  call void @__asan_store4_noabort(i32 %36)
  store ptr null, ptr %catalog, align 8
  %vbif25 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 5
  %arrayidx26 = getelementptr %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 5, i32 1
  %37 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load ptr, ptr %arrayidx26, align 4
  %tobool27.not = icmp eq ptr %38, null
  br i1 %tobool27.not, label %if.end23.if.end31_crit_edge, label %if.then28

if.end23.if.end31_crit_edge:                      ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end31

if.then28:                                        ; preds = %if.end23
  call void @__sanitizer_cov_trace_pc() #17
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 19
  %39 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %40, i32 0, i32 3
  tail call void @devm_iounmap(ptr noundef %dev, ptr noundef nonnull %38) #15
  br label %if.end31

if.end31:                                         ; preds = %if.then28, %if.end23.if.end31_crit_edge
  %41 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_store4_noabort(i32 %41)
  store ptr null, ptr %arrayidx26, align 4
  %42 = ptrtoint ptr %vbif25 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %vbif25, align 8
  %tobool36.not = icmp eq ptr %43, null
  br i1 %tobool36.not, label %if.end31.if.end42_crit_edge, label %if.then37

if.end31.if.end42_crit_edge:                      ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end42

if.then37:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #17
  %pdev38 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 19
  %44 = ptrtoint ptr %pdev38 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %pdev38, align 8
  %dev39 = getelementptr inbounds %struct.platform_device, ptr %45, i32 0, i32 3
  tail call void @devm_iounmap(ptr noundef %dev39, ptr noundef nonnull %43) #15
  br label %if.end42

if.end42:                                         ; preds = %if.then37, %if.end31.if.end42_crit_edge
  %46 = ptrtoint ptr %vbif25 to i32
  call void @__asan_store4_noabort(i32 %46)
  store ptr null, ptr %vbif25, align 8
  %hw_mdp = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 17
  %47 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %hw_mdp, align 8
  %tobool45.not = icmp eq ptr %48, null
  br i1 %tobool45.not, label %if.end42.if.end48_crit_edge, label %if.then46

if.end42.if.end48_crit_edge:                      ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end48

if.then46:                                        ; preds = %if.end42
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @dpu_hw_mdp_destroy(ptr noundef nonnull %48) #15
  br label %if.end48

if.end48:                                         ; preds = %if.then46, %if.end42.if.end48_crit_edge
  %49 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_store4_noabort(i32 %49)
  store ptr null, ptr %hw_mdp, align 8
  %mmio = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 4
  %50 = ptrtoint ptr %mmio to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %mmio, align 4
  %tobool50.not = icmp eq ptr %51, null
  br i1 %tobool50.not, label %if.end48.if.end55_crit_edge, label %if.then51

if.end48.if.end55_crit_edge:                      ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end55

if.then51:                                        ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #17
  %pdev52 = getelementptr inbounds %struct.dpu_kms, ptr %dpu_kms, i32 0, i32 19
  %52 = ptrtoint ptr %pdev52 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %pdev52, align 8
  %dev53 = getelementptr inbounds %struct.platform_device, ptr %53, i32 0, i32 3
  tail call void @devm_iounmap(ptr noundef %dev53, ptr noundef nonnull %51) #15
  br label %if.end55

if.end55:                                         ; preds = %if.then51, %if.end48.if.end55_crit_edge
  %54 = ptrtoint ptr %mmio to i32
  call void @__asan_store4_noabort(i32 %54)
  store ptr null, ptr %mmio, align 4
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_modeset_lock_init(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_atomic_private_obj_init(ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #13

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal ptr @dpu_kms_global_duplicate_state(ptr noundef %obj) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %state1 = getelementptr inbounds %struct.drm_private_obj, ptr %obj, i32 0, i32 2
  %0 = ptrtoint ptr %state1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state1, align 4
  %call = tail call ptr @kmemdup(ptr noundef %1, i32 noundef 128, i32 noundef 3264) #15
  %tobool.not = icmp eq ptr %call, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  tail call void @__drm_atomic_helper_private_obj_duplicate_state(ptr noundef %obj, ptr noundef nonnull %call) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  ret ptr %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @dpu_kms_global_destroy_state(ptr nocapture noundef readnone %obj, ptr noundef %state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @kfree(ptr noundef %state) #15
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @kmemdup(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_atomic_helper_private_obj_duplicate_state(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @__kasan_check_write(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @of_icc_get(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @iommu_domain_alloc(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @msm_iommu_new(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @iommu_domain_free(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @msm_gem_address_space_create(ptr noundef, ptr noundef, i64 noundef, i64 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_plane_init(ptr noundef, i32 noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_crtc_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @msm_dsi_is_bonded_dsi(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @msm_dsi_is_master_dsi(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_encoder_init(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @msm_dsi_modeset_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @msm_dsi_is_cmd_mode(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_encoder_setup(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @msm_dp_modeset_init(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @drm_encoder_cleanup(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_hw_intr_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_hw_vbif_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_rm_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_hw_catalog_deinit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @devm_iounmap(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_hw_mdp_destroy(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_gem_address_space_put(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_core_irq_preinstall(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_dp_irq_postinstall(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_core_irq_uninstall(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_core_irq(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_crtc_vblank(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_encoder_vsync_time(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_encoder_prepare_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_dpu_kms_commit(i32 noundef %drm_id) unnamed_addr #14 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_commit, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_dpu_kms_commit, %do.body)) #15
          to label %if.end48 [label %do.body], !srcloc !1188

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !1169

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1189
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_commit, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, i32 noundef %drm_id) #15
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1190
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1190
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !1169

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1191
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_commit, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_dpu_kms_commit.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @trace_dpu_kms_commit.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.247, i32 noundef 272, ptr noundef nonnull @.str.248) #15
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1192
  %38 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_crtc_commit_kickoff(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @rcu_read_lock_sched_held() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @debug_lockdep_rcu_enabled() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @lockdep_rcu_suspicious(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @dpu_kms_wait_for_commit_done(ptr noundef readnone %kms, ptr noundef readonly %crtc) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %kms, null
  %tobool1.not = icmp eq ptr %crtc, null
  %or.cond = or i1 %tobool.not, %tobool1.not
  br i1 %or.cond, label %entry.do.end_crit_edge, label %lor.lhs.false2

entry.do.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end

lor.lhs.false2:                                   ; preds = %entry
  %state = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 22
  %0 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %state, align 4
  %tobool3.not = icmp eq ptr %1, null
  br i1 %tobool3.not, label %lor.lhs.false2.do.end_crit_edge, label %if.end

lor.lhs.false2.do.end_crit_edge:                  ; preds = %lor.lhs.false2
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end

do.end:                                           ; preds = %lor.lhs.false2.do.end_crit_edge, %entry.do.end_crit_edge
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.250, ptr noundef nonnull @.str.251, i32 noundef 487) #20
  br label %cleanup

if.end:                                           ; preds = %lor.lhs.false2
  %2 = ptrtoint ptr %crtc to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %crtc, align 8
  %enable = getelementptr inbounds %struct.drm_crtc_state, ptr %1, i32 0, i32 1
  %4 = ptrtoint ptr %enable to i32
  call void @__asan_load1_noabort(i32 %4)
  %5 = load i8, ptr %enable, align 4, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %5)
  %tobool6.not = icmp eq i8 %5, 0
  br i1 %tobool6.not, label %do.body8, label %if.end26

do.body8:                                         ; preds = %if.end
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %6 = load i32, ptr @__drm_debug, align 4
  %and.i = and i32 %6, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %do.body11, label %if.then10

if.then10:                                        ; preds = %do.body8
  call void @__sanitizer_cov_trace_pc() #17
  %base = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %7 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %base, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.252, i32 noundef %8) #15
  br label %cleanup

do.body11:                                        ; preds = %do.body8
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug691, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dpu_kms_wait_for_commit_done, %if.then17)) #15
          to label %cleanup [label %if.then17], !srcloc !1188

if.then17:                                        ; preds = %do.body11
  call void @__sanitizer_cov_trace_pc() #17
  %base18 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %9 = ptrtoint ptr %base18 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %base18, align 8
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug691, ptr noundef nonnull @.str.253, ptr noundef nonnull @.str.251, i32 noundef 494, i32 noundef %10) #15
  br label %cleanup

if.end26:                                         ; preds = %if.end
  %active = getelementptr inbounds %struct.drm_crtc_state, ptr %1, i32 0, i32 2
  %11 = ptrtoint ptr %active to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %active, align 1, !range !1184
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %12)
  %tobool28.not = icmp eq i8 %12, 0
  br i1 %tobool28.not, label %do.body30, label %if.end57

do.body30:                                        ; preds = %if.end26
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %13 = load i32, ptr @__drm_debug, align 4
  %and.i107 = and i32 %13, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i107)
  %tobool.i108.not = icmp eq i32 %and.i107, 0
  br i1 %tobool.i108.not, label %do.body36, label %if.then32

if.then32:                                        ; preds = %do.body30
  call void @__sanitizer_cov_trace_pc() #17
  %base33 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %14 = ptrtoint ptr %base33 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %base33, align 8
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.254, i32 noundef %15) #15
  br label %cleanup

do.body36:                                        ; preds = %do.body30
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug692, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@dpu_kms_wait_for_commit_done, %if.then48)) #15
          to label %cleanup [label %if.then48], !srcloc !1188

if.then48:                                        ; preds = %do.body36
  call void @__sanitizer_cov_trace_pc() #17
  %base49 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  %16 = ptrtoint ptr %base49 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %base49, align 8
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug692, ptr noundef nonnull @.str.255, ptr noundef nonnull @.str.251, i32 noundef 499, i32 noundef %17) #15
  br label %cleanup

if.end57:                                         ; preds = %if.end26
  %encoder_list = getelementptr inbounds %struct.drm_device, ptr %3, i32 0, i32 30, i32 16
  %18 = ptrtoint ptr %encoder_list to i32
  call void @__asan_load4_noabort(i32 %18)
  %.pn111 = load ptr, ptr %encoder_list, align 4
  %cmp.not113 = icmp eq ptr %.pn111, %encoder_list
  br i1 %cmp.not113, label %if.end57.cleanup_crit_edge, label %for.body.lr.ph

if.end57.cleanup_crit_edge:                       ; preds = %if.end57
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body.lr.ph:                                   ; preds = %if.end57
  %base68 = getelementptr inbounds %struct.drm_crtc, ptr %crtc, i32 0, i32 5
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %.pn114 = phi ptr [ %.pn111, %for.body.lr.ph ], [ %.pn, %for.inc.for.body_crit_edge ]
  %crtc63 = getelementptr i8, ptr %.pn114, i32 48
  %19 = ptrtoint ptr %crtc63 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %crtc63, align 4
  %cmp64.not = icmp eq ptr %20, %crtc
  br i1 %cmp64.not, label %cond.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

cond.end:                                         ; preds = %for.body
  %encoder.0115 = getelementptr i8, ptr %.pn114, i32 -4
  %21 = ptrtoint ptr %base68 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %base68, align 8
  tail call fastcc void @trace_dpu_kms_wait_for_commit_done(i32 noundef %22)
  %call70 = tail call i32 @dpu_encoder_wait_for_event(ptr noundef %encoder.0115, i32 noundef 0) #15
  %23 = zext i32 %call70 to i64
  call void @__sanitizer_cov_trace_switch(i64 %23, ptr @__sancov_gen_cov_switch_values.297)
  switch i32 %call70, label %do.end76 [
    i32 0, label %cond.end.for.inc_crit_edge
    i32 -11, label %cond.end.for.inc_crit_edge116
  ]

cond.end.for.inc_crit_edge116:                    ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

cond.end.for.inc_crit_edge:                       ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.inc

do.end76:                                         ; preds = %cond.end
  call void @__sanitizer_cov_trace_pc() #17
  %call78 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.257, ptr noundef nonnull @.str.251, i32 noundef 514, i32 noundef %call70) #20
  br label %cleanup

for.inc:                                          ; preds = %cond.end.for.inc_crit_edge, %cond.end.for.inc_crit_edge116, %for.body.for.inc_crit_edge
  %24 = ptrtoint ptr %.pn114 to i32
  call void @__asan_load4_noabort(i32 %24)
  %.pn = load ptr, ptr %.pn114, align 4
  %cmp.not = icmp eq ptr %.pn, %encoder_list
  br i1 %cmp.not, label %for.inc.cleanup_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %do.end76, %if.end57.cleanup_crit_edge, %if.then48, %do.body36, %if.then32, %if.then17, %do.body11, %if.then10, %do.end
  ret void
}

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_dpu_kms_wait_for_commit_done(i32 noundef %drm_id) unnamed_addr #14 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_wait_for_commit_done, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_dpu_kms_wait_for_commit_done, %do.body)) #15
          to label %if.end48 [label %do.body], !srcloc !1188

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !1169

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i75 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i75
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end69_crit_edge, label %if.end31

cpu_online.exit.if.end69_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end69

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1193
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_wait_for_commit_done, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end48.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, i32 noundef %drm_id) #15
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool9.not.i = icmp eq ptr %19, null
  br i1 %tobool9.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1194
  br label %if.end48.sink.split

if.end48.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1194
  br label %if.end48.sink.split

if.end48.sink.split:                              ; preds = %if.end48.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i73.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i73.c to ptr
  %preempt_count.i.i74.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i74.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i74.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i74.c, align 4
  br label %if.end48

if.end48:                                         ; preds = %if.end48.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i76 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i76 to ptr
  %cpu50 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu50 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu50, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i77 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i77, label %if.end48.cpu_online.exit85_crit_edge, label %land.rhs.i.i.i.i79

if.end48.cpu_online.exit85_crit_edge:             ; preds = %if.end48
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit85

land.rhs.i.i.i.i79:                               ; preds = %if.end48
  %.b37.i.i.i.i78 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i78, label %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, label %if.then.i.i.i.i80, !prof !1169

land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge:   ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit85

if.then.i.i.i.i80:                                ; preds = %land.rhs.i.i.i.i79
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit85

cpu_online.exit85:                                ; preds = %if.then.i.i.i.i80, %land.rhs.i.i.i.i79.cpu_online.exit85_crit_edge, %if.end48.cpu_online.exit85_crit_edge
  %div1.i.i.i81 = lshr i32 %27, 5
  %arrayidx.i.i.i82 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i81
  %29 = ptrtoint ptr %arrayidx.i.i.i82 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i82, align 4
  %and.i.i.i83 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i83
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i84.not = icmp eq i32 %32, 0
  br i1 %tobool.i84.not, label %cpu_online.exit85.if.end69_crit_edge, label %if.then52

cpu_online.exit85.if.end69_crit_edge:             ; preds = %cpu_online.exit85
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end69

if.then52:                                        ; preds = %cpu_online.exit85
  %33 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1191
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_dpu_kms_wait_for_commit_done, i32 0, i32 7), align 4
  %call58 = tail call i32 @rcu_read_lock_sched_held() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call58)
  %tobool59.not = icmp eq i32 %call58, 0
  br i1 %tobool59.not, label %land.lhs.true, label %if.then52.do.end67_crit_edge

if.then52.do.end67_crit_edge:                     ; preds = %if.then52
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

land.lhs.true:                                    ; preds = %if.then52
  %call60 = tail call i32 @debug_lockdep_rcu_enabled() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %land.lhs.true.do.end67_crit_edge, label %land.lhs.true62

land.lhs.true.do.end67_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

land.lhs.true62:                                  ; preds = %land.lhs.true
  %.b72 = load i1, ptr @trace_dpu_kms_wait_for_commit_done.__warned, align 1
  br i1 %.b72, label %land.lhs.true62.do.end67_crit_edge, label %if.then64

land.lhs.true62.do.end67_crit_edge:               ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end67

if.then64:                                        ; preds = %land.lhs.true62
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @trace_dpu_kms_wait_for_commit_done.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.247, i32 noundef 276, ptr noundef nonnull @.str.248) #15
  br label %do.end67

do.end67:                                         ; preds = %if.then64, %land.lhs.true62.do.end67_crit_edge, %land.lhs.true.do.end67_crit_edge, %if.then52.do.end67_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1192
  %38 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i86 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i86 to ptr
  %preempt_count.i.i.i87 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i87 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i87, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i87, align 4
  br label %if.end69

if.end69:                                         ; preds = %do.end67, %cpu_online.exit85.if.end69_crit_edge, %cpu_online.exit.if.end69_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_encoder_wait_for_event(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @trace_tracing_mark_write(i32 noundef %pid, i1 noundef zeroext %trace_begin) unnamed_addr #14 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_tracing_mark_write, i32 0, i32 1, i32 0, i32 0), ptr blockaddress(@trace_tracing_mark_write, %do.body)) #15
          to label %if.end49 [label %do.body], !srcloc !1188

do.body:                                          ; preds = %entry
  %0 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i = and i32 %0, -16384
  %1 = inttoptr i32 %and.i to ptr
  %cpu = getelementptr inbounds %struct.thread_info, ptr %1, i32 0, i32 3
  %2 = ptrtoint ptr %cpu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %cpu, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %4 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %4, i32 %3)
  %cmp.not.i.i.i.i = icmp ugt i32 %4, %3
  br i1 %cmp.not.i.i.i.i, label %do.body.cpu_online.exit_crit_edge, label %land.rhs.i.i.i.i

do.body.cpu_online.exit_crit_edge:                ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

land.rhs.i.i.i.i:                                 ; preds = %do.body
  %.b37.i.i.i.i = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i, label %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, label %if.then.i.i.i.i, !prof !1169

land.rhs.i.i.i.i.cpu_online.exit_crit_edge:       ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit

if.then.i.i.i.i:                                  ; preds = %land.rhs.i.i.i.i
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit

cpu_online.exit:                                  ; preds = %if.then.i.i.i.i, %land.rhs.i.i.i.i.cpu_online.exit_crit_edge, %do.body.cpu_online.exit_crit_edge
  %div1.i.i.i = lshr i32 %3, 5
  %arrayidx.i.i.i = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i
  %5 = ptrtoint ptr %arrayidx.i.i.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load volatile i32, ptr %arrayidx.i.i.i, align 4
  %and.i.i.i4 = and i32 %3, 31
  %7 = shl nuw i32 1, %and.i.i.i4
  %8 = and i32 %6, %7
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %8)
  %tobool.i.not = icmp eq i32 %8, 0
  br i1 %tobool.i.not, label %cpu_online.exit.if.end70_crit_edge, label %if.end31

cpu_online.exit.if.end70_crit_edge:               ; preds = %cpu_online.exit
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end70

if.end31:                                         ; preds = %cpu_online.exit
  %9 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i = and i32 %9, -16384
  %10 = inttoptr i32 %and.i.i.i to ptr
  %preempt_count.i.i = getelementptr inbounds %struct.thread_info, ptr %10, i32 0, i32 1
  %11 = ptrtoint ptr %preempt_count.i.i to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load volatile i32, ptr %preempt_count.i.i, align 4
  %add.i = add i32 %12, 1
  store volatile i32 %add.i, ptr %preempt_count.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1195
  %13 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_tracing_mark_write, i32 0, i32 7), align 4
  %tobool.not.i = icmp eq ptr %13, null
  br i1 %tobool.not.i, label %if.end49.critedge, label %if.end31.do.body2.i_crit_edge

if.end31.do.body2.i_crit_edge:                    ; preds = %if.end31
  br label %do.body2.i

do.body2.i:                                       ; preds = %do.body2.i.do.body2.i_crit_edge, %if.end31.do.body2.i_crit_edge
  %it_func_ptr.0.i = phi ptr [ %incdec.ptr.i, %do.body2.i.do.body2.i_crit_edge ], [ %13, %if.end31.do.body2.i_crit_edge ]
  %14 = ptrtoint ptr %it_func_ptr.0.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load volatile ptr, ptr %it_func_ptr.0.i, align 4
  %data.i = getelementptr inbounds %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 0, i32 1
  %16 = ptrtoint ptr %data.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %data.i, align 4
  tail call void %15(ptr noundef %17, i32 noundef %pid, ptr noundef nonnull @.str.259, i1 noundef zeroext %trace_begin) #15
  %incdec.ptr.i = getelementptr %struct.tracepoint_func, ptr %it_func_ptr.0.i, i32 1
  %18 = ptrtoint ptr %incdec.ptr.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %incdec.ptr.i, align 4
  %tobool10.not.i = icmp eq ptr %19, null
  br i1 %tobool10.not.i, label %cleanup, label %do.body2.i.do.body2.i_crit_edge

do.body2.i.do.body2.i_crit_edge:                  ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body2.i

cleanup:                                          ; preds = %do.body2.i
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1196
  br label %if.end49.sink.split

if.end49.critedge:                                ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #17
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1196
  br label %if.end49.sink.split

if.end49.sink.split:                              ; preds = %if.end49.critedge, %cleanup
  %20 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i2.c = and i32 %20, -16384
  %21 = inttoptr i32 %and.i.i.i2.c to ptr
  %preempt_count.i.i3.c = getelementptr inbounds %struct.thread_info, ptr %21, i32 0, i32 1
  %22 = ptrtoint ptr %preempt_count.i.i3.c to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load volatile i32, ptr %preempt_count.i.i3.c, align 4
  %sub.i = add i32 %23, -1
  store volatile i32 %sub.i, ptr %preempt_count.i.i3.c, align 4
  br label %if.end49

if.end49:                                         ; preds = %if.end49.sink.split, %entry
  %24 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i5 = and i32 %24, -16384
  %25 = inttoptr i32 %and.i5 to ptr
  %cpu51 = getelementptr inbounds %struct.thread_info, ptr %25, i32 0, i32 3
  %26 = ptrtoint ptr %cpu51 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %cpu51, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @nr_cpu_ids to i32))
  %28 = load i32, ptr @nr_cpu_ids, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %28, i32 %27)
  %cmp.not.i.i.i.i6 = icmp ugt i32 %28, %27
  br i1 %cmp.not.i.i.i.i6, label %if.end49.cpu_online.exit14_crit_edge, label %land.rhs.i.i.i.i8

if.end49.cpu_online.exit14_crit_edge:             ; preds = %if.end49
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit14

land.rhs.i.i.i.i8:                                ; preds = %if.end49
  %.b37.i.i.i.i7 = load i1, ptr @cpu_max_bits_warn.__already_done, align 1
  br i1 %.b37.i.i.i.i7, label %land.rhs.i.i.i.i8.cpu_online.exit14_crit_edge, label %if.then.i.i.i.i9, !prof !1169

land.rhs.i.i.i.i8.cpu_online.exit14_crit_edge:    ; preds = %land.rhs.i.i.i.i8
  call void @__sanitizer_cov_trace_pc() #17
  br label %cpu_online.exit14

if.then.i.i.i.i9:                                 ; preds = %land.rhs.i.i.i.i8
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @cpu_max_bits_warn.__already_done, align 1
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str.249, i32 noundef 108, i32 noundef 9, ptr noundef null) #15
  br label %cpu_online.exit14

cpu_online.exit14:                                ; preds = %if.then.i.i.i.i9, %land.rhs.i.i.i.i8.cpu_online.exit14_crit_edge, %if.end49.cpu_online.exit14_crit_edge
  %div1.i.i.i10 = lshr i32 %27, 5
  %arrayidx.i.i.i11 = getelementptr i32, ptr @__cpu_online_mask, i32 %div1.i.i.i10
  %29 = ptrtoint ptr %arrayidx.i.i.i11 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load volatile i32, ptr %arrayidx.i.i.i11, align 4
  %and.i.i.i12 = and i32 %27, 31
  %31 = shl nuw i32 1, %and.i.i.i12
  %32 = and i32 %30, %31
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %32)
  %tobool.i13.not = icmp eq i32 %32, 0
  br i1 %tobool.i13.not, label %cpu_online.exit14.if.end70_crit_edge, label %if.then53

cpu_online.exit14.if.end70_crit_edge:             ; preds = %cpu_online.exit14
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end70

if.then53:                                        ; preds = %cpu_online.exit14
  %33 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i = and i32 %33, -16384
  %34 = inttoptr i32 %and.i.i.i.i to ptr
  %preempt_count.i.i.i = getelementptr inbounds %struct.thread_info, ptr %34, i32 0, i32 1
  %35 = ptrtoint ptr %preempt_count.i.i.i to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load volatile i32, ptr %preempt_count.i.i.i, align 4
  %add.i.i = add i32 %36, 1
  store volatile i32 %add.i.i, ptr %preempt_count.i.i.i, align 4
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1191
  %37 = load volatile ptr, ptr getelementptr inbounds ({ ptr, { %struct.atomic_t, { ptr } }, ptr, ptr, ptr, ptr, ptr, ptr }, ptr @__tracepoint_tracing_mark_write, i32 0, i32 7), align 4
  %call59 = tail call i32 @rcu_read_lock_sched_held() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call59)
  %tobool60.not = icmp eq i32 %call59, 0
  br i1 %tobool60.not, label %land.lhs.true, label %if.then53.do.end68_crit_edge

if.then53.do.end68_crit_edge:                     ; preds = %if.then53
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end68

land.lhs.true:                                    ; preds = %if.then53
  %call61 = tail call i32 @debug_lockdep_rcu_enabled() #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call61)
  %tobool62.not = icmp eq i32 %call61, 0
  br i1 %tobool62.not, label %land.lhs.true.do.end68_crit_edge, label %land.lhs.true63

land.lhs.true.do.end68_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end68

land.lhs.true63:                                  ; preds = %land.lhs.true
  %.b1 = load i1, ptr @trace_tracing_mark_write.__warned, align 1
  br i1 %.b1, label %land.lhs.true63.do.end68_crit_edge, label %if.then65

land.lhs.true63.do.end68_crit_edge:               ; preds = %land.lhs.true63
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.end68

if.then65:                                        ; preds = %land.lhs.true63
  call void @__sanitizer_cov_trace_pc() #17
  store i1 true, ptr @trace_tracing_mark_write.__warned, align 1
  tail call void @lockdep_rcu_suspicious(ptr noundef nonnull @.str.247, i32 noundef 121, ptr noundef nonnull @.str.248) #15
  br label %do.end68

do.end68:                                         ; preds = %if.then65, %land.lhs.true63.do.end68_crit_edge, %land.lhs.true.do.end68_crit_edge, %if.then53.do.end68_crit_edge
  tail call void asm sideeffect "", "~{memory}"() #15, !srcloc !1192
  %38 = tail call i32 @llvm.read_register.i32(metadata !1159) #15
  %and.i.i.i.i15 = and i32 %38, -16384
  %39 = inttoptr i32 %and.i.i.i.i15 to ptr
  %preempt_count.i.i.i16 = getelementptr inbounds %struct.thread_info, ptr %39, i32 0, i32 1
  %40 = ptrtoint ptr %preempt_count.i.i.i16 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load volatile i32, ptr %preempt_count.i.i.i16, align 4
  %sub.i.i = add i32 %41, -1
  store volatile i32 %sub.i.i, ptr %preempt_count.i.i.i16, align 4
  br label %if.end70

if.end70:                                         ; preds = %do.end68, %cpu_online.exit14.if.end70_crit_edge, %cpu_online.exit.if.end70_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_crtc_complete_commit(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_atomic_destroy_pending_timer(ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_disp_snapshot_add_block(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @dpu_hw_util_get_log_mask_ptr() local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @debugfs_create_dir(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @debugfs_create_x32(ptr noundef, i16 noundef zeroext, ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_debugfs_vbif_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_debugfs_core_irq_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_debugfs_sspp_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_dp_debugfs_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dpu_core_perf_debugfs_init(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_debugfs_danger_stats_open(ptr nocapture noundef readonly %inode, ptr noundef %file) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %i_private = getelementptr inbounds %struct.inode, ptr %inode, i32 0, i32 54
  %0 = ptrtoint ptr %i_private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %i_private, align 4
  %call = tail call i32 @single_open(ptr noundef %file, ptr noundef nonnull @dpu_debugfs_danger_stats_show, ptr noundef %1) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_debugfs_danger_stats_show(ptr noundef %s, ptr nocapture noundef readnone %v) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @_dpu_danger_signal_status(ptr noundef %s, i1 noundef zeroext true)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @_dpu_danger_signal_status(ptr noundef %s, i1 noundef zeroext %danger_status) unnamed_addr #0 align 64 {
entry:
  %status = alloca %struct.dpu_danger_safe_status, align 1
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %private = getelementptr inbounds %struct.seq_file, ptr %s, i32 0, i32 11
  %0 = ptrtoint ptr %private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private, align 8
  call void @llvm.lifetime.start.p0(i64 16, ptr nonnull %status) #15
  %2 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 1
  %3 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 2
  %4 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 3
  %5 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 4
  %6 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 5
  %7 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 6
  %8 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 7
  %9 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 8
  %10 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 9
  %11 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 10
  %12 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 11
  %13 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 12
  %14 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 13
  %15 = getelementptr inbounds %struct.dpu_danger_safe_status, ptr %status, i32 0, i32 1, i32 14
  %hw_mdp = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 17
  %16 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %hw_mdp, align 8
  %tobool.not = icmp eq ptr %17, null
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.274, ptr noundef nonnull @.str.275, i32 noundef 62) #20
  br label %cleanup

if.end:                                           ; preds = %entry
  %18 = call ptr @memset(ptr %status, i32 0, i32 16)
  %pdev = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 19
  %19 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %pdev, align 8
  %dev = getelementptr inbounds %struct.platform_device, ptr %20, i32 0, i32 3
  %call.i = tail call i32 @__pm_runtime_resume(ptr noundef %dev, i32 noundef 4) #15
  br i1 %danger_status, label %if.then3, label %if.else

if.then3:                                         ; preds = %if.end
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.276) #15
  %21 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %hw_mdp, align 8
  %get_danger_status = getelementptr inbounds %struct.dpu_hw_mdp, ptr %22, i32 0, i32 4, i32 3
  %23 = ptrtoint ptr %get_danger_status to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %get_danger_status, align 4
  %tobool5.not = icmp eq ptr %24, null
  br i1 %tobool5.not, label %if.then3.if.end21_crit_edge, label %if.then6

if.then3.if.end21_crit_edge:                      ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

if.then6:                                         ; preds = %if.then3
  call void @__sanitizer_cov_trace_pc() #17
  call void %24(ptr noundef %22, ptr noundef nonnull %status) #15
  br label %if.end21

if.else:                                          ; preds = %if.end
  tail call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.277) #15
  %25 = ptrtoint ptr %hw_mdp to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %hw_mdp, align 8
  %get_safe_status = getelementptr inbounds %struct.dpu_hw_mdp, ptr %26, i32 0, i32 4, i32 5
  %27 = ptrtoint ptr %get_safe_status to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load ptr, ptr %get_safe_status, align 4
  %tobool14.not = icmp eq ptr %28, null
  br i1 %tobool14.not, label %if.else.if.end21_crit_edge, label %if.then15

if.else.if.end21_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end21

if.then15:                                        ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #17
  call void %28(ptr noundef %26, ptr noundef nonnull %status) #15
  br label %if.end21

if.end21:                                         ; preds = %if.then15, %if.else.if.end21_crit_edge, %if.then6, %if.then3.if.end21_crit_edge
  %29 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load ptr, ptr %pdev, align 8
  %dev23 = getelementptr inbounds %struct.platform_device, ptr %30, i32 0, i32 3
  %call.i1 = call i32 @__pm_runtime_idle(ptr noundef %dev23, i32 noundef 4) #15
  %31 = ptrtoint ptr %status to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %status, align 1
  %conv = zext i8 %32 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.278, i32 noundef %conv) #15
  %33 = ptrtoint ptr %2 to i32
  call void @__asan_load1_noabort(i32 %33)
  %34 = load i8, ptr %2, align 1
  %conv26 = zext i8 %34 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 0, i32 noundef %conv26) #15
  %35 = ptrtoint ptr %3 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %3, align 1
  %conv26.1 = zext i8 %36 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 1, i32 noundef %conv26.1) #15
  %37 = ptrtoint ptr %4 to i32
  call void @__asan_load1_noabort(i32 %37)
  %38 = load i8, ptr %4, align 1
  %conv26.2 = zext i8 %38 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 2, i32 noundef %conv26.2) #15
  %39 = ptrtoint ptr %5 to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %5, align 1
  %conv26.3 = zext i8 %40 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 3, i32 noundef %conv26.3) #15
  %41 = ptrtoint ptr %6 to i32
  call void @__asan_load1_noabort(i32 %41)
  %42 = load i8, ptr %6, align 1
  %conv26.4 = zext i8 %42 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 4, i32 noundef %conv26.4) #15
  %43 = ptrtoint ptr %7 to i32
  call void @__asan_load1_noabort(i32 %43)
  %44 = load i8, ptr %7, align 1
  %conv26.5 = zext i8 %44 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 5, i32 noundef %conv26.5) #15
  %45 = ptrtoint ptr %8 to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %8, align 1
  %conv26.6 = zext i8 %46 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 6, i32 noundef %conv26.6) #15
  %47 = ptrtoint ptr %9 to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %9, align 1
  %conv26.7 = zext i8 %48 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 7, i32 noundef %conv26.7) #15
  %49 = ptrtoint ptr %10 to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %10, align 1
  %conv26.8 = zext i8 %50 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 8, i32 noundef %conv26.8) #15
  %51 = ptrtoint ptr %11 to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %11, align 1
  %conv26.9 = zext i8 %52 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 9, i32 noundef %conv26.9) #15
  %53 = ptrtoint ptr %12 to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %12, align 1
  %conv26.10 = zext i8 %54 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 10, i32 noundef %conv26.10) #15
  %55 = ptrtoint ptr %13 to i32
  call void @__asan_load1_noabort(i32 %55)
  %56 = load i8, ptr %13, align 1
  %conv26.11 = zext i8 %56 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 11, i32 noundef %conv26.11) #15
  %57 = ptrtoint ptr %14 to i32
  call void @__asan_load1_noabort(i32 %57)
  %58 = load i8, ptr %14, align 1
  %conv26.12 = zext i8 %58 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 12, i32 noundef %conv26.12) #15
  %59 = ptrtoint ptr %15 to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %15, align 1
  %conv26.13 = zext i8 %60 to i32
  call void (ptr, ptr, ...) @seq_printf(ptr noundef %s, ptr noundef nonnull @.str.279, i32 noundef 13, i32 noundef %conv26.13) #15
  call void @seq_puts(ptr noundef %s, ptr noundef nonnull @.str.160) #15
  br label %cleanup

cleanup:                                          ; preds = %if.end21, %do.end
  call void @llvm.lifetime.end.p0(i64 16, ptr nonnull %status) #15
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_debugfs_safe_stats_open(ptr nocapture noundef readonly %inode, ptr noundef %file) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %i_private = getelementptr inbounds %struct.inode, ptr %inode, i32 0, i32 54
  %0 = ptrtoint ptr %i_private to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %i_private, align 4
  %call = tail call i32 @single_open(ptr noundef %file, ptr noundef nonnull @dpu_debugfs_safe_stats_show, ptr noundef %1) #15
  ret i32 %call
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_debugfs_safe_stats_show(ptr noundef %s, ptr nocapture noundef readnone %v) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  tail call fastcc void @_dpu_danger_signal_status(ptr noundef %s, i1 noundef zeroext false)
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @_dpu_plane_danger_read(ptr nocapture noundef readonly %file, ptr noundef %buff, i32 noundef %count, ptr noundef %ppos) #0 align 64 {
entry:
  %buf = alloca [40 x i8], align 1
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %private_data = getelementptr inbounds %struct.file, ptr %file, i32 0, i32 16
  %0 = ptrtoint ptr %private_data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private_data, align 4
  call void @llvm.lifetime.start.p0(i64 40, ptr nonnull %buf) #15
  %2 = call ptr @memset(ptr %buf, i32 255, i32 40)
  %has_danger_ctrl = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 18
  %3 = ptrtoint ptr %has_danger_ctrl to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %has_danger_ctrl, align 4, !range !1184
  %5 = xor i8 %4, 1
  %6 = zext i8 %5 to i32
  %call = call i32 (ptr, i32, ptr, ...) @scnprintf(ptr noundef nonnull %buf, i32 noundef 40, ptr noundef nonnull @.str.280, i32 noundef %6) #15
  %call2 = call i32 @simple_read_from_buffer(ptr noundef %buff, i32 noundef %count, ptr noundef %ppos, ptr noundef nonnull %buf, i32 noundef %call) #15
  call void @llvm.lifetime.end.p0(i64 40, ptr nonnull %buf) #15
  ret i32 %call2
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @_dpu_plane_danger_write(ptr nocapture noundef readonly %file, ptr noundef %user_buf, i32 noundef %count, ptr nocapture noundef readnone %ppos) #0 align 64 {
entry:
  %disable_panic = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %private_data = getelementptr inbounds %struct.file, ptr %file, i32 0, i32 16
  %0 = ptrtoint ptr %private_data to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %private_data, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %disable_panic) #15
  %2 = ptrtoint ptr %disable_panic to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %disable_panic, align 4, !annotation !1171
  %call = call i32 @kstrtouint_from_user(ptr noundef %user_buf, i32 noundef %count, i32 noundef 0, ptr noundef nonnull %disable_panic) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

if.end:                                           ; preds = %entry
  %3 = ptrtoint ptr %disable_panic to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %disable_panic, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %4)
  %tobool1.not = icmp eq i32 %4, 0
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %5 = load i32, ptr @__drm_debug, align 4
  %and.i51 = and i32 %5, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i51)
  %tobool.i52.not = icmp eq i32 %and.i51, 0
  br i1 %tobool1.not, label %do.body16, label %do.body

do.body:                                          ; preds = %if.end
  br i1 %tobool.i52.not, label %do.body5, label %if.then4

if.then4:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.281) #15
  br label %do.end14

do.body5:                                         ; preds = %do.body
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_plane_danger_write.__UNIQUE_ID_ddebug689, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_plane_danger_write, %if.then10)) #15
          to label %do.end14 [label %if.then10], !srcloc !1188

if.then10:                                        ; preds = %do.body5
  call void @__sanitizer_cov_trace_pc() #17
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_plane_danger_write.__UNIQUE_ID_ddebug689, ptr noundef nonnull @.str.283, ptr noundef nonnull @.str.282, i32 noundef 152) #15
  br label %do.end14

do.end14:                                         ; preds = %if.then10, %do.body5, %if.then4
  call fastcc void @_dpu_plane_set_danger_state(ptr noundef %1, i1 noundef zeroext false)
  %has_danger_ctrl = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 18
  %6 = ptrtoint ptr %has_danger_ctrl to i32
  call void @__asan_store1_noabort(i32 %6)
  store i8 0, ptr %has_danger_ctrl, align 4
  br label %cleanup

do.body16:                                        ; preds = %if.end
  br i1 %tobool.i52.not, label %do.body20, label %if.then18

if.then18:                                        ; preds = %do.body16
  call void @__sanitizer_cov_trace_pc() #17
  call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.284) #15
  br label %do.end38

do.body20:                                        ; preds = %do.body16
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_plane_danger_write.__UNIQUE_ID_ddebug690, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_plane_danger_write, %if.then32)) #15
          to label %do.end38 [label %if.then32], !srcloc !1188

if.then32:                                        ; preds = %do.body20
  call void @__sanitizer_cov_trace_pc() #17
  call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_plane_danger_write.__UNIQUE_ID_ddebug690, ptr noundef nonnull @.str.285, ptr noundef nonnull @.str.282, i32 noundef 157) #15
  br label %do.end38

do.end38:                                         ; preds = %if.then32, %do.body20, %if.then18
  %has_danger_ctrl39 = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 18
  %7 = ptrtoint ptr %has_danger_ctrl39 to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 1, ptr %has_danger_ctrl39, align 4
  call fastcc void @_dpu_plane_set_danger_state(ptr noundef %1, i1 noundef zeroext true)
  br label %cleanup

cleanup:                                          ; preds = %do.end38, %do.end14, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %entry.cleanup_crit_edge ], [ %count, %do.end38 ], [ %count, %do.end14 ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %disable_panic) #15
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @simple_open(ptr noundef, ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @scnprintf(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @simple_read_from_buffer(ptr noundef, i32 noundef, ptr noundef, ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @kstrtouint_from_user(ptr noundef, i32 noundef, i32 noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @_dpu_plane_set_danger_state(ptr nocapture noundef readonly %kms, i1 noundef zeroext %enable) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %dev = getelementptr inbounds %struct.dpu_kms, ptr %kms, i32 0, i32 1
  %0 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dev, align 8
  %plane_list = getelementptr inbounds %struct.drm_device, ptr %1, i32 0, i32 30, i32 18
  %2 = ptrtoint ptr %plane_list to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn157 = load ptr, ptr %plane_list, align 4
  %cmp.not160 = icmp eq ptr %.pn157, %plane_list
  br i1 %cmp.not160, label %entry.for.end_crit_edge, label %entry.for.body_crit_edge

entry.for.body_crit_edge:                         ; preds = %entry
  br label %for.body

entry.for.end_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %entry.for.body_crit_edge
  %.pn161 = phi ptr [ %.pn, %for.inc.for.body_crit_edge ], [ %.pn157, %entry.for.body_crit_edge ]
  %plane.0162 = getelementptr i8, ptr %.pn161, i32 -4
  %fb = getelementptr i8, ptr %.pn161, i32 168
  %3 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %fb, align 4
  %tobool.not = icmp eq ptr %4, null
  br i1 %tobool.not, label %for.body.do.body82_crit_edge, label %land.lhs.true

for.body.do.body82_crit_edge:                     ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body82

land.lhs.true:                                    ; preds = %for.body
  %state = getelementptr i8, ptr %.pn161, i32 488
  %5 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %state, align 4
  %tobool4.not = icmp eq ptr %6, null
  br i1 %tobool4.not, label %land.lhs.true.do.body82_crit_edge, label %if.then

land.lhs.true.do.body82_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #17
  br label %do.body82

if.then:                                          ; preds = %land.lhs.true
  tail call void @dpu_plane_danger_signal_ctrl(ptr noundef %plane.0162, i1 noundef zeroext %enable) #15
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %7 = load i32, ptr @__drm_debug, align 4
  %and.i = and i32 %7, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.i.not = icmp eq i32 %and.i, 0
  br i1 %tobool.i.not, label %do.body9, label %if.then6

if.then6:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  %base = getelementptr i8, ptr %.pn161, i32 120
  %8 = ptrtoint ptr %base to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %base, align 4
  %10 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %fb, align 4
  %width = getelementptr inbounds %struct.drm_framebuffer, ptr %11, i32 0, i32 9
  %12 = ptrtoint ptr %width to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %width, align 8
  %height = getelementptr inbounds %struct.drm_framebuffer, ptr %11, i32 0, i32 10
  %14 = ptrtoint ptr %height to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %height, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.286, i32 noundef %9, i32 noundef %13, i32 noundef %15) #15
  br label %do.body27

do.body9:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug686, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_plane_set_danger_state, %if.then17)) #15
          to label %do.body27 [label %if.then17], !srcloc !1188

if.then17:                                        ; preds = %do.body9
  call void @__sanitizer_cov_trace_pc() #17
  %base18 = getelementptr i8, ptr %.pn161, i32 120
  %16 = ptrtoint ptr %base18 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %base18, align 4
  %18 = ptrtoint ptr %fb to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %fb, align 4
  %width21 = getelementptr inbounds %struct.drm_framebuffer, ptr %19, i32 0, i32 9
  %20 = ptrtoint ptr %width21 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %width21, align 8
  %height23 = getelementptr inbounds %struct.drm_framebuffer, ptr %19, i32 0, i32 10
  %22 = ptrtoint ptr %height23 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %height23, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug686, ptr noundef nonnull @.str.288, ptr noundef nonnull @.str.287, i32 noundef 125, i32 noundef %17, i32 noundef %21, i32 noundef %23) #15
  br label %do.body27

do.body27:                                        ; preds = %if.then17, %do.body9, %if.then6
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %24 = load i32, ptr @__drm_debug, align 4
  %and.i150 = and i32 %24, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i150)
  %tobool.i151.not = icmp eq i32 %and.i150, 0
  br i1 %tobool.i151.not, label %do.body42, label %if.then29

if.then29:                                        ; preds = %do.body27
  call void @__sanitizer_cov_trace_pc() #17
  %25 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %state, align 4
  %src_x = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 8
  %27 = ptrtoint ptr %src_x to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %src_x, align 4
  %shr = lshr i32 %28, 16
  %src_y = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 9
  %29 = ptrtoint ptr %src_y to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %src_y, align 4
  %shr32 = lshr i32 %30, 16
  %src_w = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 11
  %31 = ptrtoint ptr %src_w to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %src_w, align 4
  %shr34 = lshr i32 %32, 16
  %src_h = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 10
  %33 = ptrtoint ptr %src_h to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %src_h, align 4
  %shr36 = lshr i32 %34, 16
  %crtc_x = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 4
  %35 = ptrtoint ptr %crtc_x to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %crtc_x, align 4
  %crtc_y = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 5
  %37 = ptrtoint ptr %crtc_y to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %crtc_y, align 4
  %crtc_w = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 6
  %39 = ptrtoint ptr %crtc_w to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %crtc_w, align 4
  %crtc_h = getelementptr inbounds %struct.drm_plane_state, ptr %26, i32 0, i32 7
  %41 = ptrtoint ptr %crtc_h to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %crtc_h, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.289, i32 noundef %shr, i32 noundef %shr32, i32 noundef %shr34, i32 noundef %shr36, i32 noundef %36, i32 noundef %38, i32 noundef %40, i32 noundef %42) #15
  br label %for.inc

do.body42:                                        ; preds = %do.body27
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug687, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_plane_set_danger_state, %if.then54)) #15
          to label %for.inc [label %if.then54], !srcloc !1188

if.then54:                                        ; preds = %do.body42
  call void @__sanitizer_cov_trace_pc() #17
  %43 = ptrtoint ptr %state to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %state, align 4
  %src_x56 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 8
  %45 = ptrtoint ptr %src_x56 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %src_x56, align 4
  %shr57 = lshr i32 %46, 16
  %src_y59 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 9
  %47 = ptrtoint ptr %src_y59 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %src_y59, align 4
  %shr60 = lshr i32 %48, 16
  %src_w62 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 11
  %49 = ptrtoint ptr %src_w62 to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load i32, ptr %src_w62, align 4
  %shr63 = lshr i32 %50, 16
  %src_h65 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 10
  %51 = ptrtoint ptr %src_h65 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %src_h65, align 4
  %shr66 = lshr i32 %52, 16
  %crtc_x68 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 4
  %53 = ptrtoint ptr %crtc_x68 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %crtc_x68, align 4
  %crtc_y70 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 5
  %55 = ptrtoint ptr %crtc_y70 to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load i32, ptr %crtc_y70, align 4
  %crtc_w72 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 6
  %57 = ptrtoint ptr %crtc_w72 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %crtc_w72, align 4
  %crtc_h74 = getelementptr inbounds %struct.drm_plane_state, ptr %44, i32 0, i32 7
  %59 = ptrtoint ptr %crtc_h74 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %crtc_h74, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug687, ptr noundef nonnull @.str.290, ptr noundef nonnull @.str.287, i32 noundef 132, i32 noundef %shr57, i32 noundef %shr60, i32 noundef %shr63, i32 noundef %shr66, i32 noundef %54, i32 noundef %56, i32 noundef %58, i32 noundef %60) #15
  br label %for.inc

do.body82:                                        ; preds = %land.lhs.true.do.body82_crit_edge, %for.body.do.body82_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @__drm_debug to i32))
  %61 = load i32, ptr @__drm_debug, align 4
  %and.i152 = and i32 %61, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i152)
  %tobool.i153.not = icmp eq i32 %and.i152, 0
  br i1 %tobool.i153.not, label %do.body88, label %if.then84

if.then84:                                        ; preds = %do.body82
  call void @__sanitizer_cov_trace_pc() #17
  %base85 = getelementptr i8, ptr %.pn161, i32 120
  %62 = ptrtoint ptr %base85 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load i32, ptr %base85, align 4
  tail call void (i32, ptr, ...) @__drm_dbg(i32 noundef 1, ptr noundef nonnull @.str.291, i32 noundef %63) #15
  br label %for.inc

do.body88:                                        ; preds = %do.body82
  call void @__sanitizer_cov_trace_pc() #17
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug688, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@_dpu_plane_set_danger_state, %if.then100)) #15
          to label %for.inc [label %if.then100], !srcloc !1188

if.then100:                                       ; preds = %do.body88
  call void @__sanitizer_cov_trace_pc() #17
  %base101 = getelementptr i8, ptr %.pn161, i32 120
  %64 = ptrtoint ptr %base101 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load i32, ptr %base101, align 4
  tail call void (ptr, ptr, ...) @__dynamic_pr_debug(ptr noundef nonnull @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug688, ptr noundef nonnull @.str.292, ptr noundef nonnull @.str.287, i32 noundef 134, i32 noundef %65) #15
  br label %for.inc

for.inc:                                          ; preds = %if.then100, %do.body88, %if.then84, %if.then54, %do.body42, %if.then29
  %66 = ptrtoint ptr %.pn161 to i32
  call void @__asan_load4_noabort(i32 %66)
  %.pn = load ptr, ptr %.pn161, align 4
  %67 = ptrtoint ptr %dev to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load ptr, ptr %dev, align 8
  %plane_list3 = getelementptr inbounds %struct.drm_device, ptr %68, i32 0, i32 30, i32 18
  %cmp.not = icmp eq ptr %.pn, %plane_list3
  br i1 %cmp.not, label %for.inc.for.end_crit_edge, label %for.inc.for.body_crit_edge

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.inc.for.end_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.end:                                          ; preds = %for.inc.for.end_crit_edge, %entry.for.end_crit_edge
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_plane_danger_signal_ctrl(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @msm_dss_put_clk(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @devm_kfree(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @__pm_runtime_disable(ptr noundef, i1 noundef zeroext) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @component_del(ptr noundef, ptr noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pm_runtime_force_suspend(ptr noundef) #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @pm_runtime_force_resume(ptr noundef) #2

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_runtime_suspend(ptr noundef %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr i8, ptr %dev, i32 164
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %mp1 = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21
  %call2 = tail call i32 @dev_pm_opp_set_rate(ptr noundef %dev, i32 noundef 0) #15
  %clk_config = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21, i32 1
  %2 = ptrtoint ptr %clk_config to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %clk_config, align 4
  %4 = ptrtoint ptr %mp1 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %mp1, align 4
  %call3 = tail call i32 @msm_dss_enable_clk(ptr noundef %3, i32 noundef %5, i32 noundef 0) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool.not = icmp eq i32 %call3, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  %call5 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.293, ptr noundef nonnull @.str.294, i32 noundef 1305, i32 noundef %call3) #20
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  %num_paths = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 24
  %6 = ptrtoint ptr %num_paths to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %num_paths, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp15.not = icmp eq i32 %7, 0
  br i1 %cmp15.not, label %if.end.for.end_crit_edge, label %if.end.for.body_crit_edge

if.end.for.body_crit_edge:                        ; preds = %if.end
  br label %for.body

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body:                                         ; preds = %for.body.for.body_crit_edge, %if.end.for.body_crit_edge
  %i.016 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %if.end.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.dpu_kms, ptr %1, i32 0, i32 23, i32 %i.016
  %8 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %arrayidx, align 4
  %call6 = tail call i32 @icc_set_bw(ptr noundef %9, i32 noundef 0, i32 noundef 0) #15
  %inc = add nuw i32 %i.016, 1
  %10 = ptrtoint ptr %num_paths to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %num_paths, align 4
  %cmp = icmp ult i32 %inc, %11
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end.for.end_crit_edge
  ret i32 %call3
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @dpu_runtime_resume(ptr nocapture noundef readonly %dev) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #17
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_data.i.i = getelementptr i8, ptr %dev, i32 164
  %0 = ptrtoint ptr %driver_data.i.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_data.i.i, align 4
  %mp1 = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21
  %dev2 = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 1
  %2 = ptrtoint ptr %dev2 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dev2, align 8
  %num_paths = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 24
  %4 = ptrtoint ptr %num_paths to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %num_paths, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool.not = icmp eq i32 %5, 0
  br i1 %tobool.not, label %if.end, label %entry.for.body.preheader_crit_edge, !prof !1170

entry.for.body.preheader_crit_edge:               ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.preheader

if.end:                                           ; preds = %entry
  tail call void (ptr, i32, i32, ptr, ...) @warn_slowpath_fmt(ptr noundef nonnull @.str, i32 noundef 1325, i32 noundef 9, ptr noundef null) #15
  %6 = ptrtoint ptr %num_paths to i32
  call void @__asan_load4_noabort(i32 %6)
  %.pr = load i32, ptr %num_paths, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %.pr)
  %cmp73.not = icmp eq i32 %.pr, 0
  br i1 %cmp73.not, label %if.end.for.end_crit_edge, label %if.end.for.body.preheader_crit_edge

if.end.for.body.preheader_crit_edge:              ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body.preheader

if.end.for.end_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.preheader:                               ; preds = %if.end.for.body.preheader_crit_edge, %entry.for.body.preheader_crit_edge
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.074 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %arrayidx = getelementptr %struct.dpu_kms, ptr %1, i32 0, i32 23, i32 %i.074
  %7 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %arrayidx, align 4
  %call25 = tail call i32 @icc_set_bw(ptr noundef %8, i32 noundef 0, i32 noundef 400000) #15
  %inc = add nuw i32 %i.074, 1
  %9 = ptrtoint ptr %num_paths to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %num_paths, align 4
  %cmp = icmp ult i32 %inc, %10
  br i1 %cmp, label %for.body.for.body_crit_edge, label %for.body.for.end_crit_edge

for.body.for.end_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.end

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body

for.end:                                          ; preds = %for.body.for.end_crit_edge, %if.end.for.end_crit_edge
  %clk_config = getelementptr inbounds %struct.dpu_kms, ptr %1, i32 0, i32 21, i32 1
  %11 = ptrtoint ptr %clk_config to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %clk_config, align 4
  %13 = ptrtoint ptr %mp1 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %mp1, align 4
  %call26 = tail call i32 @msm_dss_enable_clk(ptr noundef %12, i32 noundef %14, i32 noundef 1) #15
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call26)
  %tobool27.not = icmp eq i32 %call26, 0
  br i1 %tobool27.not, label %if.end34, label %do.end31

do.end31:                                         ; preds = %for.end
  call void @__sanitizer_cov_trace_pc() #17
  %call33 = tail call i32 (ptr, ...) @_printk(ptr noundef nonnull @.str.295, ptr noundef nonnull @.str.296, i32 noundef 1332, i32 noundef %call26) #20
  br label %cleanup

if.end34:                                         ; preds = %for.end
  tail call void @dpu_vbif_init_memtypes(ptr noundef %1) #15
  %encoder_list = getelementptr inbounds %struct.drm_device, ptr %3, i32 0, i32 30, i32 16
  %15 = ptrtoint ptr %encoder_list to i32
  call void @__asan_load4_noabort(i32 %15)
  %.pn75 = load ptr, ptr %encoder_list, align 4
  %cmp41.not76 = icmp eq ptr %.pn75, %encoder_list
  br i1 %cmp41.not76, label %if.end34.cleanup_crit_edge, label %if.end34.for.body44_crit_edge

if.end34.for.body44_crit_edge:                    ; preds = %if.end34
  br label %for.body44

if.end34.cleanup_crit_edge:                       ; preds = %if.end34
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

for.body44:                                       ; preds = %for.body44.for.body44_crit_edge, %if.end34.for.body44_crit_edge
  %.pn77 = phi ptr [ %.pn, %for.body44.for.body44_crit_edge ], [ %.pn75, %if.end34.for.body44_crit_edge ]
  %encoder.0 = getelementptr i8, ptr %.pn77, i32 -4
  tail call void @dpu_encoder_virt_runtime_resume(ptr noundef %encoder.0) #15
  %16 = ptrtoint ptr %.pn77 to i32
  call void @__asan_load4_noabort(i32 %16)
  %.pn = load ptr, ptr %.pn77, align 4
  %cmp41.not = icmp eq ptr %.pn, %encoder_list
  br i1 %cmp41.not, label %for.body44.cleanup_crit_edge, label %for.body44.for.body44_crit_edge

for.body44.for.body44_crit_edge:                  ; preds = %for.body44
  call void @__sanitizer_cov_trace_pc() #17
  br label %for.body44

for.body44.cleanup_crit_edge:                     ; preds = %for.body44
  call void @__sanitizer_cov_trace_pc() #17
  br label %cleanup

cleanup:                                          ; preds = %for.body44.cleanup_crit_edge, %if.end34.cleanup_crit_edge, %do.end31
  ret i32 %call26
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @dev_pm_opp_set_rate(ptr noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @msm_dss_enable_clk(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @icc_set_bw(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #2

; Function Attrs: null_pointer_is_valid
declare dso_local void @dpu_encoder_virt_runtime_resume(ptr noundef) local_unnamed_addr #2

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.smin.i32(i32, i32) #11

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i64 @llvm.abs.i64(i64, i1 immarg) #11

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #15

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp8(i64, i64)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_load1_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #16 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 491)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #16 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 491)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #3 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { nofree nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #5 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #6 = { cold nounwind null_pointer_is_valid optsize sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { argmemonly mustprogress nofree nounwind null_pointer_is_valid willreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #8 = { argmemonly mustprogress nofree nounwind null_pointer_is_valid readonly willreturn "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #9 = { nounwind readonly }
attributes #10 = { nocallback nofree nosync nounwind readnone willreturn }
attributes #11 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #12 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #13 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #14 = { inlinehint nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #15 = { nounwind }
attributes #16 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #17 = { nomerge }
attributes #18 = { nobuiltin nounwind }
attributes #19 = { nobuiltin }
attributes #20 = { cold nounwind }
attributes #21 = { nounwind readnone }
attributes #22 = { nounwind allocsize(2) }

!llvm.asan.globals = !{!0, !2, !3, !4, !6, !7, !8, !10, !11, !12, !14, !15, !16, !18, !19, !20, !22, !23, !24, !26, !27, !28, !30, !31, !32, !34, !35, !36, !38, !39, !40, !42, !43, !44, !46, !47, !48, !50, !51, !52, !54, !55, !56, !58, !59, !60, !62, !63, !64, !66, !67, !68, !70, !71, !72, !74, !75, !76, !78, !79, !80, !82, !83, !84, !86, !87, !88, !90, !91, !92, !94, !95, !96, !98, !99, !100, !102, !103, !104, !106, !107, !108, !110, !111, !112, !114, !115, !116, !118, !119, !120, !122, !123, !124, !126, !127, !128, !130, !131, !132, !134, !135, !136, !138, !139, !140, !142, !143, !144, !146, !147, !148, !150, !151, !152, !154, !155, !156, !158, !159, !160, !162, !163, !164, !166, !167, !168, !170, !171, !172, !174, !175, !176, !178, !179, !180, !182, !183, !184, !186, !187, !188, !190, !191, !192, !194, !195, !196, !198, !199, !200, !202, !203, !204, !206, !207, !208, !210, !211, !212, !214, !215, !216, !218, !219, !220, !222, !223, !224, !226, !227, !228, !230, !231, !232, !234, !235, !236, !238, !239, !240, !242, !243, !244, !246, !247, !248, !250, !251, !252, !254, !255, !256, !258, !259, !260, !262, !263, !264, !266, !267, !268, !270, !271, !272, !273, !274, !275, !276, !277, !278, !279, !280, !281, !282, !283, !284, !285, !286, !287, !288, !289, !290, !291, !292, !293, !295, !296, !297, !298, !299, !300, !301, !302, !304, !305, !306, !307, !308, !309, !310, !311, !312, !313, !314, !315, !316, !317, !318, !319, !320, !321, !322, !323, !324, !325, !326, !327, !328, !329, !330, !331, !333, !334, !335, !336, !337, !338, !339, !340, !342, !343, !344, !345, !346, !347, !348, !349, !350, !351, !352, !353, !354, !355, !356, !357, !358, !359, !360, !361, !362, !364, !365, !366, !367, !368, !370, !371, !372, !373, !374, !375, !376, !377, !378, !379, !380, !381, !382, !383, !384, !385, !386, !387, !388, !389, !390, !391, !392, !393, !394, !395, !396, !397, !398, !399, !400, !401, !402, !403, !404, !405, !407, !408, !409, !410, !411, !412, !413, !414, !415, !416, !417, !418, !419, !420, !421, !422, !424, !425, !426, !427, !428, !429, !430, !431, !432, !433, !434, !435, !436, !437, !439, !440, !441, !442, !443, !444, !445, !446, !447, !448, !449, !451, !452, !453, !454, !455, !456, !457, !458, !459, !460, !461, !462, !463, !464, !465, !466, !467, !468, !469, !470, !471, !472, !473, !474, !475, !476, !477, !478, !479, !480, !481, !482, !483, !484, !485, !486, !487, !488, !489, !490, !491, !492, !493, !494, !495, !496, !497, !498, !499, !500, !501, !502, !503, !504, !505, !506, !507, !508, !509, !510, !511, !512, !513, !514, !515, !516, !517, !518, !519, !520, !521, !522, !523, !524, !525, !526, !527, !529, !531, !532, !533, !534, !536, !537, !538, !540, !541, !542, !543, !544, !545, !546, !547, !548, !549, !550, !551, !552, !553, !554, !555, !556, !557, !558, !559, !560, !561, !562, !563, !564, !565, !566, !567, !568, !569, !570, !571, !572, !573, !574, !575, !576, !577, !578, !579, !580, !581, !582, !583, !584, !585, !586, !587, !588, !589, !590, !591, !592, !593, !594, !595, !596, !597, !598, !599, !600, !601, !602, !603, !604, !605, !606, !607, !608, !610, !611, !612, !613, !614, !615, !616, !617, !618, !619, !620, !621, !622, !623, !624, !625, !626, !627, !628, !629, !630, !631, !632, !633, !634, !635, !636, !637, !638, !639, !640, !641, !642, !643, !644, !645, !646, !647, !648, !649, !650, !651, !652, !653, !654, !655, !656, !657, !658, !659, !660, !661, !662, !663, !664, !665, !666, !667, !668, !669, !670, !671, !672, !673, !674, !675, !676, !677, !678, !679, !680, !681, !682, !683, !684, !685, !686, !687, !688, !689, !690, !691, !692, !693, !694, !695, !696, !697, !698, !699, !700, !701, !702, !703, !704, !705, !706, !707, !708, !709, !710, !711, !712, !713, !714, !715, !716, !717, !718, !719, !720, !721, !722, !723, !724, !725, !726, !727, !728, !729, !730, !731, !732, !733, !734, !735, !736, !737, !738, !739, !740, !741, !742, !743, !744, !745, !746, !747, !748, !749, !750, !751, !752, !753, !754, !755, !756, !757, !758, !759, !760, !761, !762, !763, !764, !765, !766, !767, !768, !769, !770, !771, !772, !773, !774, !775, !776, !777, !778, !779, !780, !781, !782, !783, !784, !785, !786, !787, !788, !789, !790, !791, !792, !793, !794, !795, !796, !797, !798, !799, !800, !801, !802, !803, !804, !805, !806, !807, !808, !809, !810, !811, !812, !813, !814, !815, !816, !817, !818, !819, !820, !821, !822, !823, !824, !825, !826, !827, !828, !829, !830, !831, !832, !833, !834, !835, !836, !837, !838, !839, !840, !841, !842, !843, !844, !845, !846, !847, !848, !849, !850, !851, !852, !853, !854, !855, !856, !857, !858, !859, !860, !861, !862, !863, !864, !865, !866, !867, !868, !869, !870, !871, !872, !873, !874, !875, !876, !877, !878, !879, !880, !881, !882, !883, !885, !887, !889, !891, !893, !895, !897, !899, !901, !903, !905, !906, !907, !908, !909, !910, !912, !913, !914, !916, !917, !918, !920, !921, !923, !925, !926, !927, !928, !930, !932, !933, !934, !936, !938, !940, !941, !942, !944, !946, !947, !948, !949, !951, !953, !954, !955, !957, !958, !959, !961, !962, !963, !965, !966, !967, !969, !970, !971, !973, !974, !975, !977, !978, !979, !981, !982, !983, !985, !986, !987, !989, !990, !991, !993, !995, !997, !999, !1001, !1002, !1003, !1004, !1006, !1007, !1008, !1010, !1011, !1012, !1013, !1015, !1016, !1017, !1019, !1020, !1021, !1022, !1024, !1025, !1026, !1028, !1029, !1031, !1032, !1033, !1035, !1036, !1037, !1039, !1040, !1041, !1043, !1044, !1045, !1046, !1047, !1048, !1050, !1051, !1053, !1054, !1055, !1056, !1058, !1059, !1060, !1062, !1063, !1064, !1066, !1067, !1068, !1069, !1070, !1072, !1073, !1074, !1076, !1077, !1078, !1080, !1082, !1084, !1086, !1088, !1090, !1092, !1094, !1096, !1098, !1100, !1102, !1104, !1106, !1108, !1109, !1110, !1111, !1113, !1115, !1117, !1119, !1121, !1123, !1125, !1127, !1128, !1129, !1130, !1132, !1133, !1134, !1136, !1137, !1138, !1139, !1141, !1142, !1143, !1145, !1146, !1147, !1149, !1151, !1152, !1153, !1154, !1156, !1157, !1158}
!llvm.named.register.sp = !{!1159}
!llvm.module.flags = !{!1160, !1161, !1162, !1163, !1164, !1165, !1166, !1167}
!llvm.ident = !{!1168}

!0 = !{ptr @__tracepoint_dpu_perf_set_qos_luts, !1, !"__tracepoint_dpu_perf_set_qos_luts", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 24, i32 1}
!2 = !{ptr @__tracepoint_ptr_dpu_perf_set_qos_luts, !1, !"__tracepoint_ptr_dpu_perf_set_qos_luts", i1 false, i1 false}
!3 = !{ptr @__SCK__tp_func_dpu_perf_set_qos_luts, !1, !"__SCK__tp_func_dpu_perf_set_qos_luts", i1 false, i1 false}
!4 = !{ptr @__tracepoint_dpu_perf_set_danger_luts, !5, !"__tracepoint_dpu_perf_set_danger_luts", i1 false, i1 false}
!5 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 50, i32 1}
!6 = !{ptr @__tracepoint_ptr_dpu_perf_set_danger_luts, !5, !"__tracepoint_ptr_dpu_perf_set_danger_luts", i1 false, i1 false}
!7 = !{ptr @__SCK__tp_func_dpu_perf_set_danger_luts, !5, !"__SCK__tp_func_dpu_perf_set_danger_luts", i1 false, i1 false}
!8 = !{ptr @__tracepoint_dpu_perf_set_ot, !9, !"__tracepoint_dpu_perf_set_ot", i1 false, i1 false}
!9 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 74, i32 1}
!10 = !{ptr @__tracepoint_ptr_dpu_perf_set_ot, !9, !"__tracepoint_ptr_dpu_perf_set_ot", i1 false, i1 false}
!11 = !{ptr @__SCK__tp_func_dpu_perf_set_ot, !9, !"__SCK__tp_func_dpu_perf_set_ot", i1 false, i1 false}
!12 = !{ptr @__tracepoint_dpu_cmd_release_bw, !13, !"__tracepoint_dpu_cmd_release_bw", i1 false, i1 false}
!13 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 94, i32 1}
!14 = !{ptr @__tracepoint_ptr_dpu_cmd_release_bw, !13, !"__tracepoint_ptr_dpu_cmd_release_bw", i1 false, i1 false}
!15 = !{ptr @__SCK__tp_func_dpu_cmd_release_bw, !13, !"__SCK__tp_func_dpu_cmd_release_bw", i1 false, i1 false}
!16 = !{ptr @__tracepoint_tracing_mark_write, !17, !"__tracepoint_tracing_mark_write", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 106, i32 1}
!18 = !{ptr @__tracepoint_ptr_tracing_mark_write, !17, !"__tracepoint_ptr_tracing_mark_write", i1 false, i1 false}
!19 = !{ptr @__SCK__tp_func_tracing_mark_write, !17, !"__SCK__tp_func_tracing_mark_write", i1 false, i1 false}
!20 = !{ptr @__tracepoint_dpu_trace_counter, !21, !"__tracepoint_dpu_trace_counter", i1 false, i1 false}
!21 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 123, i32 1}
!22 = !{ptr @__tracepoint_ptr_dpu_trace_counter, !21, !"__tracepoint_ptr_dpu_trace_counter", i1 false, i1 false}
!23 = !{ptr @__SCK__tp_func_dpu_trace_counter, !21, !"__SCK__tp_func_dpu_trace_counter", i1 false, i1 false}
!24 = !{ptr @__tracepoint_dpu_perf_crtc_update, !25, !"__tracepoint_dpu_perf_crtc_update", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 140, i32 1}
!26 = !{ptr @__tracepoint_ptr_dpu_perf_crtc_update, !25, !"__tracepoint_ptr_dpu_perf_crtc_update", i1 false, i1 false}
!27 = !{ptr @__SCK__tp_func_dpu_perf_crtc_update, !25, !"__SCK__tp_func_dpu_perf_crtc_update", i1 false, i1 false}
!28 = !{ptr @__tracepoint_dpu_enc_irq_register_success, !29, !"__tracepoint_dpu_enc_irq_register_success", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 188, i32 1}
!30 = !{ptr @__tracepoint_ptr_dpu_enc_irq_register_success, !29, !"__tracepoint_ptr_dpu_enc_irq_register_success", i1 false, i1 false}
!31 = !{ptr @__SCK__tp_func_dpu_enc_irq_register_success, !29, !"__SCK__tp_func_dpu_enc_irq_register_success", i1 false, i1 false}
!32 = !{ptr @__tracepoint_dpu_enc_irq_unregister_success, !33, !"__tracepoint_dpu_enc_irq_unregister_success", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 193, i32 1}
!34 = !{ptr @__tracepoint_ptr_dpu_enc_irq_unregister_success, !33, !"__tracepoint_ptr_dpu_enc_irq_unregister_success", i1 false, i1 false}
!35 = !{ptr @__SCK__tp_func_dpu_enc_irq_unregister_success, !33, !"__SCK__tp_func_dpu_enc_irq_unregister_success", i1 false, i1 false}
!36 = !{ptr @__tracepoint_dpu_enc_irq_wait_success, !37, !"__tracepoint_dpu_enc_irq_wait_success", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 199, i32 1}
!38 = !{ptr @__tracepoint_ptr_dpu_enc_irq_wait_success, !37, !"__tracepoint_ptr_dpu_enc_irq_wait_success", i1 false, i1 false}
!39 = !{ptr @__SCK__tp_func_dpu_enc_irq_wait_success, !37, !"__SCK__tp_func_dpu_enc_irq_wait_success", i1 false, i1 false}
!40 = !{ptr @__tracepoint_dpu_enc_atomic_check, !41, !"__tracepoint_dpu_enc_atomic_check", i1 false, i1 false}
!41 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 233, i32 1}
!42 = !{ptr @__tracepoint_ptr_dpu_enc_atomic_check, !41, !"__tracepoint_ptr_dpu_enc_atomic_check", i1 false, i1 false}
!43 = !{ptr @__SCK__tp_func_dpu_enc_atomic_check, !41, !"__SCK__tp_func_dpu_enc_atomic_check", i1 false, i1 false}
!44 = !{ptr @__tracepoint_dpu_enc_mode_set, !45, !"__tracepoint_dpu_enc_mode_set", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 237, i32 1}
!46 = !{ptr @__tracepoint_ptr_dpu_enc_mode_set, !45, !"__tracepoint_ptr_dpu_enc_mode_set", i1 false, i1 false}
!47 = !{ptr @__SCK__tp_func_dpu_enc_mode_set, !45, !"__SCK__tp_func_dpu_enc_mode_set", i1 false, i1 false}
!48 = !{ptr @__tracepoint_dpu_enc_disable, !49, !"__tracepoint_dpu_enc_disable", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 241, i32 1}
!50 = !{ptr @__tracepoint_ptr_dpu_enc_disable, !49, !"__tracepoint_ptr_dpu_enc_disable", i1 false, i1 false}
!51 = !{ptr @__SCK__tp_func_dpu_enc_disable, !49, !"__SCK__tp_func_dpu_enc_disable", i1 false, i1 false}
!52 = !{ptr @__tracepoint_dpu_enc_kickoff, !53, !"__tracepoint_dpu_enc_kickoff", i1 false, i1 false}
!53 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 245, i32 1}
!54 = !{ptr @__tracepoint_ptr_dpu_enc_kickoff, !53, !"__tracepoint_ptr_dpu_enc_kickoff", i1 false, i1 false}
!55 = !{ptr @__SCK__tp_func_dpu_enc_kickoff, !53, !"__SCK__tp_func_dpu_enc_kickoff", i1 false, i1 false}
!56 = !{ptr @__tracepoint_dpu_enc_prepare_kickoff, !57, !"__tracepoint_dpu_enc_prepare_kickoff", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 249, i32 1}
!58 = !{ptr @__tracepoint_ptr_dpu_enc_prepare_kickoff, !57, !"__tracepoint_ptr_dpu_enc_prepare_kickoff", i1 false, i1 false}
!59 = !{ptr @__SCK__tp_func_dpu_enc_prepare_kickoff, !57, !"__SCK__tp_func_dpu_enc_prepare_kickoff", i1 false, i1 false}
!60 = !{ptr @__tracepoint_dpu_enc_prepare_kickoff_reset, !61, !"__tracepoint_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!61 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 253, i32 1}
!62 = !{ptr @__tracepoint_ptr_dpu_enc_prepare_kickoff_reset, !61, !"__tracepoint_ptr_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!63 = !{ptr @__SCK__tp_func_dpu_enc_prepare_kickoff_reset, !61, !"__SCK__tp_func_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!64 = !{ptr @__tracepoint_dpu_crtc_complete_flip, !65, !"__tracepoint_dpu_crtc_complete_flip", i1 false, i1 false}
!65 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 257, i32 1}
!66 = !{ptr @__tracepoint_ptr_dpu_crtc_complete_flip, !65, !"__tracepoint_ptr_dpu_crtc_complete_flip", i1 false, i1 false}
!67 = !{ptr @__SCK__tp_func_dpu_crtc_complete_flip, !65, !"__SCK__tp_func_dpu_crtc_complete_flip", i1 false, i1 false}
!68 = !{ptr @__tracepoint_dpu_crtc_vblank_cb, !69, !"__tracepoint_dpu_crtc_vblank_cb", i1 false, i1 false}
!69 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 261, i32 1}
!70 = !{ptr @__tracepoint_ptr_dpu_crtc_vblank_cb, !69, !"__tracepoint_ptr_dpu_crtc_vblank_cb", i1 false, i1 false}
!71 = !{ptr @__SCK__tp_func_dpu_crtc_vblank_cb, !69, !"__SCK__tp_func_dpu_crtc_vblank_cb", i1 false, i1 false}
!72 = !{ptr @__tracepoint_dpu_crtc_complete_commit, !73, !"__tracepoint_dpu_crtc_complete_commit", i1 false, i1 false}
!73 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 265, i32 1}
!74 = !{ptr @__tracepoint_ptr_dpu_crtc_complete_commit, !73, !"__tracepoint_ptr_dpu_crtc_complete_commit", i1 false, i1 false}
!75 = !{ptr @__SCK__tp_func_dpu_crtc_complete_commit, !73, !"__SCK__tp_func_dpu_crtc_complete_commit", i1 false, i1 false}
!76 = !{ptr @__tracepoint_dpu_kms_commit, !77, !"__tracepoint_dpu_kms_commit", i1 false, i1 false}
!77 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 269, i32 1}
!78 = !{ptr @__tracepoint_ptr_dpu_kms_commit, !77, !"__tracepoint_ptr_dpu_kms_commit", i1 false, i1 false}
!79 = !{ptr @__SCK__tp_func_dpu_kms_commit, !77, !"__SCK__tp_func_dpu_kms_commit", i1 false, i1 false}
!80 = !{ptr @__tracepoint_dpu_kms_wait_for_commit_done, !81, !"__tracepoint_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!81 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 273, i32 1}
!82 = !{ptr @__tracepoint_ptr_dpu_kms_wait_for_commit_done, !81, !"__tracepoint_ptr_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!83 = !{ptr @__SCK__tp_func_dpu_kms_wait_for_commit_done, !81, !"__SCK__tp_func_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!84 = !{ptr @__tracepoint_dpu_crtc_runtime_resume, !85, !"__tracepoint_dpu_crtc_runtime_resume", i1 false, i1 false}
!85 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 277, i32 1}
!86 = !{ptr @__tracepoint_ptr_dpu_crtc_runtime_resume, !85, !"__tracepoint_ptr_dpu_crtc_runtime_resume", i1 false, i1 false}
!87 = !{ptr @__SCK__tp_func_dpu_crtc_runtime_resume, !85, !"__SCK__tp_func_dpu_crtc_runtime_resume", i1 false, i1 false}
!88 = !{ptr @__tracepoint_dpu_enc_enable, !89, !"__tracepoint_dpu_enc_enable", i1 false, i1 false}
!89 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 282, i32 1}
!90 = !{ptr @__tracepoint_ptr_dpu_enc_enable, !89, !"__tracepoint_ptr_dpu_enc_enable", i1 false, i1 false}
!91 = !{ptr @__SCK__tp_func_dpu_enc_enable, !89, !"__SCK__tp_func_dpu_enc_enable", i1 false, i1 false}
!92 = !{ptr @__tracepoint_dpu_enc_underrun_cb, !93, !"__tracepoint_dpu_enc_underrun_cb", i1 false, i1 false}
!93 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 312, i32 1}
!94 = !{ptr @__tracepoint_ptr_dpu_enc_underrun_cb, !93, !"__tracepoint_ptr_dpu_enc_underrun_cb", i1 false, i1 false}
!95 = !{ptr @__SCK__tp_func_dpu_enc_underrun_cb, !93, !"__SCK__tp_func_dpu_enc_underrun_cb", i1 false, i1 false}
!96 = !{ptr @__tracepoint_dpu_enc_trigger_start, !97, !"__tracepoint_dpu_enc_trigger_start", i1 false, i1 false}
!97 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 316, i32 1}
!98 = !{ptr @__tracepoint_ptr_dpu_enc_trigger_start, !97, !"__tracepoint_ptr_dpu_enc_trigger_start", i1 false, i1 false}
!99 = !{ptr @__SCK__tp_func_dpu_enc_trigger_start, !97, !"__SCK__tp_func_dpu_enc_trigger_start", i1 false, i1 false}
!100 = !{ptr @__tracepoint_dpu_enc_atomic_check_flags, !101, !"__tracepoint_dpu_enc_atomic_check_flags", i1 false, i1 false}
!101 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 321, i32 1}
!102 = !{ptr @__tracepoint_ptr_dpu_enc_atomic_check_flags, !101, !"__tracepoint_ptr_dpu_enc_atomic_check_flags", i1 false, i1 false}
!103 = !{ptr @__SCK__tp_func_dpu_enc_atomic_check_flags, !101, !"__SCK__tp_func_dpu_enc_atomic_check_flags", i1 false, i1 false}
!104 = !{ptr @__tracepoint_dpu_enc_rc_helper, !105, !"__tracepoint_dpu_enc_rc_helper", i1 false, i1 false}
!105 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 350, i32 1}
!106 = !{ptr @__tracepoint_ptr_dpu_enc_rc_helper, !105, !"__tracepoint_ptr_dpu_enc_rc_helper", i1 false, i1 false}
!107 = !{ptr @__SCK__tp_func_dpu_enc_rc_helper, !105, !"__SCK__tp_func_dpu_enc_rc_helper", i1 false, i1 false}
!108 = !{ptr @__tracepoint_dpu_enc_vblank_cb, !109, !"__tracepoint_dpu_enc_vblank_cb", i1 false, i1 false}
!109 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 354, i32 1}
!110 = !{ptr @__tracepoint_ptr_dpu_enc_vblank_cb, !109, !"__tracepoint_ptr_dpu_enc_vblank_cb", i1 false, i1 false}
!111 = !{ptr @__SCK__tp_func_dpu_enc_vblank_cb, !109, !"__SCK__tp_func_dpu_enc_vblank_cb", i1 false, i1 false}
!112 = !{ptr @__tracepoint_dpu_enc_frame_event_cb, !113, !"__tracepoint_dpu_enc_frame_event_cb", i1 false, i1 false}
!113 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 358, i32 1}
!114 = !{ptr @__tracepoint_ptr_dpu_enc_frame_event_cb, !113, !"__tracepoint_ptr_dpu_enc_frame_event_cb", i1 false, i1 false}
!115 = !{ptr @__SCK__tp_func_dpu_enc_frame_event_cb, !113, !"__SCK__tp_func_dpu_enc_frame_event_cb", i1 false, i1 false}
!116 = !{ptr @__tracepoint_dpu_enc_phys_cmd_connect_te, !117, !"__tracepoint_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!117 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 362, i32 1}
!118 = !{ptr @__tracepoint_ptr_dpu_enc_phys_cmd_connect_te, !117, !"__tracepoint_ptr_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!119 = !{ptr @__SCK__tp_func_dpu_enc_phys_cmd_connect_te, !117, !"__SCK__tp_func_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!120 = !{ptr @__tracepoint_dpu_enc_rc, !121, !"__tracepoint_dpu_enc_rc", i1 false, i1 false}
!121 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 367, i32 1}
!122 = !{ptr @__tracepoint_ptr_dpu_enc_rc, !121, !"__tracepoint_ptr_dpu_enc_rc", i1 false, i1 false}
!123 = !{ptr @__SCK__tp_func_dpu_enc_rc, !121, !"__SCK__tp_func_dpu_enc_rc", i1 false, i1 false}
!124 = !{ptr @__tracepoint_dpu_enc_frame_done_cb_not_busy, !125, !"__tracepoint_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!125 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 391, i32 1}
!126 = !{ptr @__tracepoint_ptr_dpu_enc_frame_done_cb_not_busy, !125, !"__tracepoint_ptr_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!127 = !{ptr @__SCK__tp_func_dpu_enc_frame_done_cb_not_busy, !125, !"__SCK__tp_func_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!128 = !{ptr @__tracepoint_dpu_enc_frame_done_cb, !129, !"__tracepoint_dpu_enc_frame_done_cb", i1 false, i1 false}
!129 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 408, i32 1}
!130 = !{ptr @__tracepoint_ptr_dpu_enc_frame_done_cb, !129, !"__tracepoint_ptr_dpu_enc_frame_done_cb", i1 false, i1 false}
!131 = !{ptr @__SCK__tp_func_dpu_enc_frame_done_cb, !129, !"__SCK__tp_func_dpu_enc_frame_done_cb", i1 false, i1 false}
!132 = !{ptr @__tracepoint_dpu_enc_trigger_flush, !133, !"__tracepoint_dpu_enc_trigger_flush", i1 false, i1 false}
!133 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 426, i32 1}
!134 = !{ptr @__tracepoint_ptr_dpu_enc_trigger_flush, !133, !"__tracepoint_ptr_dpu_enc_trigger_flush", i1 false, i1 false}
!135 = !{ptr @__SCK__tp_func_dpu_enc_trigger_flush, !133, !"__SCK__tp_func_dpu_enc_trigger_flush", i1 false, i1 false}
!136 = !{ptr @__tracepoint_dpu_enc_vsync_event_work, !137, !"__tracepoint_dpu_enc_vsync_event_work", i1 false, i1 false}
!137 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 469, i32 1}
!138 = !{ptr @__tracepoint_ptr_dpu_enc_vsync_event_work, !137, !"__tracepoint_ptr_dpu_enc_vsync_event_work", i1 false, i1 false}
!139 = !{ptr @__SCK__tp_func_dpu_enc_vsync_event_work, !137, !"__SCK__tp_func_dpu_enc_vsync_event_work", i1 false, i1 false}
!140 = !{ptr @__tracepoint_dpu_enc_early_kickoff, !141, !"__tracepoint_dpu_enc_early_kickoff", i1 false, i1 false}
!141 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 473, i32 1}
!142 = !{ptr @__tracepoint_ptr_dpu_enc_early_kickoff, !141, !"__tracepoint_ptr_dpu_enc_early_kickoff", i1 false, i1 false}
!143 = !{ptr @__SCK__tp_func_dpu_enc_early_kickoff, !141, !"__SCK__tp_func_dpu_enc_early_kickoff", i1 false, i1 false}
!144 = !{ptr @__tracepoint_dpu_enc_frame_done_timeout, !145, !"__tracepoint_dpu_enc_frame_done_timeout", i1 false, i1 false}
!145 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 491, i32 1}
!146 = !{ptr @__tracepoint_ptr_dpu_enc_frame_done_timeout, !145, !"__tracepoint_ptr_dpu_enc_frame_done_timeout", i1 false, i1 false}
!147 = !{ptr @__SCK__tp_func_dpu_enc_frame_done_timeout, !145, !"__SCK__tp_func_dpu_enc_frame_done_timeout", i1 false, i1 false}
!148 = !{ptr @__tracepoint_dpu_crtc_frame_event_cb, !149, !"__tracepoint_dpu_crtc_frame_event_cb", i1 false, i1 false}
!149 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 495, i32 1}
!150 = !{ptr @__tracepoint_ptr_dpu_crtc_frame_event_cb, !149, !"__tracepoint_ptr_dpu_crtc_frame_event_cb", i1 false, i1 false}
!151 = !{ptr @__SCK__tp_func_dpu_crtc_frame_event_cb, !149, !"__SCK__tp_func_dpu_crtc_frame_event_cb", i1 false, i1 false}
!152 = !{ptr @__tracepoint_dpu_crtc_frame_event_done, !153, !"__tracepoint_dpu_crtc_frame_event_done", i1 false, i1 false}
!153 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 499, i32 1}
!154 = !{ptr @__tracepoint_ptr_dpu_crtc_frame_event_done, !153, !"__tracepoint_ptr_dpu_crtc_frame_event_done", i1 false, i1 false}
!155 = !{ptr @__SCK__tp_func_dpu_crtc_frame_event_done, !153, !"__SCK__tp_func_dpu_crtc_frame_event_done", i1 false, i1 false}
!156 = !{ptr @__tracepoint_dpu_crtc_frame_event_more_pending, !157, !"__tracepoint_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!157 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 503, i32 1}
!158 = !{ptr @__tracepoint_ptr_dpu_crtc_frame_event_more_pending, !157, !"__tracepoint_ptr_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!159 = !{ptr @__SCK__tp_func_dpu_crtc_frame_event_more_pending, !157, !"__SCK__tp_func_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!160 = !{ptr @__tracepoint_dpu_enc_wait_event_timeout, !161, !"__tracepoint_dpu_enc_wait_event_timeout", i1 false, i1 false}
!161 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 508, i32 1}
!162 = !{ptr @__tracepoint_ptr_dpu_enc_wait_event_timeout, !161, !"__tracepoint_ptr_dpu_enc_wait_event_timeout", i1 false, i1 false}
!163 = !{ptr @__SCK__tp_func_dpu_enc_wait_event_timeout, !161, !"__SCK__tp_func_dpu_enc_wait_event_timeout", i1 false, i1 false}
!164 = !{ptr @__tracepoint_dpu_enc_phys_cmd_irq_ctrl, !165, !"__tracepoint_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!165 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 533, i32 1}
!166 = !{ptr @__tracepoint_ptr_dpu_enc_phys_cmd_irq_ctrl, !165, !"__tracepoint_ptr_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!167 = !{ptr @__SCK__tp_func_dpu_enc_phys_cmd_irq_ctrl, !165, !"__SCK__tp_func_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!168 = !{ptr @__tracepoint_dpu_enc_phys_cmd_pp_tx_done, !169, !"__tracepoint_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!169 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 554, i32 1}
!170 = !{ptr @__tracepoint_ptr_dpu_enc_phys_cmd_pp_tx_done, !169, !"__tracepoint_ptr_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!171 = !{ptr @__SCK__tp_func_dpu_enc_phys_cmd_pp_tx_done, !169, !"__SCK__tp_func_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!172 = !{ptr @__tracepoint_dpu_enc_phys_cmd_pdone_timeout, !173, !"__tracepoint_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!173 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 574, i32 1}
!174 = !{ptr @__tracepoint_ptr_dpu_enc_phys_cmd_pdone_timeout, !173, !"__tracepoint_ptr_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!175 = !{ptr @__SCK__tp_func_dpu_enc_phys_cmd_pdone_timeout, !173, !"__SCK__tp_func_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!176 = !{ptr @__tracepoint_dpu_enc_phys_vid_post_kickoff, !177, !"__tracepoint_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!177 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 597, i32 1}
!178 = !{ptr @__tracepoint_ptr_dpu_enc_phys_vid_post_kickoff, !177, !"__tracepoint_ptr_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!179 = !{ptr @__SCK__tp_func_dpu_enc_phys_vid_post_kickoff, !177, !"__SCK__tp_func_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!180 = !{ptr @__tracepoint_dpu_enc_phys_vid_irq_ctrl, !181, !"__tracepoint_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!181 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 611, i32 1}
!182 = !{ptr @__tracepoint_ptr_dpu_enc_phys_vid_irq_ctrl, !181, !"__tracepoint_ptr_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!183 = !{ptr @__SCK__tp_func_dpu_enc_phys_vid_irq_ctrl, !181, !"__SCK__tp_func_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!184 = !{ptr @__tracepoint_dpu_crtc_setup_mixer, !185, !"__tracepoint_dpu_crtc_setup_mixer", i1 false, i1 false}
!185 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 632, i32 1}
!186 = !{ptr @__tracepoint_ptr_dpu_crtc_setup_mixer, !185, !"__tracepoint_ptr_dpu_crtc_setup_mixer", i1 false, i1 false}
!187 = !{ptr @__SCK__tp_func_dpu_crtc_setup_mixer, !185, !"__SCK__tp_func_dpu_crtc_setup_mixer", i1 false, i1 false}
!188 = !{ptr @__tracepoint_dpu_crtc_setup_lm_bounds, !189, !"__tracepoint_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!189 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 679, i32 1}
!190 = !{ptr @__tracepoint_ptr_dpu_crtc_setup_lm_bounds, !189, !"__tracepoint_ptr_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!191 = !{ptr @__SCK__tp_func_dpu_crtc_setup_lm_bounds, !189, !"__SCK__tp_func_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!192 = !{ptr @__tracepoint_dpu_crtc_vblank_enable, !193, !"__tracepoint_dpu_crtc_vblank_enable", i1 false, i1 false}
!193 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 696, i32 1}
!194 = !{ptr @__tracepoint_ptr_dpu_crtc_vblank_enable, !193, !"__tracepoint_ptr_dpu_crtc_vblank_enable", i1 false, i1 false}
!195 = !{ptr @__SCK__tp_func_dpu_crtc_vblank_enable, !193, !"__SCK__tp_func_dpu_crtc_vblank_enable", i1 false, i1 false}
!196 = !{ptr @__tracepoint_dpu_crtc_enable, !197, !"__tracepoint_dpu_crtc_enable", i1 false, i1 false}
!197 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 735, i32 1}
!198 = !{ptr @__tracepoint_ptr_dpu_crtc_enable, !197, !"__tracepoint_ptr_dpu_crtc_enable", i1 false, i1 false}
!199 = !{ptr @__SCK__tp_func_dpu_crtc_enable, !197, !"__SCK__tp_func_dpu_crtc_enable", i1 false, i1 false}
!200 = !{ptr @__tracepoint_dpu_crtc_disable, !201, !"__tracepoint_dpu_crtc_disable", i1 false, i1 false}
!201 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 739, i32 1}
!202 = !{ptr @__tracepoint_ptr_dpu_crtc_disable, !201, !"__tracepoint_ptr_dpu_crtc_disable", i1 false, i1 false}
!203 = !{ptr @__SCK__tp_func_dpu_crtc_disable, !201, !"__SCK__tp_func_dpu_crtc_disable", i1 false, i1 false}
!204 = !{ptr @__tracepoint_dpu_crtc_vblank, !205, !"__tracepoint_dpu_crtc_vblank", i1 false, i1 false}
!205 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 743, i32 1}
!206 = !{ptr @__tracepoint_ptr_dpu_crtc_vblank, !205, !"__tracepoint_ptr_dpu_crtc_vblank", i1 false, i1 false}
!207 = !{ptr @__SCK__tp_func_dpu_crtc_vblank, !205, !"__SCK__tp_func_dpu_crtc_vblank", i1 false, i1 false}
!208 = !{ptr @__tracepoint_dpu_crtc_disable_frame_pending, !209, !"__tracepoint_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!209 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 748, i32 1}
!210 = !{ptr @__tracepoint_ptr_dpu_crtc_disable_frame_pending, !209, !"__tracepoint_ptr_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!211 = !{ptr @__SCK__tp_func_dpu_crtc_disable_frame_pending, !209, !"__SCK__tp_func_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!212 = !{ptr @__tracepoint_dpu_plane_set_scanout, !213, !"__tracepoint_dpu_plane_set_scanout", i1 false, i1 false}
!213 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 763, i32 1}
!214 = !{ptr @__tracepoint_ptr_dpu_plane_set_scanout, !213, !"__tracepoint_ptr_dpu_plane_set_scanout", i1 false, i1 false}
!215 = !{ptr @__SCK__tp_func_dpu_plane_set_scanout, !213, !"__SCK__tp_func_dpu_plane_set_scanout", i1 false, i1 false}
!216 = !{ptr @__tracepoint_dpu_plane_disable, !217, !"__tracepoint_dpu_plane_disable", i1 false, i1 false}
!217 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 789, i32 1}
!218 = !{ptr @__tracepoint_ptr_dpu_plane_disable, !217, !"__tracepoint_ptr_dpu_plane_disable", i1 false, i1 false}
!219 = !{ptr @__SCK__tp_func_dpu_plane_disable, !217, !"__SCK__tp_func_dpu_plane_disable", i1 false, i1 false}
!220 = !{ptr @__tracepoint_dpu_rm_reserve_intf, !221, !"__tracepoint_dpu_rm_reserve_intf", i1 false, i1 false}
!221 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 820, i32 1}
!222 = !{ptr @__tracepoint_ptr_dpu_rm_reserve_intf, !221, !"__tracepoint_ptr_dpu_rm_reserve_intf", i1 false, i1 false}
!223 = !{ptr @__SCK__tp_func_dpu_rm_reserve_intf, !221, !"__SCK__tp_func_dpu_rm_reserve_intf", i1 false, i1 false}
!224 = !{ptr @__tracepoint_dpu_rm_reserve_ctls, !225, !"__tracepoint_dpu_rm_reserve_ctls", i1 false, i1 false}
!225 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 824, i32 1}
!226 = !{ptr @__tracepoint_ptr_dpu_rm_reserve_ctls, !225, !"__tracepoint_ptr_dpu_rm_reserve_ctls", i1 false, i1 false}
!227 = !{ptr @__SCK__tp_func_dpu_rm_reserve_ctls, !225, !"__SCK__tp_func_dpu_rm_reserve_ctls", i1 false, i1 false}
!228 = !{ptr @__tracepoint_dpu_rm_reserve_lms, !229, !"__tracepoint_dpu_rm_reserve_lms", i1 false, i1 false}
!229 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 829, i32 1}
!230 = !{ptr @__tracepoint_ptr_dpu_rm_reserve_lms, !229, !"__tracepoint_ptr_dpu_rm_reserve_lms", i1 false, i1 false}
!231 = !{ptr @__SCK__tp_func_dpu_rm_reserve_lms, !229, !"__SCK__tp_func_dpu_rm_reserve_lms", i1 false, i1 false}
!232 = !{ptr @__tracepoint_dpu_vbif_wait_xin_halt_fail, !233, !"__tracepoint_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!233 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 846, i32 1}
!234 = !{ptr @__tracepoint_ptr_dpu_vbif_wait_xin_halt_fail, !233, !"__tracepoint_ptr_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!235 = !{ptr @__SCK__tp_func_dpu_vbif_wait_xin_halt_fail, !233, !"__SCK__tp_func_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!236 = !{ptr @__tracepoint_dpu_pp_connect_ext_te, !237, !"__tracepoint_dpu_pp_connect_ext_te", i1 false, i1 false}
!237 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 860, i32 1}
!238 = !{ptr @__tracepoint_ptr_dpu_pp_connect_ext_te, !237, !"__tracepoint_ptr_dpu_pp_connect_ext_te", i1 false, i1 false}
!239 = !{ptr @__SCK__tp_func_dpu_pp_connect_ext_te, !237, !"__SCK__tp_func_dpu_pp_connect_ext_te", i1 false, i1 false}
!240 = !{ptr @__tracepoint_dpu_core_irq_register_callback, !241, !"__tracepoint_dpu_core_irq_register_callback", i1 false, i1 false}
!241 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 888, i32 1}
!242 = !{ptr @__tracepoint_ptr_dpu_core_irq_register_callback, !241, !"__tracepoint_ptr_dpu_core_irq_register_callback", i1 false, i1 false}
!243 = !{ptr @__SCK__tp_func_dpu_core_irq_register_callback, !241, !"__SCK__tp_func_dpu_core_irq_register_callback", i1 false, i1 false}
!244 = !{ptr @__tracepoint_dpu_core_irq_unregister_callback, !245, !"__tracepoint_dpu_core_irq_unregister_callback", i1 false, i1 false}
!245 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 892, i32 1}
!246 = !{ptr @__tracepoint_ptr_dpu_core_irq_unregister_callback, !245, !"__tracepoint_ptr_dpu_core_irq_unregister_callback", i1 false, i1 false}
!247 = !{ptr @__SCK__tp_func_dpu_core_irq_unregister_callback, !245, !"__SCK__tp_func_dpu_core_irq_unregister_callback", i1 false, i1 false}
!248 = !{ptr @__tracepoint_dpu_core_perf_update_clk, !249, !"__tracepoint_dpu_core_perf_update_clk", i1 false, i1 false}
!249 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 897, i32 1}
!250 = !{ptr @__tracepoint_ptr_dpu_core_perf_update_clk, !249, !"__tracepoint_ptr_dpu_core_perf_update_clk", i1 false, i1 false}
!251 = !{ptr @__SCK__tp_func_dpu_core_perf_update_clk, !249, !"__SCK__tp_func_dpu_core_perf_update_clk", i1 false, i1 false}
!252 = !{ptr @__tracepoint_dpu_hw_ctl_update_pending_flush, !253, !"__tracepoint_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!253 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 914, i32 1}
!254 = !{ptr @__tracepoint_ptr_dpu_hw_ctl_update_pending_flush, !253, !"__tracepoint_ptr_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!255 = !{ptr @__SCK__tp_func_dpu_hw_ctl_update_pending_flush, !253, !"__SCK__tp_func_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!256 = !{ptr @__tracepoint_dpu_hw_ctl_clear_pending_flush, !257, !"__tracepoint_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!257 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 943, i32 1}
!258 = !{ptr @__tracepoint_ptr_dpu_hw_ctl_clear_pending_flush, !257, !"__tracepoint_ptr_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!259 = !{ptr @__SCK__tp_func_dpu_hw_ctl_clear_pending_flush, !257, !"__SCK__tp_func_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!260 = !{ptr @__tracepoint_dpu_hw_ctl_trigger_pending_flush, !261, !"__tracepoint_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!261 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 947, i32 1}
!262 = !{ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_pending_flush, !261, !"__tracepoint_ptr_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!263 = !{ptr @__SCK__tp_func_dpu_hw_ctl_trigger_pending_flush, !261, !"__SCK__tp_func_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!264 = !{ptr @__tracepoint_dpu_hw_ctl_trigger_prepare, !265, !"__tracepoint_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!265 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 952, i32 1}
!266 = !{ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_prepare, !265, !"__tracepoint_ptr_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!267 = !{ptr @__SCK__tp_func_dpu_hw_ctl_trigger_prepare, !265, !"__SCK__tp_func_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!268 = !{ptr @__tracepoint_dpu_hw_ctl_trigger_start, !269, !"__tracepoint_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!269 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 956, i32 1}
!270 = !{ptr @__tracepoint_ptr_dpu_hw_ctl_trigger_start, !269, !"__tracepoint_ptr_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!271 = !{ptr @__SCK__tp_func_dpu_hw_ctl_trigger_start, !269, !"__SCK__tp_func_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!272 = !{ptr @event_class_dpu_perf_set_qos_luts, !1, !"event_class_dpu_perf_set_qos_luts", i1 false, i1 false}
!273 = !{ptr @event_dpu_perf_set_qos_luts, !1, !"event_dpu_perf_set_qos_luts", i1 false, i1 false}
!274 = !{ptr @__event_dpu_perf_set_qos_luts, !1, !"__event_dpu_perf_set_qos_luts", i1 false, i1 false}
!275 = !{ptr @event_class_dpu_perf_set_danger_luts, !5, !"event_class_dpu_perf_set_danger_luts", i1 false, i1 false}
!276 = !{ptr @event_dpu_perf_set_danger_luts, !5, !"event_dpu_perf_set_danger_luts", i1 false, i1 false}
!277 = !{ptr @__event_dpu_perf_set_danger_luts, !5, !"__event_dpu_perf_set_danger_luts", i1 false, i1 false}
!278 = !{ptr @event_class_dpu_perf_set_ot, !9, !"event_class_dpu_perf_set_ot", i1 false, i1 false}
!279 = !{ptr @event_dpu_perf_set_ot, !9, !"event_dpu_perf_set_ot", i1 false, i1 false}
!280 = !{ptr @__event_dpu_perf_set_ot, !9, !"__event_dpu_perf_set_ot", i1 false, i1 false}
!281 = !{ptr @event_class_dpu_cmd_release_bw, !13, !"event_class_dpu_cmd_release_bw", i1 false, i1 false}
!282 = !{ptr @event_dpu_cmd_release_bw, !13, !"event_dpu_cmd_release_bw", i1 false, i1 false}
!283 = !{ptr @__event_dpu_cmd_release_bw, !13, !"__event_dpu_cmd_release_bw", i1 false, i1 false}
!284 = !{ptr @event_class_tracing_mark_write, !17, !"event_class_tracing_mark_write", i1 false, i1 false}
!285 = !{ptr @event_tracing_mark_write, !17, !"event_tracing_mark_write", i1 false, i1 false}
!286 = !{ptr @__event_tracing_mark_write, !17, !"__event_tracing_mark_write", i1 false, i1 false}
!287 = !{ptr @event_class_dpu_trace_counter, !21, !"event_class_dpu_trace_counter", i1 false, i1 false}
!288 = !{ptr @event_dpu_trace_counter, !21, !"event_dpu_trace_counter", i1 false, i1 false}
!289 = !{ptr @__event_dpu_trace_counter, !21, !"__event_dpu_trace_counter", i1 false, i1 false}
!290 = !{ptr @event_class_dpu_perf_crtc_update, !25, !"event_class_dpu_perf_crtc_update", i1 false, i1 false}
!291 = !{ptr @event_dpu_perf_crtc_update, !25, !"event_dpu_perf_crtc_update", i1 false, i1 false}
!292 = !{ptr @__event_dpu_perf_crtc_update, !25, !"__event_dpu_perf_crtc_update", i1 false, i1 false}
!293 = !{ptr @event_class_dpu_enc_irq_template, !294, !"event_class_dpu_enc_irq_template", i1 false, i1 false}
!294 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 170, i32 1}
!295 = !{ptr @event_dpu_enc_irq_register_success, !29, !"event_dpu_enc_irq_register_success", i1 false, i1 false}
!296 = !{ptr @__event_dpu_enc_irq_register_success, !29, !"__event_dpu_enc_irq_register_success", i1 false, i1 false}
!297 = !{ptr @event_dpu_enc_irq_unregister_success, !33, !"event_dpu_enc_irq_unregister_success", i1 false, i1 false}
!298 = !{ptr @__event_dpu_enc_irq_unregister_success, !33, !"__event_dpu_enc_irq_unregister_success", i1 false, i1 false}
!299 = !{ptr @event_class_dpu_enc_irq_wait_success, !37, !"event_class_dpu_enc_irq_wait_success", i1 false, i1 false}
!300 = !{ptr @event_dpu_enc_irq_wait_success, !37, !"event_dpu_enc_irq_wait_success", i1 false, i1 false}
!301 = !{ptr @__event_dpu_enc_irq_wait_success, !37, !"__event_dpu_enc_irq_wait_success", i1 false, i1 false}
!302 = !{ptr @event_class_dpu_drm_obj_template, !303, !"event_class_dpu_drm_obj_template", i1 false, i1 false}
!303 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 222, i32 1}
!304 = !{ptr @event_dpu_enc_atomic_check, !41, !"event_dpu_enc_atomic_check", i1 false, i1 false}
!305 = !{ptr @__event_dpu_enc_atomic_check, !41, !"__event_dpu_enc_atomic_check", i1 false, i1 false}
!306 = !{ptr @event_dpu_enc_mode_set, !45, !"event_dpu_enc_mode_set", i1 false, i1 false}
!307 = !{ptr @__event_dpu_enc_mode_set, !45, !"__event_dpu_enc_mode_set", i1 false, i1 false}
!308 = !{ptr @event_dpu_enc_disable, !49, !"event_dpu_enc_disable", i1 false, i1 false}
!309 = !{ptr @__event_dpu_enc_disable, !49, !"__event_dpu_enc_disable", i1 false, i1 false}
!310 = !{ptr @event_dpu_enc_kickoff, !53, !"event_dpu_enc_kickoff", i1 false, i1 false}
!311 = !{ptr @__event_dpu_enc_kickoff, !53, !"__event_dpu_enc_kickoff", i1 false, i1 false}
!312 = !{ptr @event_dpu_enc_prepare_kickoff, !57, !"event_dpu_enc_prepare_kickoff", i1 false, i1 false}
!313 = !{ptr @__event_dpu_enc_prepare_kickoff, !57, !"__event_dpu_enc_prepare_kickoff", i1 false, i1 false}
!314 = !{ptr @event_dpu_enc_prepare_kickoff_reset, !61, !"event_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!315 = !{ptr @__event_dpu_enc_prepare_kickoff_reset, !61, !"__event_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!316 = !{ptr @event_dpu_crtc_complete_flip, !65, !"event_dpu_crtc_complete_flip", i1 false, i1 false}
!317 = !{ptr @__event_dpu_crtc_complete_flip, !65, !"__event_dpu_crtc_complete_flip", i1 false, i1 false}
!318 = !{ptr @event_dpu_crtc_vblank_cb, !69, !"event_dpu_crtc_vblank_cb", i1 false, i1 false}
!319 = !{ptr @__event_dpu_crtc_vblank_cb, !69, !"__event_dpu_crtc_vblank_cb", i1 false, i1 false}
!320 = !{ptr @event_dpu_crtc_complete_commit, !73, !"event_dpu_crtc_complete_commit", i1 false, i1 false}
!321 = !{ptr @__event_dpu_crtc_complete_commit, !73, !"__event_dpu_crtc_complete_commit", i1 false, i1 false}
!322 = !{ptr @event_dpu_kms_commit, !77, !"event_dpu_kms_commit", i1 false, i1 false}
!323 = !{ptr @__event_dpu_kms_commit, !77, !"__event_dpu_kms_commit", i1 false, i1 false}
!324 = !{ptr @event_dpu_kms_wait_for_commit_done, !81, !"event_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!325 = !{ptr @__event_dpu_kms_wait_for_commit_done, !81, !"__event_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!326 = !{ptr @event_dpu_crtc_runtime_resume, !85, !"event_dpu_crtc_runtime_resume", i1 false, i1 false}
!327 = !{ptr @__event_dpu_crtc_runtime_resume, !85, !"__event_dpu_crtc_runtime_resume", i1 false, i1 false}
!328 = !{ptr @event_class_dpu_enc_enable, !89, !"event_class_dpu_enc_enable", i1 false, i1 false}
!329 = !{ptr @event_dpu_enc_enable, !89, !"event_dpu_enc_enable", i1 false, i1 false}
!330 = !{ptr @__event_dpu_enc_enable, !89, !"__event_dpu_enc_enable", i1 false, i1 false}
!331 = !{ptr @event_class_dpu_enc_keyval_template, !332, !"event_class_dpu_enc_keyval_template", i1 false, i1 false}
!332 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 299, i32 1}
!333 = !{ptr @event_dpu_enc_underrun_cb, !93, !"event_dpu_enc_underrun_cb", i1 false, i1 false}
!334 = !{ptr @__event_dpu_enc_underrun_cb, !93, !"__event_dpu_enc_underrun_cb", i1 false, i1 false}
!335 = !{ptr @event_dpu_enc_trigger_start, !97, !"event_dpu_enc_trigger_start", i1 false, i1 false}
!336 = !{ptr @__event_dpu_enc_trigger_start, !97, !"__event_dpu_enc_trigger_start", i1 false, i1 false}
!337 = !{ptr @event_class_dpu_enc_atomic_check_flags, !101, !"event_class_dpu_enc_atomic_check_flags", i1 false, i1 false}
!338 = !{ptr @event_dpu_enc_atomic_check_flags, !101, !"event_dpu_enc_atomic_check_flags", i1 false, i1 false}
!339 = !{ptr @__event_dpu_enc_atomic_check_flags, !101, !"__event_dpu_enc_atomic_check_flags", i1 false, i1 false}
!340 = !{ptr @event_class_dpu_enc_id_enable_template, !341, !"event_class_dpu_enc_id_enable_template", i1 false, i1 false}
!341 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 336, i32 1}
!342 = !{ptr @event_dpu_enc_rc_helper, !105, !"event_dpu_enc_rc_helper", i1 false, i1 false}
!343 = !{ptr @__event_dpu_enc_rc_helper, !105, !"__event_dpu_enc_rc_helper", i1 false, i1 false}
!344 = !{ptr @event_dpu_enc_vblank_cb, !109, !"event_dpu_enc_vblank_cb", i1 false, i1 false}
!345 = !{ptr @__event_dpu_enc_vblank_cb, !109, !"__event_dpu_enc_vblank_cb", i1 false, i1 false}
!346 = !{ptr @event_dpu_enc_frame_event_cb, !113, !"event_dpu_enc_frame_event_cb", i1 false, i1 false}
!347 = !{ptr @__event_dpu_enc_frame_event_cb, !113, !"__event_dpu_enc_frame_event_cb", i1 false, i1 false}
!348 = !{ptr @event_dpu_enc_phys_cmd_connect_te, !117, !"event_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!349 = !{ptr @__event_dpu_enc_phys_cmd_connect_te, !117, !"__event_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!350 = !{ptr @event_class_dpu_enc_rc, !121, !"event_class_dpu_enc_rc", i1 false, i1 false}
!351 = !{ptr @event_dpu_enc_rc, !121, !"event_dpu_enc_rc", i1 false, i1 false}
!352 = !{ptr @__event_dpu_enc_rc, !121, !"__event_dpu_enc_rc", i1 false, i1 false}
!353 = !{ptr @event_class_dpu_enc_frame_done_cb_not_busy, !125, !"event_class_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!354 = !{ptr @event_dpu_enc_frame_done_cb_not_busy, !125, !"event_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!355 = !{ptr @__event_dpu_enc_frame_done_cb_not_busy, !125, !"__event_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!356 = !{ptr @event_class_dpu_enc_frame_done_cb, !129, !"event_class_dpu_enc_frame_done_cb", i1 false, i1 false}
!357 = !{ptr @event_dpu_enc_frame_done_cb, !129, !"event_dpu_enc_frame_done_cb", i1 false, i1 false}
!358 = !{ptr @__event_dpu_enc_frame_done_cb, !129, !"__event_dpu_enc_frame_done_cb", i1 false, i1 false}
!359 = !{ptr @event_class_dpu_enc_trigger_flush, !133, !"event_class_dpu_enc_trigger_flush", i1 false, i1 false}
!360 = !{ptr @event_dpu_enc_trigger_flush, !133, !"event_dpu_enc_trigger_flush", i1 false, i1 false}
!361 = !{ptr @__event_dpu_enc_trigger_flush, !133, !"__event_dpu_enc_trigger_flush", i1 false, i1 false}
!362 = !{ptr @event_class_dpu_enc_ktime_template, !363, !"event_class_dpu_enc_ktime_template", i1 false, i1 false}
!363 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 455, i32 1}
!364 = !{ptr @event_dpu_enc_vsync_event_work, !137, !"event_dpu_enc_vsync_event_work", i1 false, i1 false}
!365 = !{ptr @__event_dpu_enc_vsync_event_work, !137, !"__event_dpu_enc_vsync_event_work", i1 false, i1 false}
!366 = !{ptr @event_dpu_enc_early_kickoff, !141, !"event_dpu_enc_early_kickoff", i1 false, i1 false}
!367 = !{ptr @__event_dpu_enc_early_kickoff, !141, !"__event_dpu_enc_early_kickoff", i1 false, i1 false}
!368 = !{ptr @event_class_dpu_id_event_template, !369, !"event_class_dpu_id_event_template", i1 false, i1 false}
!369 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 478, i32 1}
!370 = !{ptr @event_dpu_enc_frame_done_timeout, !145, !"event_dpu_enc_frame_done_timeout", i1 false, i1 false}
!371 = !{ptr @__event_dpu_enc_frame_done_timeout, !145, !"__event_dpu_enc_frame_done_timeout", i1 false, i1 false}
!372 = !{ptr @event_dpu_crtc_frame_event_cb, !149, !"event_dpu_crtc_frame_event_cb", i1 false, i1 false}
!373 = !{ptr @__event_dpu_crtc_frame_event_cb, !149, !"__event_dpu_crtc_frame_event_cb", i1 false, i1 false}
!374 = !{ptr @event_dpu_crtc_frame_event_done, !153, !"event_dpu_crtc_frame_event_done", i1 false, i1 false}
!375 = !{ptr @__event_dpu_crtc_frame_event_done, !153, !"__event_dpu_crtc_frame_event_done", i1 false, i1 false}
!376 = !{ptr @event_dpu_crtc_frame_event_more_pending, !157, !"event_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!377 = !{ptr @__event_dpu_crtc_frame_event_more_pending, !157, !"__event_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!378 = !{ptr @event_class_dpu_enc_wait_event_timeout, !161, !"event_class_dpu_enc_wait_event_timeout", i1 false, i1 false}
!379 = !{ptr @event_dpu_enc_wait_event_timeout, !161, !"event_dpu_enc_wait_event_timeout", i1 false, i1 false}
!380 = !{ptr @__event_dpu_enc_wait_event_timeout, !161, !"__event_dpu_enc_wait_event_timeout", i1 false, i1 false}
!381 = !{ptr @event_class_dpu_enc_phys_cmd_irq_ctrl, !165, !"event_class_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!382 = !{ptr @event_dpu_enc_phys_cmd_irq_ctrl, !165, !"event_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!383 = !{ptr @__event_dpu_enc_phys_cmd_irq_ctrl, !165, !"__event_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!384 = !{ptr @event_class_dpu_enc_phys_cmd_pp_tx_done, !169, !"event_class_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!385 = !{ptr @event_dpu_enc_phys_cmd_pp_tx_done, !169, !"event_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!386 = !{ptr @__event_dpu_enc_phys_cmd_pp_tx_done, !169, !"__event_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!387 = !{ptr @event_class_dpu_enc_phys_cmd_pdone_timeout, !173, !"event_class_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!388 = !{ptr @event_dpu_enc_phys_cmd_pdone_timeout, !173, !"event_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!389 = !{ptr @__event_dpu_enc_phys_cmd_pdone_timeout, !173, !"__event_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!390 = !{ptr @event_class_dpu_enc_phys_vid_post_kickoff, !177, !"event_class_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!391 = !{ptr @event_dpu_enc_phys_vid_post_kickoff, !177, !"event_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!392 = !{ptr @__event_dpu_enc_phys_vid_post_kickoff, !177, !"__event_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!393 = !{ptr @event_class_dpu_enc_phys_vid_irq_ctrl, !181, !"event_class_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!394 = !{ptr @event_dpu_enc_phys_vid_irq_ctrl, !181, !"event_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!395 = !{ptr @__event_dpu_enc_phys_vid_irq_ctrl, !181, !"__event_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!396 = !{ptr @event_class_dpu_crtc_setup_mixer, !185, !"event_class_dpu_crtc_setup_mixer", i1 false, i1 false}
!397 = !{ptr @event_dpu_crtc_setup_mixer, !185, !"event_dpu_crtc_setup_mixer", i1 false, i1 false}
!398 = !{ptr @__event_dpu_crtc_setup_mixer, !185, !"__event_dpu_crtc_setup_mixer", i1 false, i1 false}
!399 = !{ptr @event_class_dpu_crtc_setup_lm_bounds, !189, !"event_class_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!400 = !{ptr @event_dpu_crtc_setup_lm_bounds, !189, !"event_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!401 = !{ptr @__event_dpu_crtc_setup_lm_bounds, !189, !"__event_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!402 = !{ptr @event_class_dpu_crtc_vblank_enable, !193, !"event_class_dpu_crtc_vblank_enable", i1 false, i1 false}
!403 = !{ptr @event_dpu_crtc_vblank_enable, !193, !"event_dpu_crtc_vblank_enable", i1 false, i1 false}
!404 = !{ptr @__event_dpu_crtc_vblank_enable, !193, !"__event_dpu_crtc_vblank_enable", i1 false, i1 false}
!405 = !{ptr @event_class_dpu_crtc_enable_template, !406, !"event_class_dpu_crtc_enable_template", i1 false, i1 false}
!406 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 718, i32 1}
!407 = !{ptr @event_dpu_crtc_enable, !197, !"event_dpu_crtc_enable", i1 false, i1 false}
!408 = !{ptr @__event_dpu_crtc_enable, !197, !"__event_dpu_crtc_enable", i1 false, i1 false}
!409 = !{ptr @event_dpu_crtc_disable, !201, !"event_dpu_crtc_disable", i1 false, i1 false}
!410 = !{ptr @__event_dpu_crtc_disable, !201, !"__event_dpu_crtc_disable", i1 false, i1 false}
!411 = !{ptr @event_dpu_crtc_vblank, !205, !"event_dpu_crtc_vblank", i1 false, i1 false}
!412 = !{ptr @__event_dpu_crtc_vblank, !205, !"__event_dpu_crtc_vblank", i1 false, i1 false}
!413 = !{ptr @event_class_dpu_crtc_disable_frame_pending, !209, !"event_class_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!414 = !{ptr @event_dpu_crtc_disable_frame_pending, !209, !"event_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!415 = !{ptr @__event_dpu_crtc_disable_frame_pending, !209, !"__event_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!416 = !{ptr @event_class_dpu_plane_set_scanout, !213, !"event_class_dpu_plane_set_scanout", i1 false, i1 false}
!417 = !{ptr @event_dpu_plane_set_scanout, !213, !"event_dpu_plane_set_scanout", i1 false, i1 false}
!418 = !{ptr @__event_dpu_plane_set_scanout, !213, !"__event_dpu_plane_set_scanout", i1 false, i1 false}
!419 = !{ptr @event_class_dpu_plane_disable, !217, !"event_class_dpu_plane_disable", i1 false, i1 false}
!420 = !{ptr @event_dpu_plane_disable, !217, !"event_dpu_plane_disable", i1 false, i1 false}
!421 = !{ptr @__event_dpu_plane_disable, !217, !"__event_dpu_plane_disable", i1 false, i1 false}
!422 = !{ptr @event_class_dpu_rm_iter_template, !423, !"event_class_dpu_rm_iter_template", i1 false, i1 false}
!423 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 807, i32 1}
!424 = !{ptr @event_dpu_rm_reserve_intf, !221, !"event_dpu_rm_reserve_intf", i1 false, i1 false}
!425 = !{ptr @__event_dpu_rm_reserve_intf, !221, !"__event_dpu_rm_reserve_intf", i1 false, i1 false}
!426 = !{ptr @event_dpu_rm_reserve_ctls, !225, !"event_dpu_rm_reserve_ctls", i1 false, i1 false}
!427 = !{ptr @__event_dpu_rm_reserve_ctls, !225, !"__event_dpu_rm_reserve_ctls", i1 false, i1 false}
!428 = !{ptr @event_class_dpu_rm_reserve_lms, !229, !"event_class_dpu_rm_reserve_lms", i1 false, i1 false}
!429 = !{ptr @event_dpu_rm_reserve_lms, !229, !"event_dpu_rm_reserve_lms", i1 false, i1 false}
!430 = !{ptr @__event_dpu_rm_reserve_lms, !229, !"__event_dpu_rm_reserve_lms", i1 false, i1 false}
!431 = !{ptr @event_class_dpu_vbif_wait_xin_halt_fail, !233, !"event_class_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!432 = !{ptr @event_dpu_vbif_wait_xin_halt_fail, !233, !"event_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!433 = !{ptr @__event_dpu_vbif_wait_xin_halt_fail, !233, !"__event_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!434 = !{ptr @event_class_dpu_pp_connect_ext_te, !237, !"event_class_dpu_pp_connect_ext_te", i1 false, i1 false}
!435 = !{ptr @event_dpu_pp_connect_ext_te, !237, !"event_dpu_pp_connect_ext_te", i1 false, i1 false}
!436 = !{ptr @__event_dpu_pp_connect_ext_te, !237, !"__event_dpu_pp_connect_ext_te", i1 false, i1 false}
!437 = !{ptr @event_class_dpu_core_irq_callback_template, !438, !"event_class_dpu_core_irq_callback_template", i1 false, i1 false}
!438 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 874, i32 1}
!439 = !{ptr @event_dpu_core_irq_register_callback, !241, !"event_dpu_core_irq_register_callback", i1 false, i1 false}
!440 = !{ptr @__event_dpu_core_irq_register_callback, !241, !"__event_dpu_core_irq_register_callback", i1 false, i1 false}
!441 = !{ptr @event_dpu_core_irq_unregister_callback, !245, !"event_dpu_core_irq_unregister_callback", i1 false, i1 false}
!442 = !{ptr @__event_dpu_core_irq_unregister_callback, !245, !"__event_dpu_core_irq_unregister_callback", i1 false, i1 false}
!443 = !{ptr @event_class_dpu_core_perf_update_clk, !249, !"event_class_dpu_core_perf_update_clk", i1 false, i1 false}
!444 = !{ptr @event_dpu_core_perf_update_clk, !249, !"event_dpu_core_perf_update_clk", i1 false, i1 false}
!445 = !{ptr @__event_dpu_core_perf_update_clk, !249, !"__event_dpu_core_perf_update_clk", i1 false, i1 false}
!446 = !{ptr @event_class_dpu_hw_ctl_update_pending_flush, !253, !"event_class_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!447 = !{ptr @event_dpu_hw_ctl_update_pending_flush, !253, !"event_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!448 = !{ptr @__event_dpu_hw_ctl_update_pending_flush, !253, !"__event_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!449 = !{ptr @event_class_dpu_hw_ctl_pending_flush_template, !450, !"event_class_dpu_hw_ctl_pending_flush_template", i1 false, i1 false}
!450 = !{!"../drivers/gpu/drm/msm/disp/dpu1/./dpu_trace.h", i32 929, i32 1}
!451 = !{ptr @event_dpu_hw_ctl_clear_pending_flush, !257, !"event_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!452 = !{ptr @__event_dpu_hw_ctl_clear_pending_flush, !257, !"__event_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!453 = !{ptr @event_dpu_hw_ctl_trigger_pending_flush, !261, !"event_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!454 = !{ptr @__event_dpu_hw_ctl_trigger_pending_flush, !261, !"__event_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!455 = !{ptr @event_dpu_hw_ctl_trigger_prepare, !265, !"event_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!456 = !{ptr @__event_dpu_hw_ctl_trigger_prepare, !265, !"__event_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!457 = !{ptr @event_dpu_hw_ctl_trigger_start, !269, !"event_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!458 = !{ptr @__event_dpu_hw_ctl_trigger_start, !269, !"__event_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!459 = !{ptr @__bpf_trace_tp_map_dpu_perf_set_qos_luts, !1, !"__bpf_trace_tp_map_dpu_perf_set_qos_luts", i1 false, i1 false}
!460 = !{ptr @__bpf_trace_tp_map_dpu_perf_set_danger_luts, !5, !"__bpf_trace_tp_map_dpu_perf_set_danger_luts", i1 false, i1 false}
!461 = !{ptr @__bpf_trace_tp_map_dpu_perf_set_ot, !9, !"__bpf_trace_tp_map_dpu_perf_set_ot", i1 false, i1 false}
!462 = !{ptr @__bpf_trace_tp_map_dpu_cmd_release_bw, !13, !"__bpf_trace_tp_map_dpu_cmd_release_bw", i1 false, i1 false}
!463 = !{ptr @__bpf_trace_tp_map_tracing_mark_write, !17, !"__bpf_trace_tp_map_tracing_mark_write", i1 false, i1 false}
!464 = !{ptr @__bpf_trace_tp_map_dpu_trace_counter, !21, !"__bpf_trace_tp_map_dpu_trace_counter", i1 false, i1 false}
!465 = !{ptr @__bpf_trace_tp_map_dpu_perf_crtc_update, !25, !"__bpf_trace_tp_map_dpu_perf_crtc_update", i1 false, i1 false}
!466 = !{ptr @__bpf_trace_tp_map_dpu_enc_irq_register_success, !29, !"__bpf_trace_tp_map_dpu_enc_irq_register_success", i1 false, i1 false}
!467 = !{ptr @__bpf_trace_tp_map_dpu_enc_irq_unregister_success, !33, !"__bpf_trace_tp_map_dpu_enc_irq_unregister_success", i1 false, i1 false}
!468 = !{ptr @__bpf_trace_tp_map_dpu_enc_irq_wait_success, !37, !"__bpf_trace_tp_map_dpu_enc_irq_wait_success", i1 false, i1 false}
!469 = !{ptr @__bpf_trace_tp_map_dpu_enc_atomic_check, !41, !"__bpf_trace_tp_map_dpu_enc_atomic_check", i1 false, i1 false}
!470 = !{ptr @__bpf_trace_tp_map_dpu_enc_mode_set, !45, !"__bpf_trace_tp_map_dpu_enc_mode_set", i1 false, i1 false}
!471 = !{ptr @__bpf_trace_tp_map_dpu_enc_disable, !49, !"__bpf_trace_tp_map_dpu_enc_disable", i1 false, i1 false}
!472 = !{ptr @__bpf_trace_tp_map_dpu_enc_kickoff, !53, !"__bpf_trace_tp_map_dpu_enc_kickoff", i1 false, i1 false}
!473 = !{ptr @__bpf_trace_tp_map_dpu_enc_prepare_kickoff, !57, !"__bpf_trace_tp_map_dpu_enc_prepare_kickoff", i1 false, i1 false}
!474 = !{ptr @__bpf_trace_tp_map_dpu_enc_prepare_kickoff_reset, !61, !"__bpf_trace_tp_map_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!475 = !{ptr @__bpf_trace_tp_map_dpu_crtc_complete_flip, !65, !"__bpf_trace_tp_map_dpu_crtc_complete_flip", i1 false, i1 false}
!476 = !{ptr @__bpf_trace_tp_map_dpu_crtc_vblank_cb, !69, !"__bpf_trace_tp_map_dpu_crtc_vblank_cb", i1 false, i1 false}
!477 = !{ptr @__bpf_trace_tp_map_dpu_crtc_complete_commit, !73, !"__bpf_trace_tp_map_dpu_crtc_complete_commit", i1 false, i1 false}
!478 = !{ptr @__bpf_trace_tp_map_dpu_kms_commit, !77, !"__bpf_trace_tp_map_dpu_kms_commit", i1 false, i1 false}
!479 = !{ptr @__bpf_trace_tp_map_dpu_kms_wait_for_commit_done, !81, !"__bpf_trace_tp_map_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!480 = !{ptr @__bpf_trace_tp_map_dpu_crtc_runtime_resume, !85, !"__bpf_trace_tp_map_dpu_crtc_runtime_resume", i1 false, i1 false}
!481 = !{ptr @__bpf_trace_tp_map_dpu_enc_enable, !89, !"__bpf_trace_tp_map_dpu_enc_enable", i1 false, i1 false}
!482 = !{ptr @__bpf_trace_tp_map_dpu_enc_underrun_cb, !93, !"__bpf_trace_tp_map_dpu_enc_underrun_cb", i1 false, i1 false}
!483 = !{ptr @__bpf_trace_tp_map_dpu_enc_trigger_start, !97, !"__bpf_trace_tp_map_dpu_enc_trigger_start", i1 false, i1 false}
!484 = !{ptr @__bpf_trace_tp_map_dpu_enc_atomic_check_flags, !101, !"__bpf_trace_tp_map_dpu_enc_atomic_check_flags", i1 false, i1 false}
!485 = !{ptr @__bpf_trace_tp_map_dpu_enc_rc_helper, !105, !"__bpf_trace_tp_map_dpu_enc_rc_helper", i1 false, i1 false}
!486 = !{ptr @__bpf_trace_tp_map_dpu_enc_vblank_cb, !109, !"__bpf_trace_tp_map_dpu_enc_vblank_cb", i1 false, i1 false}
!487 = !{ptr @__bpf_trace_tp_map_dpu_enc_frame_event_cb, !113, !"__bpf_trace_tp_map_dpu_enc_frame_event_cb", i1 false, i1 false}
!488 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_connect_te, !117, !"__bpf_trace_tp_map_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!489 = !{ptr @__bpf_trace_tp_map_dpu_enc_rc, !121, !"__bpf_trace_tp_map_dpu_enc_rc", i1 false, i1 false}
!490 = !{ptr @__bpf_trace_tp_map_dpu_enc_frame_done_cb_not_busy, !125, !"__bpf_trace_tp_map_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!491 = !{ptr @__bpf_trace_tp_map_dpu_enc_frame_done_cb, !129, !"__bpf_trace_tp_map_dpu_enc_frame_done_cb", i1 false, i1 false}
!492 = !{ptr @__bpf_trace_tp_map_dpu_enc_trigger_flush, !133, !"__bpf_trace_tp_map_dpu_enc_trigger_flush", i1 false, i1 false}
!493 = !{ptr @__bpf_trace_tp_map_dpu_enc_vsync_event_work, !137, !"__bpf_trace_tp_map_dpu_enc_vsync_event_work", i1 false, i1 false}
!494 = !{ptr @__bpf_trace_tp_map_dpu_enc_early_kickoff, !141, !"__bpf_trace_tp_map_dpu_enc_early_kickoff", i1 false, i1 false}
!495 = !{ptr @__bpf_trace_tp_map_dpu_enc_frame_done_timeout, !145, !"__bpf_trace_tp_map_dpu_enc_frame_done_timeout", i1 false, i1 false}
!496 = !{ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_cb, !149, !"__bpf_trace_tp_map_dpu_crtc_frame_event_cb", i1 false, i1 false}
!497 = !{ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_done, !153, !"__bpf_trace_tp_map_dpu_crtc_frame_event_done", i1 false, i1 false}
!498 = !{ptr @__bpf_trace_tp_map_dpu_crtc_frame_event_more_pending, !157, !"__bpf_trace_tp_map_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!499 = !{ptr @__bpf_trace_tp_map_dpu_enc_wait_event_timeout, !161, !"__bpf_trace_tp_map_dpu_enc_wait_event_timeout", i1 false, i1 false}
!500 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_irq_ctrl, !165, !"__bpf_trace_tp_map_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!501 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_pp_tx_done, !169, !"__bpf_trace_tp_map_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!502 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_cmd_pdone_timeout, !173, !"__bpf_trace_tp_map_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!503 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_vid_post_kickoff, !177, !"__bpf_trace_tp_map_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!504 = !{ptr @__bpf_trace_tp_map_dpu_enc_phys_vid_irq_ctrl, !181, !"__bpf_trace_tp_map_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!505 = !{ptr @__bpf_trace_tp_map_dpu_crtc_setup_mixer, !185, !"__bpf_trace_tp_map_dpu_crtc_setup_mixer", i1 false, i1 false}
!506 = !{ptr @__bpf_trace_tp_map_dpu_crtc_setup_lm_bounds, !189, !"__bpf_trace_tp_map_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!507 = !{ptr @__bpf_trace_tp_map_dpu_crtc_vblank_enable, !193, !"__bpf_trace_tp_map_dpu_crtc_vblank_enable", i1 false, i1 false}
!508 = !{ptr @__bpf_trace_tp_map_dpu_crtc_enable, !197, !"__bpf_trace_tp_map_dpu_crtc_enable", i1 false, i1 false}
!509 = !{ptr @__bpf_trace_tp_map_dpu_crtc_disable, !201, !"__bpf_trace_tp_map_dpu_crtc_disable", i1 false, i1 false}
!510 = !{ptr @__bpf_trace_tp_map_dpu_crtc_vblank, !205, !"__bpf_trace_tp_map_dpu_crtc_vblank", i1 false, i1 false}
!511 = !{ptr @__bpf_trace_tp_map_dpu_crtc_disable_frame_pending, !209, !"__bpf_trace_tp_map_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!512 = !{ptr @__bpf_trace_tp_map_dpu_plane_set_scanout, !213, !"__bpf_trace_tp_map_dpu_plane_set_scanout", i1 false, i1 false}
!513 = !{ptr @__bpf_trace_tp_map_dpu_plane_disable, !217, !"__bpf_trace_tp_map_dpu_plane_disable", i1 false, i1 false}
!514 = !{ptr @__bpf_trace_tp_map_dpu_rm_reserve_intf, !221, !"__bpf_trace_tp_map_dpu_rm_reserve_intf", i1 false, i1 false}
!515 = !{ptr @__bpf_trace_tp_map_dpu_rm_reserve_ctls, !225, !"__bpf_trace_tp_map_dpu_rm_reserve_ctls", i1 false, i1 false}
!516 = !{ptr @__bpf_trace_tp_map_dpu_rm_reserve_lms, !229, !"__bpf_trace_tp_map_dpu_rm_reserve_lms", i1 false, i1 false}
!517 = !{ptr @__bpf_trace_tp_map_dpu_vbif_wait_xin_halt_fail, !233, !"__bpf_trace_tp_map_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!518 = !{ptr @__bpf_trace_tp_map_dpu_pp_connect_ext_te, !237, !"__bpf_trace_tp_map_dpu_pp_connect_ext_te", i1 false, i1 false}
!519 = !{ptr @__bpf_trace_tp_map_dpu_core_irq_register_callback, !241, !"__bpf_trace_tp_map_dpu_core_irq_register_callback", i1 false, i1 false}
!520 = !{ptr @__bpf_trace_tp_map_dpu_core_irq_unregister_callback, !245, !"__bpf_trace_tp_map_dpu_core_irq_unregister_callback", i1 false, i1 false}
!521 = !{ptr @__bpf_trace_tp_map_dpu_core_perf_update_clk, !249, !"__bpf_trace_tp_map_dpu_core_perf_update_clk", i1 false, i1 false}
!522 = !{ptr @__bpf_trace_tp_map_dpu_hw_ctl_update_pending_flush, !253, !"__bpf_trace_tp_map_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!523 = !{ptr @__bpf_trace_tp_map_dpu_hw_ctl_clear_pending_flush, !257, !"__bpf_trace_tp_map_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!524 = !{ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_pending_flush, !261, !"__bpf_trace_tp_map_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!525 = !{ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_prepare, !265, !"__bpf_trace_tp_map_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!526 = !{ptr @__bpf_trace_tp_map_dpu_hw_ctl_trigger_start, !269, !"__bpf_trace_tp_map_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!527 = !{ptr @.str, !528, !"<string literal>", i1 false, i1 false}
!528 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 247, i32 6}
!529 = !{ptr @.str.1, !530, !"<string literal>", i1 false, i1 false}
!530 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1199, i32 3}
!531 = !{ptr @.str.2, !530, !"<string literal>", i1 false, i1 false}
!532 = !{ptr @dpu_kms_init._entry, !530, !"_entry", i1 false, i1 false}
!533 = !{ptr @dpu_kms_init._entry_ptr, !530, !"_entry_ptr", i1 false, i1 false}
!534 = !{ptr @.str.4, !535, !"<string literal>", i1 false, i1 false}
!535 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1208, i32 3}
!536 = !{ptr @dpu_kms_init._entry.3, !535, !"_entry", i1 false, i1 false}
!537 = !{ptr @dpu_kms_init._entry_ptr.5, !535, !"_entry_ptr", i1 false, i1 false}
!538 = !{ptr @dpu_dt_match, !539, !"dpu_dt_match", i1 false, i1 false}
!539 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1350, i32 27}
!540 = !{ptr @__tpstrtab_dpu_perf_set_qos_luts, !1, !"__tpstrtab_dpu_perf_set_qos_luts", i1 false, i1 false}
!541 = !{ptr @__tpstrtab_dpu_perf_set_danger_luts, !5, !"__tpstrtab_dpu_perf_set_danger_luts", i1 false, i1 false}
!542 = !{ptr @__tpstrtab_dpu_perf_set_ot, !9, !"__tpstrtab_dpu_perf_set_ot", i1 false, i1 false}
!543 = !{ptr @__tpstrtab_dpu_cmd_release_bw, !13, !"__tpstrtab_dpu_cmd_release_bw", i1 false, i1 false}
!544 = !{ptr @__tpstrtab_tracing_mark_write, !17, !"__tpstrtab_tracing_mark_write", i1 false, i1 false}
!545 = !{ptr @__tpstrtab_dpu_trace_counter, !21, !"__tpstrtab_dpu_trace_counter", i1 false, i1 false}
!546 = !{ptr @__tpstrtab_dpu_perf_crtc_update, !25, !"__tpstrtab_dpu_perf_crtc_update", i1 false, i1 false}
!547 = !{ptr @__tpstrtab_dpu_enc_irq_register_success, !29, !"__tpstrtab_dpu_enc_irq_register_success", i1 false, i1 false}
!548 = !{ptr @__tpstrtab_dpu_enc_irq_unregister_success, !33, !"__tpstrtab_dpu_enc_irq_unregister_success", i1 false, i1 false}
!549 = !{ptr @__tpstrtab_dpu_enc_irq_wait_success, !37, !"__tpstrtab_dpu_enc_irq_wait_success", i1 false, i1 false}
!550 = !{ptr @__tpstrtab_dpu_enc_atomic_check, !41, !"__tpstrtab_dpu_enc_atomic_check", i1 false, i1 false}
!551 = !{ptr @__tpstrtab_dpu_enc_mode_set, !45, !"__tpstrtab_dpu_enc_mode_set", i1 false, i1 false}
!552 = !{ptr @__tpstrtab_dpu_enc_disable, !49, !"__tpstrtab_dpu_enc_disable", i1 false, i1 false}
!553 = !{ptr @__tpstrtab_dpu_enc_kickoff, !53, !"__tpstrtab_dpu_enc_kickoff", i1 false, i1 false}
!554 = !{ptr @__tpstrtab_dpu_enc_prepare_kickoff, !57, !"__tpstrtab_dpu_enc_prepare_kickoff", i1 false, i1 false}
!555 = !{ptr @__tpstrtab_dpu_enc_prepare_kickoff_reset, !61, !"__tpstrtab_dpu_enc_prepare_kickoff_reset", i1 false, i1 false}
!556 = !{ptr @__tpstrtab_dpu_crtc_complete_flip, !65, !"__tpstrtab_dpu_crtc_complete_flip", i1 false, i1 false}
!557 = !{ptr @__tpstrtab_dpu_crtc_vblank_cb, !69, !"__tpstrtab_dpu_crtc_vblank_cb", i1 false, i1 false}
!558 = !{ptr @__tpstrtab_dpu_crtc_complete_commit, !73, !"__tpstrtab_dpu_crtc_complete_commit", i1 false, i1 false}
!559 = !{ptr @__tpstrtab_dpu_kms_commit, !77, !"__tpstrtab_dpu_kms_commit", i1 false, i1 false}
!560 = !{ptr @__tpstrtab_dpu_kms_wait_for_commit_done, !81, !"__tpstrtab_dpu_kms_wait_for_commit_done", i1 false, i1 false}
!561 = !{ptr @__tpstrtab_dpu_crtc_runtime_resume, !85, !"__tpstrtab_dpu_crtc_runtime_resume", i1 false, i1 false}
!562 = !{ptr @__tpstrtab_dpu_enc_enable, !89, !"__tpstrtab_dpu_enc_enable", i1 false, i1 false}
!563 = !{ptr @__tpstrtab_dpu_enc_underrun_cb, !93, !"__tpstrtab_dpu_enc_underrun_cb", i1 false, i1 false}
!564 = !{ptr @__tpstrtab_dpu_enc_trigger_start, !97, !"__tpstrtab_dpu_enc_trigger_start", i1 false, i1 false}
!565 = !{ptr @__tpstrtab_dpu_enc_atomic_check_flags, !101, !"__tpstrtab_dpu_enc_atomic_check_flags", i1 false, i1 false}
!566 = !{ptr @__tpstrtab_dpu_enc_rc_helper, !105, !"__tpstrtab_dpu_enc_rc_helper", i1 false, i1 false}
!567 = !{ptr @__tpstrtab_dpu_enc_vblank_cb, !109, !"__tpstrtab_dpu_enc_vblank_cb", i1 false, i1 false}
!568 = !{ptr @__tpstrtab_dpu_enc_frame_event_cb, !113, !"__tpstrtab_dpu_enc_frame_event_cb", i1 false, i1 false}
!569 = !{ptr @__tpstrtab_dpu_enc_phys_cmd_connect_te, !117, !"__tpstrtab_dpu_enc_phys_cmd_connect_te", i1 false, i1 false}
!570 = !{ptr @__tpstrtab_dpu_enc_rc, !121, !"__tpstrtab_dpu_enc_rc", i1 false, i1 false}
!571 = !{ptr @__tpstrtab_dpu_enc_frame_done_cb_not_busy, !125, !"__tpstrtab_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!572 = !{ptr @__tpstrtab_dpu_enc_frame_done_cb, !129, !"__tpstrtab_dpu_enc_frame_done_cb", i1 false, i1 false}
!573 = !{ptr @__tpstrtab_dpu_enc_trigger_flush, !133, !"__tpstrtab_dpu_enc_trigger_flush", i1 false, i1 false}
!574 = !{ptr @__tpstrtab_dpu_enc_vsync_event_work, !137, !"__tpstrtab_dpu_enc_vsync_event_work", i1 false, i1 false}
!575 = !{ptr @__tpstrtab_dpu_enc_early_kickoff, !141, !"__tpstrtab_dpu_enc_early_kickoff", i1 false, i1 false}
!576 = !{ptr @__tpstrtab_dpu_enc_frame_done_timeout, !145, !"__tpstrtab_dpu_enc_frame_done_timeout", i1 false, i1 false}
!577 = !{ptr @__tpstrtab_dpu_crtc_frame_event_cb, !149, !"__tpstrtab_dpu_crtc_frame_event_cb", i1 false, i1 false}
!578 = !{ptr @__tpstrtab_dpu_crtc_frame_event_done, !153, !"__tpstrtab_dpu_crtc_frame_event_done", i1 false, i1 false}
!579 = !{ptr @__tpstrtab_dpu_crtc_frame_event_more_pending, !157, !"__tpstrtab_dpu_crtc_frame_event_more_pending", i1 false, i1 false}
!580 = !{ptr @__tpstrtab_dpu_enc_wait_event_timeout, !161, !"__tpstrtab_dpu_enc_wait_event_timeout", i1 false, i1 false}
!581 = !{ptr @__tpstrtab_dpu_enc_phys_cmd_irq_ctrl, !165, !"__tpstrtab_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!582 = !{ptr @__tpstrtab_dpu_enc_phys_cmd_pp_tx_done, !169, !"__tpstrtab_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!583 = !{ptr @__tpstrtab_dpu_enc_phys_cmd_pdone_timeout, !173, !"__tpstrtab_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!584 = !{ptr @__tpstrtab_dpu_enc_phys_vid_post_kickoff, !177, !"__tpstrtab_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!585 = !{ptr @__tpstrtab_dpu_enc_phys_vid_irq_ctrl, !181, !"__tpstrtab_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!586 = !{ptr @__tpstrtab_dpu_crtc_setup_mixer, !185, !"__tpstrtab_dpu_crtc_setup_mixer", i1 false, i1 false}
!587 = !{ptr @__tpstrtab_dpu_crtc_setup_lm_bounds, !189, !"__tpstrtab_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!588 = !{ptr @__tpstrtab_dpu_crtc_vblank_enable, !193, !"__tpstrtab_dpu_crtc_vblank_enable", i1 false, i1 false}
!589 = !{ptr @__tpstrtab_dpu_crtc_enable, !197, !"__tpstrtab_dpu_crtc_enable", i1 false, i1 false}
!590 = !{ptr @__tpstrtab_dpu_crtc_disable, !201, !"__tpstrtab_dpu_crtc_disable", i1 false, i1 false}
!591 = !{ptr @__tpstrtab_dpu_crtc_vblank, !205, !"__tpstrtab_dpu_crtc_vblank", i1 false, i1 false}
!592 = !{ptr @__tpstrtab_dpu_crtc_disable_frame_pending, !209, !"__tpstrtab_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!593 = !{ptr @__tpstrtab_dpu_plane_set_scanout, !213, !"__tpstrtab_dpu_plane_set_scanout", i1 false, i1 false}
!594 = !{ptr @__tpstrtab_dpu_plane_disable, !217, !"__tpstrtab_dpu_plane_disable", i1 false, i1 false}
!595 = !{ptr @__tpstrtab_dpu_rm_reserve_intf, !221, !"__tpstrtab_dpu_rm_reserve_intf", i1 false, i1 false}
!596 = !{ptr @__tpstrtab_dpu_rm_reserve_ctls, !225, !"__tpstrtab_dpu_rm_reserve_ctls", i1 false, i1 false}
!597 = !{ptr @__tpstrtab_dpu_rm_reserve_lms, !229, !"__tpstrtab_dpu_rm_reserve_lms", i1 false, i1 false}
!598 = !{ptr @__tpstrtab_dpu_vbif_wait_xin_halt_fail, !233, !"__tpstrtab_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!599 = !{ptr @__tpstrtab_dpu_pp_connect_ext_te, !237, !"__tpstrtab_dpu_pp_connect_ext_te", i1 false, i1 false}
!600 = !{ptr @__tpstrtab_dpu_core_irq_register_callback, !241, !"__tpstrtab_dpu_core_irq_register_callback", i1 false, i1 false}
!601 = !{ptr @__tpstrtab_dpu_core_irq_unregister_callback, !245, !"__tpstrtab_dpu_core_irq_unregister_callback", i1 false, i1 false}
!602 = !{ptr @__tpstrtab_dpu_core_perf_update_clk, !249, !"__tpstrtab_dpu_core_perf_update_clk", i1 false, i1 false}
!603 = !{ptr @__tpstrtab_dpu_hw_ctl_update_pending_flush, !253, !"__tpstrtab_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!604 = !{ptr @__tpstrtab_dpu_hw_ctl_clear_pending_flush, !257, !"__tpstrtab_dpu_hw_ctl_clear_pending_flush", i1 false, i1 false}
!605 = !{ptr @__tpstrtab_dpu_hw_ctl_trigger_pending_flush, !261, !"__tpstrtab_dpu_hw_ctl_trigger_pending_flush", i1 false, i1 false}
!606 = !{ptr @__tpstrtab_dpu_hw_ctl_trigger_prepare, !265, !"__tpstrtab_dpu_hw_ctl_trigger_prepare", i1 false, i1 false}
!607 = !{ptr @__tpstrtab_dpu_hw_ctl_trigger_start, !269, !"__tpstrtab_dpu_hw_ctl_trigger_start", i1 false, i1 false}
!608 = !{ptr @str__dpu__trace_system_name, !609, !"str__dpu__trace_system_name", i1 false, i1 false}
!609 = !{!"../include/trace/trace_events.h", i32 36, i32 1}
!610 = !{ptr @.str.6, !1, !"<string literal>", i1 false, i1 false}
!611 = !{ptr @.str.7, !1, !"<string literal>", i1 false, i1 false}
!612 = !{ptr @.str.8, !1, !"<string literal>", i1 false, i1 false}
!613 = !{ptr @.str.9, !1, !"<string literal>", i1 false, i1 false}
!614 = !{ptr @.str.10, !1, !"<string literal>", i1 false, i1 false}
!615 = !{ptr @.str.11, !1, !"<string literal>", i1 false, i1 false}
!616 = !{ptr @.str.12, !1, !"<string literal>", i1 false, i1 false}
!617 = !{ptr @.str.13, !1, !"<string literal>", i1 false, i1 false}
!618 = !{ptr @.str.14, !1, !"<string literal>", i1 false, i1 false}
!619 = !{ptr @trace_event_fields_dpu_perf_set_qos_luts, !1, !"trace_event_fields_dpu_perf_set_qos_luts", i1 false, i1 false}
!620 = !{ptr @trace_event_type_funcs_dpu_perf_set_qos_luts, !1, !"trace_event_type_funcs_dpu_perf_set_qos_luts", i1 false, i1 false}
!621 = !{ptr @.str.15, !1, !"<string literal>", i1 false, i1 false}
!622 = !{ptr @print_fmt_dpu_perf_set_qos_luts, !1, !"print_fmt_dpu_perf_set_qos_luts", i1 false, i1 false}
!623 = !{ptr @.str.16, !5, !"<string literal>", i1 false, i1 false}
!624 = !{ptr @.str.17, !5, !"<string literal>", i1 false, i1 false}
!625 = !{ptr @.str.18, !5, !"<string literal>", i1 false, i1 false}
!626 = !{ptr @trace_event_fields_dpu_perf_set_danger_luts, !5, !"trace_event_fields_dpu_perf_set_danger_luts", i1 false, i1 false}
!627 = !{ptr @trace_event_type_funcs_dpu_perf_set_danger_luts, !5, !"trace_event_type_funcs_dpu_perf_set_danger_luts", i1 false, i1 false}
!628 = !{ptr @.str.19, !5, !"<string literal>", i1 false, i1 false}
!629 = !{ptr @print_fmt_dpu_perf_set_danger_luts, !5, !"print_fmt_dpu_perf_set_danger_luts", i1 false, i1 false}
!630 = !{ptr @.str.20, !9, !"<string literal>", i1 false, i1 false}
!631 = !{ptr @.str.21, !9, !"<string literal>", i1 false, i1 false}
!632 = !{ptr @.str.22, !9, !"<string literal>", i1 false, i1 false}
!633 = !{ptr @trace_event_fields_dpu_perf_set_ot, !9, !"trace_event_fields_dpu_perf_set_ot", i1 false, i1 false}
!634 = !{ptr @trace_event_type_funcs_dpu_perf_set_ot, !9, !"trace_event_type_funcs_dpu_perf_set_ot", i1 false, i1 false}
!635 = !{ptr @.str.23, !9, !"<string literal>", i1 false, i1 false}
!636 = !{ptr @print_fmt_dpu_perf_set_ot, !9, !"print_fmt_dpu_perf_set_ot", i1 false, i1 false}
!637 = !{ptr @.str.24, !13, !"<string literal>", i1 false, i1 false}
!638 = !{ptr @trace_event_fields_dpu_cmd_release_bw, !13, !"trace_event_fields_dpu_cmd_release_bw", i1 false, i1 false}
!639 = !{ptr @trace_event_type_funcs_dpu_cmd_release_bw, !13, !"trace_event_type_funcs_dpu_cmd_release_bw", i1 false, i1 false}
!640 = !{ptr @.str.25, !13, !"<string literal>", i1 false, i1 false}
!641 = !{ptr @print_fmt_dpu_cmd_release_bw, !13, !"print_fmt_dpu_cmd_release_bw", i1 false, i1 false}
!642 = !{ptr @.str.26, !17, !"<string literal>", i1 false, i1 false}
!643 = !{ptr @.str.27, !17, !"<string literal>", i1 false, i1 false}
!644 = !{ptr @.str.28, !17, !"<string literal>", i1 false, i1 false}
!645 = !{ptr @.str.29, !17, !"<string literal>", i1 false, i1 false}
!646 = !{ptr @.str.30, !17, !"<string literal>", i1 false, i1 false}
!647 = !{ptr @.str.31, !17, !"<string literal>", i1 false, i1 false}
!648 = !{ptr @trace_event_fields_tracing_mark_write, !17, !"trace_event_fields_tracing_mark_write", i1 false, i1 false}
!649 = !{ptr @trace_event_type_funcs_tracing_mark_write, !17, !"trace_event_type_funcs_tracing_mark_write", i1 false, i1 false}
!650 = !{ptr @.str.32, !17, !"<string literal>", i1 false, i1 false}
!651 = !{ptr @.str.33, !17, !"<string literal>", i1 false, i1 false}
!652 = !{ptr @.str.34, !17, !"<string literal>", i1 false, i1 false}
!653 = !{ptr @print_fmt_tracing_mark_write, !17, !"print_fmt_tracing_mark_write", i1 false, i1 false}
!654 = !{ptr @.str.35, !21, !"<string literal>", i1 false, i1 false}
!655 = !{ptr @.str.36, !21, !"<string literal>", i1 false, i1 false}
!656 = !{ptr @trace_event_fields_dpu_trace_counter, !21, !"trace_event_fields_dpu_trace_counter", i1 false, i1 false}
!657 = !{ptr @trace_event_type_funcs_dpu_trace_counter, !21, !"trace_event_type_funcs_dpu_trace_counter", i1 false, i1 false}
!658 = !{ptr @.str.37, !21, !"<string literal>", i1 false, i1 false}
!659 = !{ptr @print_fmt_dpu_trace_counter, !21, !"print_fmt_dpu_trace_counter", i1 false, i1 false}
!660 = !{ptr @.str.38, !25, !"<string literal>", i1 false, i1 false}
!661 = !{ptr @.str.39, !25, !"<string literal>", i1 false, i1 false}
!662 = !{ptr @.str.40, !25, !"<string literal>", i1 false, i1 false}
!663 = !{ptr @.str.41, !25, !"<string literal>", i1 false, i1 false}
!664 = !{ptr @.str.42, !25, !"<string literal>", i1 false, i1 false}
!665 = !{ptr @.str.43, !25, !"<string literal>", i1 false, i1 false}
!666 = !{ptr @trace_event_fields_dpu_perf_crtc_update, !25, !"trace_event_fields_dpu_perf_crtc_update", i1 false, i1 false}
!667 = !{ptr @trace_event_type_funcs_dpu_perf_crtc_update, !25, !"trace_event_type_funcs_dpu_perf_crtc_update", i1 false, i1 false}
!668 = !{ptr @.str.44, !25, !"<string literal>", i1 false, i1 false}
!669 = !{ptr @print_fmt_dpu_perf_crtc_update, !25, !"print_fmt_dpu_perf_crtc_update", i1 false, i1 false}
!670 = !{ptr @.str.45, !294, !"<string literal>", i1 false, i1 false}
!671 = !{ptr @.str.46, !294, !"<string literal>", i1 false, i1 false}
!672 = !{ptr @.str.47, !294, !"<string literal>", i1 false, i1 false}
!673 = !{ptr @.str.48, !294, !"<string literal>", i1 false, i1 false}
!674 = !{ptr @.str.49, !294, !"<string literal>", i1 false, i1 false}
!675 = !{ptr @trace_event_fields_dpu_enc_irq_template, !294, !"trace_event_fields_dpu_enc_irq_template", i1 false, i1 false}
!676 = !{ptr @trace_event_type_funcs_dpu_enc_irq_template, !294, !"trace_event_type_funcs_dpu_enc_irq_template", i1 false, i1 false}
!677 = !{ptr @.str.50, !294, !"<string literal>", i1 false, i1 false}
!678 = !{ptr @print_fmt_dpu_enc_irq_template, !294, !"print_fmt_dpu_enc_irq_template", i1 false, i1 false}
!679 = !{ptr @.str.51, !37, !"<string literal>", i1 false, i1 false}
!680 = !{ptr @.str.52, !37, !"<string literal>", i1 false, i1 false}
!681 = !{ptr @.str.53, !37, !"<string literal>", i1 false, i1 false}
!682 = !{ptr @trace_event_fields_dpu_enc_irq_wait_success, !37, !"trace_event_fields_dpu_enc_irq_wait_success", i1 false, i1 false}
!683 = !{ptr @trace_event_type_funcs_dpu_enc_irq_wait_success, !37, !"trace_event_type_funcs_dpu_enc_irq_wait_success", i1 false, i1 false}
!684 = !{ptr @.str.54, !37, !"<string literal>", i1 false, i1 false}
!685 = !{ptr @print_fmt_dpu_enc_irq_wait_success, !37, !"print_fmt_dpu_enc_irq_wait_success", i1 false, i1 false}
!686 = !{ptr @trace_event_fields_dpu_drm_obj_template, !303, !"trace_event_fields_dpu_drm_obj_template", i1 false, i1 false}
!687 = !{ptr @trace_event_type_funcs_dpu_drm_obj_template, !303, !"trace_event_type_funcs_dpu_drm_obj_template", i1 false, i1 false}
!688 = !{ptr @.str.55, !303, !"<string literal>", i1 false, i1 false}
!689 = !{ptr @print_fmt_dpu_drm_obj_template, !303, !"print_fmt_dpu_drm_obj_template", i1 false, i1 false}
!690 = !{ptr @.str.56, !89, !"<string literal>", i1 false, i1 false}
!691 = !{ptr @.str.57, !89, !"<string literal>", i1 false, i1 false}
!692 = !{ptr @trace_event_fields_dpu_enc_enable, !89, !"trace_event_fields_dpu_enc_enable", i1 false, i1 false}
!693 = !{ptr @trace_event_type_funcs_dpu_enc_enable, !89, !"trace_event_type_funcs_dpu_enc_enable", i1 false, i1 false}
!694 = !{ptr @.str.58, !89, !"<string literal>", i1 false, i1 false}
!695 = !{ptr @print_fmt_dpu_enc_enable, !89, !"print_fmt_dpu_enc_enable", i1 false, i1 false}
!696 = !{ptr @.str.59, !332, !"<string literal>", i1 false, i1 false}
!697 = !{ptr @trace_event_fields_dpu_enc_keyval_template, !332, !"trace_event_fields_dpu_enc_keyval_template", i1 false, i1 false}
!698 = !{ptr @trace_event_type_funcs_dpu_enc_keyval_template, !332, !"trace_event_type_funcs_dpu_enc_keyval_template", i1 false, i1 false}
!699 = !{ptr @.str.60, !332, !"<string literal>", i1 false, i1 false}
!700 = !{ptr @print_fmt_dpu_enc_keyval_template, !332, !"print_fmt_dpu_enc_keyval_template", i1 false, i1 false}
!701 = !{ptr @.str.61, !101, !"<string literal>", i1 false, i1 false}
!702 = !{ptr @.str.62, !101, !"<string literal>", i1 false, i1 false}
!703 = !{ptr @trace_event_fields_dpu_enc_atomic_check_flags, !101, !"trace_event_fields_dpu_enc_atomic_check_flags", i1 false, i1 false}
!704 = !{ptr @trace_event_type_funcs_dpu_enc_atomic_check_flags, !101, !"trace_event_type_funcs_dpu_enc_atomic_check_flags", i1 false, i1 false}
!705 = !{ptr @.str.63, !101, !"<string literal>", i1 false, i1 false}
!706 = !{ptr @print_fmt_dpu_enc_atomic_check_flags, !101, !"print_fmt_dpu_enc_atomic_check_flags", i1 false, i1 false}
!707 = !{ptr @.str.64, !341, !"<string literal>", i1 false, i1 false}
!708 = !{ptr @trace_event_fields_dpu_enc_id_enable_template, !341, !"trace_event_fields_dpu_enc_id_enable_template", i1 false, i1 false}
!709 = !{ptr @trace_event_type_funcs_dpu_enc_id_enable_template, !341, !"trace_event_type_funcs_dpu_enc_id_enable_template", i1 false, i1 false}
!710 = !{ptr @.str.65, !341, !"<string literal>", i1 false, i1 false}
!711 = !{ptr @.str.66, !341, !"<string literal>", i1 false, i1 false}
!712 = !{ptr @.str.67, !341, !"<string literal>", i1 false, i1 false}
!713 = !{ptr @print_fmt_dpu_enc_id_enable_template, !341, !"print_fmt_dpu_enc_id_enable_template", i1 false, i1 false}
!714 = !{ptr @.str.68, !121, !"<string literal>", i1 false, i1 false}
!715 = !{ptr @.str.69, !121, !"<string literal>", i1 false, i1 false}
!716 = !{ptr @.str.70, !121, !"<string literal>", i1 false, i1 false}
!717 = !{ptr @.str.71, !121, !"<string literal>", i1 false, i1 false}
!718 = !{ptr @trace_event_fields_dpu_enc_rc, !121, !"trace_event_fields_dpu_enc_rc", i1 false, i1 false}
!719 = !{ptr @trace_event_type_funcs_dpu_enc_rc, !121, !"trace_event_type_funcs_dpu_enc_rc", i1 false, i1 false}
!720 = !{ptr @.str.72, !121, !"<string literal>", i1 false, i1 false}
!721 = !{ptr @print_fmt_dpu_enc_rc, !121, !"print_fmt_dpu_enc_rc", i1 false, i1 false}
!722 = !{ptr @.str.73, !125, !"<string literal>", i1 false, i1 false}
!723 = !{ptr @.str.74, !125, !"<string literal>", i1 false, i1 false}
!724 = !{ptr @.str.75, !125, !"<string literal>", i1 false, i1 false}
!725 = !{ptr @trace_event_fields_dpu_enc_frame_done_cb_not_busy, !125, !"trace_event_fields_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!726 = !{ptr @trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy, !125, !"trace_event_type_funcs_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!727 = !{ptr @.str.76, !125, !"<string literal>", i1 false, i1 false}
!728 = !{ptr @print_fmt_dpu_enc_frame_done_cb_not_busy, !125, !"print_fmt_dpu_enc_frame_done_cb_not_busy", i1 false, i1 false}
!729 = !{ptr @.str.77, !129, !"<string literal>", i1 false, i1 false}
!730 = !{ptr @.str.78, !129, !"<string literal>", i1 false, i1 false}
!731 = !{ptr @.str.79, !129, !"<string literal>", i1 false, i1 false}
!732 = !{ptr @trace_event_fields_dpu_enc_frame_done_cb, !129, !"trace_event_fields_dpu_enc_frame_done_cb", i1 false, i1 false}
!733 = !{ptr @trace_event_type_funcs_dpu_enc_frame_done_cb, !129, !"trace_event_type_funcs_dpu_enc_frame_done_cb", i1 false, i1 false}
!734 = !{ptr @.str.80, !129, !"<string literal>", i1 false, i1 false}
!735 = !{ptr @print_fmt_dpu_enc_frame_done_cb, !129, !"print_fmt_dpu_enc_frame_done_cb", i1 false, i1 false}
!736 = !{ptr @.str.81, !133, !"<string literal>", i1 false, i1 false}
!737 = !{ptr @.str.82, !133, !"<string literal>", i1 false, i1 false}
!738 = !{ptr @.str.83, !133, !"<string literal>", i1 false, i1 false}
!739 = !{ptr @.str.84, !133, !"<string literal>", i1 false, i1 false}
!740 = !{ptr @trace_event_fields_dpu_enc_trigger_flush, !133, !"trace_event_fields_dpu_enc_trigger_flush", i1 false, i1 false}
!741 = !{ptr @trace_event_type_funcs_dpu_enc_trigger_flush, !133, !"trace_event_type_funcs_dpu_enc_trigger_flush", i1 false, i1 false}
!742 = !{ptr @.str.85, !133, !"<string literal>", i1 false, i1 false}
!743 = !{ptr @print_fmt_dpu_enc_trigger_flush, !133, !"print_fmt_dpu_enc_trigger_flush", i1 false, i1 false}
!744 = !{ptr @.str.86, !363, !"<string literal>", i1 false, i1 false}
!745 = !{ptr @.str.87, !363, !"<string literal>", i1 false, i1 false}
!746 = !{ptr @trace_event_fields_dpu_enc_ktime_template, !363, !"trace_event_fields_dpu_enc_ktime_template", i1 false, i1 false}
!747 = !{ptr @trace_event_type_funcs_dpu_enc_ktime_template, !363, !"trace_event_type_funcs_dpu_enc_ktime_template", i1 false, i1 false}
!748 = !{ptr @.str.88, !363, !"<string literal>", i1 false, i1 false}
!749 = !{ptr @print_fmt_dpu_enc_ktime_template, !363, !"print_fmt_dpu_enc_ktime_template", i1 false, i1 false}
!750 = !{ptr @trace_event_fields_dpu_id_event_template, !369, !"trace_event_fields_dpu_id_event_template", i1 false, i1 false}
!751 = !{ptr @trace_event_type_funcs_dpu_id_event_template, !369, !"trace_event_type_funcs_dpu_id_event_template", i1 false, i1 false}
!752 = !{ptr @.str.89, !369, !"<string literal>", i1 false, i1 false}
!753 = !{ptr @print_fmt_dpu_id_event_template, !369, !"print_fmt_dpu_id_event_template", i1 false, i1 false}
!754 = !{ptr @.str.90, !161, !"<string literal>", i1 false, i1 false}
!755 = !{ptr @.str.91, !161, !"<string literal>", i1 false, i1 false}
!756 = !{ptr @.str.92, !161, !"<string literal>", i1 false, i1 false}
!757 = !{ptr @trace_event_fields_dpu_enc_wait_event_timeout, !161, !"trace_event_fields_dpu_enc_wait_event_timeout", i1 false, i1 false}
!758 = !{ptr @trace_event_type_funcs_dpu_enc_wait_event_timeout, !161, !"trace_event_type_funcs_dpu_enc_wait_event_timeout", i1 false, i1 false}
!759 = !{ptr @.str.93, !161, !"<string literal>", i1 false, i1 false}
!760 = !{ptr @print_fmt_dpu_enc_wait_event_timeout, !161, !"print_fmt_dpu_enc_wait_event_timeout", i1 false, i1 false}
!761 = !{ptr @.str.94, !165, !"<string literal>", i1 false, i1 false}
!762 = !{ptr @.str.95, !165, !"<string literal>", i1 false, i1 false}
!763 = !{ptr @trace_event_fields_dpu_enc_phys_cmd_irq_ctrl, !165, !"trace_event_fields_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!764 = !{ptr @trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl, !165, !"trace_event_type_funcs_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!765 = !{ptr @.str.96, !165, !"<string literal>", i1 false, i1 false}
!766 = !{ptr @print_fmt_dpu_enc_phys_cmd_irq_ctrl, !165, !"print_fmt_dpu_enc_phys_cmd_irq_ctrl", i1 false, i1 false}
!767 = !{ptr @.str.97, !169, !"<string literal>", i1 false, i1 false}
!768 = !{ptr @trace_event_fields_dpu_enc_phys_cmd_pp_tx_done, !169, !"trace_event_fields_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!769 = !{ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done, !169, !"trace_event_type_funcs_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!770 = !{ptr @.str.98, !169, !"<string literal>", i1 false, i1 false}
!771 = !{ptr @print_fmt_dpu_enc_phys_cmd_pp_tx_done, !169, !"print_fmt_dpu_enc_phys_cmd_pp_tx_done", i1 false, i1 false}
!772 = !{ptr @.str.99, !173, !"<string literal>", i1 false, i1 false}
!773 = !{ptr @.str.100, !173, !"<string literal>", i1 false, i1 false}
!774 = !{ptr @trace_event_fields_dpu_enc_phys_cmd_pdone_timeout, !173, !"trace_event_fields_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!775 = !{ptr @trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout, !173, !"trace_event_type_funcs_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!776 = !{ptr @.str.101, !173, !"<string literal>", i1 false, i1 false}
!777 = !{ptr @print_fmt_dpu_enc_phys_cmd_pdone_timeout, !173, !"print_fmt_dpu_enc_phys_cmd_pdone_timeout", i1 false, i1 false}
!778 = !{ptr @trace_event_fields_dpu_enc_phys_vid_post_kickoff, !177, !"trace_event_fields_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!779 = !{ptr @trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff, !177, !"trace_event_type_funcs_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!780 = !{ptr @.str.102, !177, !"<string literal>", i1 false, i1 false}
!781 = !{ptr @print_fmt_dpu_enc_phys_vid_post_kickoff, !177, !"print_fmt_dpu_enc_phys_vid_post_kickoff", i1 false, i1 false}
!782 = !{ptr @trace_event_fields_dpu_enc_phys_vid_irq_ctrl, !181, !"trace_event_fields_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!783 = !{ptr @trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl, !181, !"trace_event_type_funcs_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!784 = !{ptr @.str.103, !181, !"<string literal>", i1 false, i1 false}
!785 = !{ptr @print_fmt_dpu_enc_phys_vid_irq_ctrl, !181, !"print_fmt_dpu_enc_phys_vid_irq_ctrl", i1 false, i1 false}
!786 = !{ptr @.str.104, !185, !"<string literal>", i1 false, i1 false}
!787 = !{ptr @.str.105, !185, !"<string literal>", i1 false, i1 false}
!788 = !{ptr @.str.106, !185, !"<string literal>", i1 false, i1 false}
!789 = !{ptr @.str.107, !185, !"<string literal>", i1 false, i1 false}
!790 = !{ptr @.str.108, !185, !"<string literal>", i1 false, i1 false}
!791 = !{ptr @.str.109, !185, !"<string literal>", i1 false, i1 false}
!792 = !{ptr @.str.110, !185, !"<string literal>", i1 false, i1 false}
!793 = !{ptr @.str.111, !185, !"<string literal>", i1 false, i1 false}
!794 = !{ptr @.str.112, !185, !"<string literal>", i1 false, i1 false}
!795 = !{ptr @.str.113, !185, !"<string literal>", i1 false, i1 false}
!796 = !{ptr @.str.114, !185, !"<string literal>", i1 false, i1 false}
!797 = !{ptr @.str.115, !185, !"<string literal>", i1 false, i1 false}
!798 = !{ptr @.str.116, !185, !"<string literal>", i1 false, i1 false}
!799 = !{ptr @.str.117, !185, !"<string literal>", i1 false, i1 false}
!800 = !{ptr @.str.118, !185, !"<string literal>", i1 false, i1 false}
!801 = !{ptr @trace_event_fields_dpu_crtc_setup_mixer, !185, !"trace_event_fields_dpu_crtc_setup_mixer", i1 false, i1 false}
!802 = !{ptr @trace_event_type_funcs_dpu_crtc_setup_mixer, !185, !"trace_event_type_funcs_dpu_crtc_setup_mixer", i1 false, i1 false}
!803 = !{ptr @.str.119, !185, !"<string literal>", i1 false, i1 false}
!804 = !{ptr @print_fmt_dpu_crtc_setup_mixer, !185, !"print_fmt_dpu_crtc_setup_mixer", i1 false, i1 false}
!805 = !{ptr @.str.120, !189, !"<string literal>", i1 false, i1 false}
!806 = !{ptr @.str.121, !189, !"<string literal>", i1 false, i1 false}
!807 = !{ptr @trace_event_fields_dpu_crtc_setup_lm_bounds, !189, !"trace_event_fields_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!808 = !{ptr @trace_event_type_funcs_dpu_crtc_setup_lm_bounds, !189, !"trace_event_type_funcs_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!809 = !{ptr @.str.122, !189, !"<string literal>", i1 false, i1 false}
!810 = !{ptr @print_fmt_dpu_crtc_setup_lm_bounds, !189, !"print_fmt_dpu_crtc_setup_lm_bounds", i1 false, i1 false}
!811 = !{ptr @.str.123, !193, !"<string literal>", i1 false, i1 false}
!812 = !{ptr @.str.124, !193, !"<string literal>", i1 false, i1 false}
!813 = !{ptr @trace_event_fields_dpu_crtc_vblank_enable, !193, !"trace_event_fields_dpu_crtc_vblank_enable", i1 false, i1 false}
!814 = !{ptr @trace_event_type_funcs_dpu_crtc_vblank_enable, !193, !"trace_event_type_funcs_dpu_crtc_vblank_enable", i1 false, i1 false}
!815 = !{ptr @.str.125, !193, !"<string literal>", i1 false, i1 false}
!816 = !{ptr @print_fmt_dpu_crtc_vblank_enable, !193, !"print_fmt_dpu_crtc_vblank_enable", i1 false, i1 false}
!817 = !{ptr @trace_event_fields_dpu_crtc_enable_template, !406, !"trace_event_fields_dpu_crtc_enable_template", i1 false, i1 false}
!818 = !{ptr @trace_event_type_funcs_dpu_crtc_enable_template, !406, !"trace_event_type_funcs_dpu_crtc_enable_template", i1 false, i1 false}
!819 = !{ptr @.str.126, !406, !"<string literal>", i1 false, i1 false}
!820 = !{ptr @print_fmt_dpu_crtc_enable_template, !406, !"print_fmt_dpu_crtc_enable_template", i1 false, i1 false}
!821 = !{ptr @.str.127, !209, !"<string literal>", i1 false, i1 false}
!822 = !{ptr @trace_event_fields_dpu_crtc_disable_frame_pending, !209, !"trace_event_fields_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!823 = !{ptr @trace_event_type_funcs_dpu_crtc_disable_frame_pending, !209, !"trace_event_type_funcs_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!824 = !{ptr @.str.128, !209, !"<string literal>", i1 false, i1 false}
!825 = !{ptr @print_fmt_dpu_crtc_disable_frame_pending, !209, !"print_fmt_dpu_crtc_disable_frame_pending", i1 false, i1 false}
!826 = !{ptr @.str.129, !213, !"<string literal>", i1 false, i1 false}
!827 = !{ptr @.str.130, !213, !"<string literal>", i1 false, i1 false}
!828 = !{ptr @.str.131, !213, !"<string literal>", i1 false, i1 false}
!829 = !{ptr @.str.132, !213, !"<string literal>", i1 false, i1 false}
!830 = !{ptr @.str.133, !213, !"<string literal>", i1 false, i1 false}
!831 = !{ptr @trace_event_fields_dpu_plane_set_scanout, !213, !"trace_event_fields_dpu_plane_set_scanout", i1 false, i1 false}
!832 = !{ptr @trace_event_type_funcs_dpu_plane_set_scanout, !213, !"trace_event_type_funcs_dpu_plane_set_scanout", i1 false, i1 false}
!833 = !{ptr @.str.134, !213, !"<string literal>", i1 false, i1 false}
!834 = !{ptr @print_fmt_dpu_plane_set_scanout, !213, !"print_fmt_dpu_plane_set_scanout", i1 false, i1 false}
!835 = !{ptr @.str.135, !217, !"<string literal>", i1 false, i1 false}
!836 = !{ptr @trace_event_fields_dpu_plane_disable, !217, !"trace_event_fields_dpu_plane_disable", i1 false, i1 false}
!837 = !{ptr @trace_event_type_funcs_dpu_plane_disable, !217, !"trace_event_type_funcs_dpu_plane_disable", i1 false, i1 false}
!838 = !{ptr @.str.136, !217, !"<string literal>", i1 false, i1 false}
!839 = !{ptr @print_fmt_dpu_plane_disable, !217, !"print_fmt_dpu_plane_disable", i1 false, i1 false}
!840 = !{ptr @.str.137, !423, !"<string literal>", i1 false, i1 false}
!841 = !{ptr @trace_event_fields_dpu_rm_iter_template, !423, !"trace_event_fields_dpu_rm_iter_template", i1 false, i1 false}
!842 = !{ptr @trace_event_type_funcs_dpu_rm_iter_template, !423, !"trace_event_type_funcs_dpu_rm_iter_template", i1 false, i1 false}
!843 = !{ptr @.str.138, !423, !"<string literal>", i1 false, i1 false}
!844 = !{ptr @print_fmt_dpu_rm_iter_template, !423, !"print_fmt_dpu_rm_iter_template", i1 false, i1 false}
!845 = !{ptr @.str.139, !229, !"<string literal>", i1 false, i1 false}
!846 = !{ptr @trace_event_fields_dpu_rm_reserve_lms, !229, !"trace_event_fields_dpu_rm_reserve_lms", i1 false, i1 false}
!847 = !{ptr @trace_event_type_funcs_dpu_rm_reserve_lms, !229, !"trace_event_type_funcs_dpu_rm_reserve_lms", i1 false, i1 false}
!848 = !{ptr @.str.140, !229, !"<string literal>", i1 false, i1 false}
!849 = !{ptr @print_fmt_dpu_rm_reserve_lms, !229, !"print_fmt_dpu_rm_reserve_lms", i1 false, i1 false}
!850 = !{ptr @.str.141, !233, !"<string literal>", i1 false, i1 false}
!851 = !{ptr @trace_event_fields_dpu_vbif_wait_xin_halt_fail, !233, !"trace_event_fields_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!852 = !{ptr @trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail, !233, !"trace_event_type_funcs_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!853 = !{ptr @.str.142, !233, !"<string literal>", i1 false, i1 false}
!854 = !{ptr @print_fmt_dpu_vbif_wait_xin_halt_fail, !233, !"print_fmt_dpu_vbif_wait_xin_halt_fail", i1 false, i1 false}
!855 = !{ptr @.str.143, !237, !"<string literal>", i1 false, i1 false}
!856 = !{ptr @trace_event_fields_dpu_pp_connect_ext_te, !237, !"trace_event_fields_dpu_pp_connect_ext_te", i1 false, i1 false}
!857 = !{ptr @trace_event_type_funcs_dpu_pp_connect_ext_te, !237, !"trace_event_type_funcs_dpu_pp_connect_ext_te", i1 false, i1 false}
!858 = !{ptr @.str.144, !237, !"<string literal>", i1 false, i1 false}
!859 = !{ptr @print_fmt_dpu_pp_connect_ext_te, !237, !"print_fmt_dpu_pp_connect_ext_te", i1 false, i1 false}
!860 = !{ptr @.str.145, !438, !"<string literal>", i1 false, i1 false}
!861 = !{ptr @.str.146, !438, !"<string literal>", i1 false, i1 false}
!862 = !{ptr @trace_event_fields_dpu_core_irq_callback_template, !438, !"trace_event_fields_dpu_core_irq_callback_template", i1 false, i1 false}
!863 = !{ptr @trace_event_type_funcs_dpu_core_irq_callback_template, !438, !"trace_event_type_funcs_dpu_core_irq_callback_template", i1 false, i1 false}
!864 = !{ptr @.str.147, !438, !"<string literal>", i1 false, i1 false}
!865 = !{ptr @print_fmt_dpu_core_irq_callback_template, !438, !"print_fmt_dpu_core_irq_callback_template", i1 false, i1 false}
!866 = !{ptr @.str.148, !249, !"<string literal>", i1 false, i1 false}
!867 = !{ptr @.str.149, !249, !"<string literal>", i1 false, i1 false}
!868 = !{ptr @trace_event_fields_dpu_core_perf_update_clk, !249, !"trace_event_fields_dpu_core_perf_update_clk", i1 false, i1 false}
!869 = !{ptr @trace_event_type_funcs_dpu_core_perf_update_clk, !249, !"trace_event_type_funcs_dpu_core_perf_update_clk", i1 false, i1 false}
!870 = !{ptr @.str.150, !249, !"<string literal>", i1 false, i1 false}
!871 = !{ptr @print_fmt_dpu_core_perf_update_clk, !249, !"print_fmt_dpu_core_perf_update_clk", i1 false, i1 false}
!872 = !{ptr @.str.151, !253, !"<string literal>", i1 false, i1 false}
!873 = !{ptr @.str.152, !253, !"<string literal>", i1 false, i1 false}
!874 = !{ptr @trace_event_fields_dpu_hw_ctl_update_pending_flush, !253, !"trace_event_fields_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!875 = !{ptr @trace_event_type_funcs_dpu_hw_ctl_update_pending_flush, !253, !"trace_event_type_funcs_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!876 = !{ptr @.str.153, !253, !"<string literal>", i1 false, i1 false}
!877 = !{ptr @print_fmt_dpu_hw_ctl_update_pending_flush, !253, !"print_fmt_dpu_hw_ctl_update_pending_flush", i1 false, i1 false}
!878 = !{ptr @.str.154, !450, !"<string literal>", i1 false, i1 false}
!879 = !{ptr @trace_event_fields_dpu_hw_ctl_pending_flush_template, !450, !"trace_event_fields_dpu_hw_ctl_pending_flush_template", i1 false, i1 false}
!880 = !{ptr @trace_event_type_funcs_dpu_hw_ctl_pending_flush_template, !450, !"trace_event_type_funcs_dpu_hw_ctl_pending_flush_template", i1 false, i1 false}
!881 = !{ptr @.str.155, !450, !"<string literal>", i1 false, i1 false}
!882 = !{ptr @print_fmt_dpu_hw_ctl_pending_flush_template, !450, !"print_fmt_dpu_hw_ctl_pending_flush_template", i1 false, i1 false}
!883 = !{ptr @dpu_fops_regset32, !884, !"dpu_fops_regset32", i1 false, i1 false}
!884 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 234, i32 37}
!885 = !{ptr @.str.156, !886, !"<string literal>", i1 false, i1 false}
!886 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 208, i32 17}
!887 = !{ptr @.str.157, !888, !"<string literal>", i1 false, i1 false}
!888 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 210, i32 16}
!889 = !{ptr @.str.158, !890, !"<string literal>", i1 false, i1 false}
!890 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 219, i32 22}
!891 = !{ptr @.str.159, !892, !"<string literal>", i1 false, i1 false}
!892 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 220, i32 17}
!893 = !{ptr @.str.160, !894, !"<string literal>", i1 false, i1 false}
!894 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 222, i32 14}
!895 = !{ptr @.str.161, !896, !"<string literal>", i1 false, i1 false}
!896 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1364, i32 11}
!897 = !{ptr @dpu_driver, !898, !"dpu_driver", i1 false, i1 false}
!898 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1360, i32 31}
!899 = !{ptr @dpu_ops, !900, !"dpu_ops", i1 false, i1 false}
!900 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1278, i32 35}
!901 = !{ptr @.str.162, !902, !"<string literal>", i1 false, i1 false}
!902 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1229, i32 37}
!903 = !{ptr @.str.163, !904, !"<string literal>", i1 false, i1 false}
!904 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1235, i32 3}
!905 = !{ptr @.str.164, !904, !"<string literal>", i1 false, i1 false}
!906 = !{ptr @.str.165, !904, !"<string literal>", i1 false, i1 false}
!907 = !{ptr @.str.166, !904, !"<string literal>", i1 false, i1 false}
!908 = !{ptr @dpu_bind._entry, !904, !"_entry", i1 false, i1 false}
!909 = !{ptr @dpu_bind._entry_ptr, !904, !"_entry_ptr", i1 false, i1 false}
!910 = !{ptr @.str.168, !911, !"<string literal>", i1 false, i1 false}
!911 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1242, i32 3}
!912 = !{ptr @dpu_bind._entry.167, !911, !"_entry", i1 false, i1 false}
!913 = !{ptr @dpu_bind._entry_ptr.169, !911, !"_entry_ptr", i1 false, i1 false}
!914 = !{ptr @.str.171, !915, !"<string literal>", i1 false, i1 false}
!915 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1250, i32 3}
!916 = !{ptr @dpu_bind._entry.170, !915, !"_entry", i1 false, i1 false}
!917 = !{ptr @dpu_bind._entry_ptr.172, !915, !"_entry_ptr", i1 false, i1 false}
!918 = !{ptr @msm_kms_init.__key, !919, !"__key", i1 false, i1 false}
!919 = !{!"../drivers/gpu/drm/msm/msm_kms.h", i32 175, i32 3}
!920 = !{ptr @.str.173, !919, !"<string literal>", i1 false, i1 false}
!921 = !{ptr @kms_funcs, !922, !"kms_funcs", i1 false, i1 false}
!922 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 934, i32 35}
!923 = !{ptr @.str.174, !924, !"<string literal>", i1 false, i1 false}
!924 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1033, i32 3}
!925 = !{ptr @.str.175, !924, !"<string literal>", i1 false, i1 false}
!926 = !{ptr @dpu_kms_hw_init._entry, !924, !"_entry", i1 false, i1 false}
!927 = !{ptr @dpu_kms_hw_init._entry_ptr, !924, !"_entry_ptr", i1 false, i1 false}
!928 = !{ptr @.str.176, !929, !"<string literal>", i1 false, i1 false}
!929 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1046, i32 45}
!930 = !{ptr @.str.178, !931, !"<string literal>", i1 false, i1 false}
!931 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1049, i32 3}
!932 = !{ptr @dpu_kms_hw_init._entry.177, !931, !"_entry", i1 false, i1 false}
!933 = !{ptr @dpu_kms_hw_init._entry_ptr.179, !931, !"_entry_ptr", i1 false, i1 false}
!934 = !{ptr @.str.180, !935, !"<string literal>", i1 false, i1 false}
!935 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1053, i32 2}
!936 = !{ptr @.str.181, !937, !"<string literal>", i1 false, i1 false}
!937 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1055, i32 54}
!938 = !{ptr @.str.183, !939, !"<string literal>", i1 false, i1 false}
!939 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1058, i32 3}
!940 = !{ptr @dpu_kms_hw_init._entry.182, !939, !"_entry", i1 false, i1 false}
!941 = !{ptr @dpu_kms_hw_init._entry_ptr.184, !939, !"_entry_ptr", i1 false, i1 false}
!942 = !{ptr @.str.185, !943, !"<string literal>", i1 false, i1 false}
!943 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1062, i32 61}
!944 = !{ptr @.str.186, !945, !"<string literal>", i1 false, i1 false}
!945 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1065, i32 3}
!946 = !{ptr @.str.187, !945, !"<string literal>", i1 false, i1 false}
!947 = !{ptr @dpu_kms_hw_init.__UNIQUE_ID_ddebug698, !945, !"__UNIQUE_ID_ddebug698", i1 false, i1 false}
!948 = !{ptr @.str.188, !945, !"<string literal>", i1 false, i1 false}
!949 = !{ptr @.str.189, !950, !"<string literal>", i1 false, i1 false}
!950 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1068, i32 54}
!951 = !{ptr @.str.190, !952, !"<string literal>", i1 false, i1 false}
!952 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1071, i32 3}
!953 = !{ptr @dpu_kms_hw_init.__UNIQUE_ID_ddebug699, !952, !"__UNIQUE_ID_ddebug699", i1 false, i1 false}
!954 = !{ptr @.str.191, !952, !"<string literal>", i1 false, i1 false}
!955 = !{ptr @.str.193, !956, !"<string literal>", i1 false, i1 false}
!956 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1080, i32 2}
!957 = !{ptr @dpu_kms_hw_init._entry.192, !956, !"_entry", i1 false, i1 false}
!958 = !{ptr @dpu_kms_hw_init._entry_ptr.194, !956, !"_entry_ptr", i1 false, i1 false}
!959 = !{ptr @.str.196, !960, !"<string literal>", i1 false, i1 false}
!960 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1087, i32 3}
!961 = !{ptr @dpu_kms_hw_init._entry.195, !960, !"_entry", i1 false, i1 false}
!962 = !{ptr @dpu_kms_hw_init._entry_ptr.197, !960, !"_entry_ptr", i1 false, i1 false}
!963 = !{ptr @.str.199, !964, !"<string literal>", i1 false, i1 false}
!964 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1098, i32 3}
!965 = !{ptr @dpu_kms_hw_init._entry.198, !964, !"_entry", i1 false, i1 false}
!966 = !{ptr @dpu_kms_hw_init._entry_ptr.200, !964, !"_entry_ptr", i1 false, i1 false}
!967 = !{ptr @.str.202, !968, !"<string literal>", i1 false, i1 false}
!968 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1104, i32 3}
!969 = !{ptr @dpu_kms_hw_init._entry.201, !968, !"_entry", i1 false, i1 false}
!970 = !{ptr @dpu_kms_hw_init._entry_ptr.203, !968, !"_entry_ptr", i1 false, i1 false}
!971 = !{ptr @.str.205, !972, !"<string literal>", i1 false, i1 false}
!972 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1114, i32 3}
!973 = !{ptr @dpu_kms_hw_init._entry.204, !972, !"_entry", i1 false, i1 false}
!974 = !{ptr @dpu_kms_hw_init._entry_ptr.206, !972, !"_entry_ptr", i1 false, i1 false}
!975 = !{ptr @.str.208, !976, !"<string literal>", i1 false, i1 false}
!976 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1128, i32 4}
!977 = !{ptr @dpu_kms_hw_init._entry.207, !976, !"_entry", i1 false, i1 false}
!978 = !{ptr @dpu_kms_hw_init._entry_ptr.209, !976, !"_entry_ptr", i1 false, i1 false}
!979 = !{ptr @.str.211, !980, !"<string literal>", i1 false, i1 false}
!980 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1137, i32 3}
!981 = !{ptr @dpu_kms_hw_init._entry.210, !980, !"_entry", i1 false, i1 false}
!982 = !{ptr @dpu_kms_hw_init._entry_ptr.212, !980, !"_entry_ptr", i1 false, i1 false}
!983 = !{ptr @.str.214, !984, !"<string literal>", i1 false, i1 false}
!984 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1144, i32 3}
!985 = !{ptr @dpu_kms_hw_init._entry.213, !984, !"_entry", i1 false, i1 false}
!986 = !{ptr @dpu_kms_hw_init._entry_ptr.215, !984, !"_entry_ptr", i1 false, i1 false}
!987 = !{ptr @.str.217, !988, !"<string literal>", i1 false, i1 false}
!988 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1170, i32 3}
!989 = !{ptr @dpu_kms_hw_init._entry.216, !988, !"_entry", i1 false, i1 false}
!990 = !{ptr @dpu_kms_hw_init._entry_ptr.218, !988, !"_entry_ptr", i1 false, i1 false}
!991 = !{ptr @dpu_kms_global_state_funcs, !992, !"dpu_kms_global_state_funcs", i1 false, i1 false}
!992 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 353, i32 45}
!993 = !{ptr @.str.219, !994, !"<string literal>", i1 false, i1 false}
!994 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 380, i32 31}
!995 = !{ptr @.str.220, !996, !"<string literal>", i1 false, i1 false}
!996 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 381, i32 31}
!997 = !{ptr @.str.221, !998, !"<string literal>", i1 false, i1 false}
!998 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 989, i32 45}
!999 = !{ptr @.str.222, !1000, !"<string literal>", i1 false, i1 false}
!1000 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 736, i32 3}
!1001 = !{ptr @.str.223, !1000, !"<string literal>", i1 false, i1 false}
!1002 = !{ptr @_dpu_kms_drm_obj_init.__UNIQUE_ID_ddebug695, !1000, !"__UNIQUE_ID_ddebug695", i1 false, i1 false}
!1003 = !{ptr @.str.224, !1000, !"<string literal>", i1 false, i1 false}
!1004 = !{ptr @.str.225, !1005, !"<string literal>", i1 false, i1 false}
!1005 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 743, i32 4}
!1006 = !{ptr @_dpu_kms_drm_obj_init._entry, !1005, !"_entry", i1 false, i1 false}
!1007 = !{ptr @_dpu_kms_drm_obj_init._entry_ptr, !1005, !"_entry_ptr", i1 false, i1 false}
!1008 = !{ptr @.str.226, !1009, !"<string literal>", i1 false, i1 false}
!1009 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 661, i32 3}
!1010 = !{ptr @.str.227, !1009, !"<string literal>", i1 false, i1 false}
!1011 = !{ptr @_dpu_kms_setup_displays._entry, !1009, !"_entry", i1 false, i1 false}
!1012 = !{ptr @_dpu_kms_setup_displays._entry_ptr, !1009, !"_entry_ptr", i1 false, i1 false}
!1013 = !{ptr @.str.229, !1014, !"<string literal>", i1 false, i1 false}
!1014 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 667, i32 3}
!1015 = !{ptr @_dpu_kms_setup_displays._entry.228, !1014, !"_entry", i1 false, i1 false}
!1016 = !{ptr @_dpu_kms_setup_displays._entry_ptr.230, !1014, !"_entry_ptr", i1 false, i1 false}
!1017 = !{ptr @.str.231, !1018, !"<string literal>", i1 false, i1 false}
!1018 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 560, i32 4}
!1019 = !{ptr @.str.232, !1018, !"<string literal>", i1 false, i1 false}
!1020 = !{ptr @_dpu_kms_initialize_dsi._entry, !1018, !"_entry", i1 false, i1 false}
!1021 = !{ptr @_dpu_kms_initialize_dsi._entry_ptr, !1018, !"_entry_ptr", i1 false, i1 false}
!1022 = !{ptr @.str.234, !1023, !"<string literal>", i1 false, i1 false}
!1023 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 571, i32 4}
!1024 = !{ptr @_dpu_kms_initialize_dsi._entry.233, !1023, !"_entry", i1 false, i1 false}
!1025 = !{ptr @_dpu_kms_initialize_dsi._entry_ptr.235, !1023, !"_entry_ptr", i1 false, i1 false}
!1026 = !{ptr @_dpu_kms_initialize_dsi._entry.236, !1027, !"_entry", i1 false, i1 false}
!1027 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 584, i32 5}
!1028 = !{ptr @_dpu_kms_initialize_dsi._entry_ptr.237, !1027, !"_entry_ptr", i1 false, i1 false}
!1029 = !{ptr @.str.239, !1030, !"<string literal>", i1 false, i1 false}
!1030 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 594, i32 4}
!1031 = !{ptr @_dpu_kms_initialize_dsi._entry.238, !1030, !"_entry", i1 false, i1 false}
!1032 = !{ptr @_dpu_kms_initialize_dsi._entry_ptr.240, !1030, !"_entry_ptr", i1 false, i1 false}
!1033 = !{ptr @.str.241, !1034, !"<string literal>", i1 false, i1 false}
!1034 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 616, i32 4}
!1035 = !{ptr @_dpu_kms_initialize_displayport._entry, !1034, !"_entry", i1 false, i1 false}
!1036 = !{ptr @_dpu_kms_initialize_displayport._entry_ptr, !1034, !"_entry_ptr", i1 false, i1 false}
!1037 = !{ptr @.str.243, !1038, !"<string literal>", i1 false, i1 false}
!1038 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 623, i32 4}
!1039 = !{ptr @_dpu_kms_initialize_displayport._entry.242, !1038, !"_entry", i1 false, i1 false}
!1040 = !{ptr @_dpu_kms_initialize_displayport._entry_ptr.244, !1038, !"_entry_ptr", i1 false, i1 false}
!1041 = !{ptr @_dpu_kms_initialize_displayport._entry.245, !1042, !"_entry", i1 false, i1 false}
!1042 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 636, i32 4}
!1043 = !{ptr @_dpu_kms_initialize_displayport._entry_ptr.246, !1042, !"_entry_ptr", i1 false, i1 false}
!1044 = distinct !{null, !77, !"__already_done", i1 false, i1 false}
!1045 = !{ptr @.str.247, !77, !"<string literal>", i1 false, i1 false}
!1046 = distinct !{null, !77, !"__warned", i1 false, i1 false}
!1047 = !{ptr @.str.248, !77, !"<string literal>", i1 false, i1 false}
!1048 = distinct !{null, !1049, !"__already_done", i1 false, i1 false}
!1049 = !{!"../include/linux/cpumask.h", i32 108, i32 2}
!1050 = !{ptr @.str.249, !1049, !"<string literal>", i1 false, i1 false}
!1051 = !{ptr @.str.250, !1052, !"<string literal>", i1 false, i1 false}
!1052 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 487, i32 3}
!1053 = !{ptr @.str.251, !1052, !"<string literal>", i1 false, i1 false}
!1054 = !{ptr @dpu_kms_wait_for_commit_done._entry, !1052, !"_entry", i1 false, i1 false}
!1055 = !{ptr @dpu_kms_wait_for_commit_done._entry_ptr, !1052, !"_entry_ptr", i1 false, i1 false}
!1056 = !{ptr @.str.252, !1057, !"<string literal>", i1 false, i1 false}
!1057 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 494, i32 3}
!1058 = !{ptr @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug691, !1057, !"__UNIQUE_ID_ddebug691", i1 false, i1 false}
!1059 = !{ptr @.str.253, !1057, !"<string literal>", i1 false, i1 false}
!1060 = !{ptr @.str.254, !1061, !"<string literal>", i1 false, i1 false}
!1061 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 499, i32 3}
!1062 = !{ptr @dpu_kms_wait_for_commit_done.__UNIQUE_ID_ddebug692, !1061, !"__UNIQUE_ID_ddebug692", i1 false, i1 false}
!1063 = !{ptr @.str.255, !1061, !"<string literal>", i1 false, i1 false}
!1064 = !{ptr @.str.257, !1065, !"<string literal>", i1 false, i1 false}
!1065 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 514, i32 4}
!1066 = !{ptr @dpu_kms_wait_for_commit_done._entry.256, !1065, !"_entry", i1 false, i1 false}
!1067 = !{ptr @dpu_kms_wait_for_commit_done._entry_ptr.258, !1065, !"_entry_ptr", i1 false, i1 false}
!1068 = distinct !{null, !81, !"__already_done", i1 false, i1 false}
!1069 = distinct !{null, !81, !"__warned", i1 false, i1 false}
!1070 = !{ptr @.str.259, !1071, !"<string literal>", i1 false, i1 false}
!1071 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 471, i32 2}
!1072 = distinct !{null, !17, !"__already_done", i1 false, i1 false}
!1073 = distinct !{null, !17, !"__warned", i1 false, i1 false}
!1074 = !{ptr @.str.260, !1075, !"<string literal>", i1 false, i1 false}
!1075 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 833, i32 3}
!1076 = !{ptr @dpu_kms_destroy._entry, !1075, !"_entry", i1 false, i1 false}
!1077 = !{ptr @dpu_kms_destroy._entry_ptr, !1075, !"_entry_ptr", i1 false, i1 false}
!1078 = !{ptr @.str.261, !1079, !"<string literal>", i1 false, i1 false}
!1079 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 901, i32 39}
!1080 = !{ptr @.str.262, !1081, !"<string literal>", i1 false, i1 false}
!1081 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 906, i32 40}
!1082 = !{ptr @.str.263, !1083, !"<string literal>", i1 false, i1 false}
!1083 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 911, i32 40}
!1084 = !{ptr @.str.264, !1085, !"<string literal>", i1 false, i1 false}
!1085 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 916, i32 44}
!1086 = !{ptr @.str.265, !1087, !"<string literal>", i1 false, i1 false}
!1087 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 921, i32 40}
!1088 = !{ptr @.str.266, !1089, !"<string literal>", i1 false, i1 false}
!1089 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 926, i32 41}
!1090 = !{ptr @.str.267, !1091, !"<string literal>", i1 false, i1 false}
!1091 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 929, i32 37}
!1092 = !{ptr @.str.268, !1093, !"<string literal>", i1 false, i1 false}
!1093 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 277, i32 29}
!1094 = !{ptr @.str.269, !1095, !"<string literal>", i1 false, i1 false}
!1095 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 279, i32 21}
!1096 = !{ptr @.str.270, !1097, !"<string literal>", i1 false, i1 false}
!1097 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 174, i32 44}
!1098 = !{ptr @.str.271, !1099, !"<string literal>", i1 false, i1 false}
!1099 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 176, i32 22}
!1100 = !{ptr @.str.272, !1101, !"<string literal>", i1 false, i1 false}
!1101 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 178, i32 22}
!1102 = !{ptr @.str.273, !1103, !"<string literal>", i1 false, i1 false}
!1103 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 180, i32 22}
!1104 = !{ptr @dpu_debugfs_danger_stats_fops, !1105, !"dpu_debugfs_danger_stats_fops", i1 false, i1 false}
!1105 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 96, i32 1}
!1106 = !{ptr @.str.274, !1107, !"<string literal>", i1 false, i1 false}
!1107 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 62, i32 3}
!1108 = !{ptr @.str.275, !1107, !"<string literal>", i1 false, i1 false}
!1109 = !{ptr @_dpu_danger_signal_status._entry, !1107, !"_entry", i1 false, i1 false}
!1110 = !{ptr @_dpu_danger_signal_status._entry_ptr, !1107, !"_entry_ptr", i1 false, i1 false}
!1111 = !{ptr @.str.276, !1112, !"<string literal>", i1 false, i1 false}
!1112 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 70, i32 15}
!1113 = !{ptr @.str.277, !1114, !"<string literal>", i1 false, i1 false}
!1114 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 75, i32 15}
!1115 = !{ptr @.str.278, !1116, !"<string literal>", i1 false, i1 false}
!1116 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 82, i32 16}
!1117 = !{ptr @.str.279, !1118, !"<string literal>", i1 false, i1 false}
!1118 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 85, i32 17}
!1119 = !{ptr @dpu_debugfs_safe_stats_fops, !1120, !"dpu_debugfs_safe_stats_fops", i1 false, i1 false}
!1120 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 102, i32 1}
!1121 = !{ptr @dpu_plane_danger_enable, !1122, !"dpu_plane_danger_enable", i1 false, i1 false}
!1122 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 165, i32 37}
!1123 = !{ptr @.str.280, !1124, !"<string literal>", i1 false, i1 false}
!1124 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 111, i32 36}
!1125 = !{ptr @.str.281, !1126, !"<string literal>", i1 false, i1 false}
!1126 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 152, i32 3}
!1127 = !{ptr @.str.282, !1126, !"<string literal>", i1 false, i1 false}
!1128 = !{ptr @_dpu_plane_danger_write.__UNIQUE_ID_ddebug689, !1126, !"__UNIQUE_ID_ddebug689", i1 false, i1 false}
!1129 = !{ptr @.str.283, !1126, !"<string literal>", i1 false, i1 false}
!1130 = !{ptr @.str.284, !1131, !"<string literal>", i1 false, i1 false}
!1131 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 157, i32 3}
!1132 = !{ptr @_dpu_plane_danger_write.__UNIQUE_ID_ddebug690, !1131, !"__UNIQUE_ID_ddebug690", i1 false, i1 false}
!1133 = !{ptr @.str.285, !1131, !"<string literal>", i1 false, i1 false}
!1134 = !{ptr @.str.286, !1135, !"<string literal>", i1 false, i1 false}
!1135 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 123, i32 4}
!1136 = !{ptr @.str.287, !1135, !"<string literal>", i1 false, i1 false}
!1137 = !{ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug686, !1135, !"__UNIQUE_ID_ddebug686", i1 false, i1 false}
!1138 = !{ptr @.str.288, !1135, !"<string literal>", i1 false, i1 false}
!1139 = !{ptr @.str.289, !1140, !"<string literal>", i1 false, i1 false}
!1140 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 126, i32 4}
!1141 = !{ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug687, !1140, !"__UNIQUE_ID_ddebug687", i1 false, i1 false}
!1142 = !{ptr @.str.290, !1140, !"<string literal>", i1 false, i1 false}
!1143 = !{ptr @.str.291, !1144, !"<string literal>", i1 false, i1 false}
!1144 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 134, i32 4}
!1145 = !{ptr @_dpu_plane_set_danger_state.__UNIQUE_ID_ddebug688, !1144, !"__UNIQUE_ID_ddebug688", i1 false, i1 false}
!1146 = !{ptr @.str.292, !1144, !"<string literal>", i1 false, i1 false}
!1147 = !{ptr @dpu_pm_ops, !1148, !"dpu_pm_ops", i1 false, i1 false}
!1148 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1344, i32 32}
!1149 = !{ptr @.str.293, !1150, !"<string literal>", i1 false, i1 false}
!1150 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1305, i32 3}
!1151 = !{ptr @.str.294, !1150, !"<string literal>", i1 false, i1 false}
!1152 = !{ptr @dpu_runtime_suspend._entry, !1150, !"_entry", i1 false, i1 false}
!1153 = !{ptr @dpu_runtime_suspend._entry_ptr, !1150, !"_entry_ptr", i1 false, i1 false}
!1154 = !{ptr @.str.295, !1155, !"<string literal>", i1 false, i1 false}
!1155 = !{!"../drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c", i32 1332, i32 3}
!1156 = !{ptr @.str.296, !1155, !"<string literal>", i1 false, i1 false}
!1157 = !{ptr @dpu_runtime_resume._entry, !1155, !"_entry", i1 false, i1 false}
!1158 = !{ptr @dpu_runtime_resume._entry_ptr, !1155, !"_entry_ptr", i1 false, i1 false}
!1159 = !{!"sp"}
!1160 = !{i32 1, !"wchar_size", i32 2}
!1161 = !{i32 1, !"min_enum_size", i32 4}
!1162 = !{i32 8, !"branch-target-enforcement", i32 0}
!1163 = !{i32 8, !"sign-return-address", i32 0}
!1164 = !{i32 8, !"sign-return-address-all", i32 0}
!1165 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!1166 = !{i32 7, !"uwtable", i32 1}
!1167 = !{i32 7, !"frame-pointer", i32 2}
!1168 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!1169 = !{!"branch_weights", i32 2000, i32 1}
!1170 = !{!"branch_weights", i32 1, i32 2000}
!1171 = !{!"auto-init"}
!1172 = !{!1173}
!1173 = distinct !{!1173, !1174, !"drm_plane_state_src: %agg.result"}
!1174 = distinct !{!1174, !"drm_plane_state_src"}
!1175 = !{!1176}
!1176 = distinct !{!1176, !1177, !"drm_plane_state_dest: %agg.result"}
!1177 = distinct !{!1177, !"drm_plane_state_dest"}
!1178 = !{!1179}
!1179 = distinct !{!1179, !1180, !"drm_plane_state_src: %agg.result"}
!1180 = distinct !{!1180, !"drm_plane_state_src"}
!1181 = !{!1182}
!1182 = distinct !{!1182, !1183, !"drm_plane_state_dest: %agg.result"}
!1183 = distinct !{!1183, !"drm_plane_state_dest"}
!1184 = !{i8 0, i8 2}
!1185 = !{i64 1060226, i64 1060253}
!1186 = !{i64 1060921, i64 1060948, i64 1060981, i64 1061002, i64 1061029, i64 1061055}
!1187 = !{i64 5160282}
!1188 = !{i64 2148520870, i64 2148520875, i64 2148520888, i64 2148520932, i64 2148520966, i64 2148520987}
!1189 = !{i64 2157891001}
!1190 = !{i64 2157891204}
!1191 = !{i64 2149517277}
!1192 = !{i64 2149518313}
!1193 = !{i64 2157907454}
!1194 = !{i64 2157907685}
!1195 = !{i64 2157619228}
!1196 = !{i64 2157619471}
