Fifo memory based on tutorial shown in: http://www.asic-world.com/examples/verilog/syn_fifo.html
