\select@language {english}
\addvspace {10\p@ }
\addvspace {10\p@ }
\contentsline {figure}{\numberline {2.1}{\ignorespaces Memory Consistency Model Hierarchy}}{32}{figure.caption.10}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {3.1}{\ignorespaces BERI Pipeline\relax }}{40}{figure.caption.13}
\contentsline {figure}{\numberline {3.2}{\ignorespaces BERI Dual-Core Directory Coherence Processor\relax }}{42}{figure.caption.14}
\contentsline {figure}{\numberline {3.3}{\ignorespaces BERI Dual-Core Time-Based Coherence Processor\relax }}{43}{figure.caption.15}
\contentsline {figure}{\numberline {3.4}{\ignorespaces BERI LL/SC Mechanism\relax }}{44}{figure.caption.16}
\contentsline {figure}{\numberline {3.5}{\ignorespaces Dual-Core BERI, Quartus FPGA Layout\relax }}{46}{figure.caption.17}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {4.1}{\ignorespaces Data Cache Tags, 16KB cache}}{54}{figure.caption.19}
\contentsline {figure}{\numberline {4.2}{\ignorespaces Data Cache Tags, 64KB cache}}{54}{figure.caption.19}
\contentsline {figure}{\numberline {4.3}{\ignorespaces BERI SYNC Mechanism\relax }}{55}{figure.caption.20}
\contentsline {figure}{\numberline {4.4}{\ignorespaces Data Cache Tags, default}}{60}{figure.caption.21}
\contentsline {figure}{\numberline {4.5}{\ignorespaces Data Cache Tags, short-tag optimization}}{60}{figure.caption.21}
\contentsline {figure}{\numberline {4.6}{\ignorespaces L2-Cache Tags, dual-core directory}}{61}{figure.caption.22}
\contentsline {figure}{\numberline {4.7}{\ignorespaces L2-Cache Tags, quad-core directory}}{61}{figure.caption.22}
\contentsline {figure}{\numberline {4.8}{\ignorespaces L2-Cache Tags, dual-core time-based}}{61}{figure.caption.22}
\contentsline {figure}{\numberline {4.9}{\ignorespaces Normalised Quartus Overheads}}{69}{figure.caption.24}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {5.1}{\ignorespaces AXE Test (MP+sync+dep)\relax }}{72}{figure.caption.25}
\contentsline {figure}{\numberline {5.2}{\ignorespaces AXE Test (WRC+sync+dep)\relax }}{73}{figure.caption.26}
\contentsline {figure}{\numberline {5.3}{\ignorespaces AXE Test (W+RWC+sync+dep+sync)\relax }}{74}{figure.caption.27}
\contentsline {figure}{\numberline {5.4}{\ignorespaces AXE Test (LB+sync+dep)\relax }}{75}{figure.caption.28}
\contentsline {figure}{\numberline {5.5}{\ignorespaces AXE Test (MP+syncs)\relax }}{76}{figure.caption.29}
\contentsline {figure}{\numberline {5.6}{\ignorespaces Message Passing 1 default and modified tests (*optional)\relax }}{77}{figure.caption.30}
\contentsline {figure}{\numberline {5.7}{\ignorespaces Message Passing 2 default test\relax }}{78}{figure.caption.31}
\contentsline {figure}{\numberline {5.8}{\ignorespaces Barrier Implementation\relax }}{78}{figure.caption.32}
\contentsline {figure}{\numberline {5.9}{\ignorespaces Litmus NOP Test\relax }}{86}{figure.caption.40}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {6.1}{\ignorespaces Splash-2 Execution Time (\textit {Lower is better})\relax }}{91}{figure.caption.43}
\contentsline {figure}{\numberline {6.2}{\ignorespaces Splash-2 Hit \& Miss Ratios}}{94}{figure.caption.44}
\contentsline {figure}{\numberline {6.3}{\ignorespaces Splash-2 Directory-Invalidate \& Self-Invalidate Ratios}}{95}{figure.caption.45}
\contentsline {figure}{\numberline {6.4}{\ignorespaces Splash-2 Execution Time (\textit {Lower is better})\relax }}{96}{figure.caption.46}
\contentsline {figure}{\numberline {6.5}{\ignorespaces Splash-2 Hit \& Miss Ratios, selected HW}}{97}{figure.caption.47}
\contentsline {figure}{\numberline {6.6}{\ignorespaces Splash-2 Directory-Invalidate \& Self-Invalidate Ratios, selected HW}}{97}{figure.caption.48}
\contentsline {figure}{\numberline {6.7}{\ignorespaces Splash-2 Extended Benchmarks, Part 2}}{100}{figure.caption.49}
\contentsline {figure}{\numberline {6.8}{\ignorespaces Splash-2 Extended Benchmarks, Part 1}}{101}{figure.caption.50}
\contentsline {figure}{\numberline {6.9}{\ignorespaces Splash-2 Cache Size vs. Coherence}}{103}{figure.caption.51}
\contentsline {figure}{\numberline {6.10}{\ignorespaces FreeBSD DD Performance Evaluation}}{106}{figure.caption.52}
\contentsline {figure}{\numberline {6.11}{\ignorespaces FreeBSD CP Performance Evaluation}}{108}{figure.caption.53}
\contentsline {figure}{\numberline {6.12}{\ignorespaces FreeBSD GREP Performance Evaluation}}{109}{figure.caption.54}
\contentsline {figure}{\numberline {6.13}{\ignorespaces FreeBSD MD5 Performance Evaluation}}{110}{figure.caption.55}
\contentsline {figure}{\numberline {6.14}{\ignorespaces FreeBSD SHA-256 Performance Evaluation}}{111}{figure.caption.56}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {7.1}{\ignorespaces Prime+Probe Attack\relax }}{121}{figure.caption.57}
\contentsline {figure}{\numberline {7.2}{\ignorespaces Prime+Probe Attack Time-Based Coherence\relax }}{123}{figure.caption.58}
\contentsline {figure}{\numberline {7.3}{\ignorespaces Bare Metal Core Pin Standard 1\relax }}{131}{figure.caption.59}
\contentsline {figure}{\numberline {7.4}{\ignorespaces Bare Metal Core Pin Standard 2\relax }}{132}{figure.caption.60}
\contentsline {figure}{\numberline {7.5}{\ignorespaces Bare Metal Core Pin Long 1\relax }}{135}{figure.caption.61}
\contentsline {figure}{\numberline {7.6}{\ignorespaces Bare Metal Core Pin Long 2\relax }}{136}{figure.caption.62}
\contentsline {figure}{\numberline {7.7}{\ignorespaces Bare Metal Core Pin Reverse\relax }}{138}{figure.caption.63}
\contentsline {figure}{\numberline {7.8}{\ignorespaces FreeBSD Core Pin (Data Cache)\relax }}{144}{figure.caption.65}
\contentsline {figure}{\numberline {7.9}{\ignorespaces FreeBSD Core Pin (L2 Cache)\relax }}{145}{figure.caption.66}
\addvspace {10\p@ }
