<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PS2_CTL</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PS2_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_CLK_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_CLK_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_CLK_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PS2_dat</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_DAT_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_T</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_DAT_t</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PS2_DAT_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>APB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>perr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>waitrequest_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>write</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>readdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>writedata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>byteenable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>testPS2qsys_ps2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>398c3646</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>testPS2qsys_ps2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>98103361</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>515499af</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>byteenable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>write</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>writedata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>perr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_CLK_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_CLK_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_CLK_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_DAT_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_DAT_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PS2_DAT_t</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>readdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>waitrequest_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>CLK_FREQ</spirit:name>
        <spirit:displayName>Clk Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CLK_FREQ">100000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_ps2_recv/fifo_ps2_recv.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2_command_out.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2_data_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/testPS2qsys_ps2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_ps2_recv/fifo_ps2_recv.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2_command_out.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/altera_up_ps2_data_in.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/testPS2qsys_ps2_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PS2_CTL_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_515499af</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>testPS2qsys_ps2_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>CLK_FREQ</spirit:name>
      <spirit:displayName>Clk Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CLK_FREQ">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">testPS2qsys_ps2_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Altera PS/2 Controller</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-08-16T21:15:25Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddc21ba_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4212ec46_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0b1a3b_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0f375f_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf2b1e2_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6741e1b2_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65672287_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff0ac71_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a87bcba_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf6b7a3_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bf8581_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cedefe6_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7ff41b_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dee0b3_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5e816b_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc898f5_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4f4512_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5d3638_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6553604_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329bec26_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746190fd_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba0693b_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37201a0_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df8118b_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc50451_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f947955_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c4cece_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d5e295_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7888f2_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be6b707_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37936e3e_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7414d418_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a00a857_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9b7041_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ef14af_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255714e1_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4737cd7d_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63304de8_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57db766c_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6083efab_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a68bfff_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cb24ef_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b7e888_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546dce52_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62138305_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791647e3_ARCHIVE_LOCATION">/home/zencove/Desktop/zencove_soc/ip_repo/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e51e3d_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a194ff3_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aefd9a_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7128ee_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1564a65c_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b92f138_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b426f41_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385c945b_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9f4cf6_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20279faa_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ede4433_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3845be47_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf5fc86_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41656837_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c60da54_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b4061a_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22099abe_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54021fd_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ce409e_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de0306b_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fb240d_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c64090d_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322cb80c_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28697656_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e28aec5_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d7337c_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb1e7b3_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76870763_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380a104f_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdf90ab_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4377aac7_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e245d35_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c46c541_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35712f6a_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282ba9d2_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf96db8_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f29897_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c89e70_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b24873_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb6f8cc_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322de058_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fd4a9c_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a32a203_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112bf504_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40641bdd_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40722985_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ef936c_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1da890_ARCHIVE_LOCATION">/home/scc23nop1/lambda/altera_ps2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2f4146cf"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="efeaa91c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f65bed6f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="4dc1b4cf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1c5e575d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
