
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033635                       # Number of seconds simulated
sim_ticks                                 33634730442                       # Number of ticks simulated
final_tick                               605137653561                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294946                       # Simulator instruction rate (inst/s)
host_op_rate                                   377585                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2138006                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940520                       # Number of bytes of host memory used
host_seconds                                 15731.82                       # Real time elapsed on the host
sim_insts                                  4640044280                       # Number of instructions simulated
sim_ops                                    5940105180                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1815936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       769920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4522496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1413120                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1413120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12325                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14187                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6015                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35332                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11040                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11040                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46903899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53989908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        72306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10446345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22890625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134459112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        72306                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             228335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42013716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42013716                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42013716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46903899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53989908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        72306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10446345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22890625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176472828                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80658827                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28429720                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24861061                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801243                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14159330                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670137                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043971                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56637                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33518589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158182865                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28429720                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714108                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845547                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4072483                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523163                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77190702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44625138     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614409      2.09%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953643      3.83%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766068      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556382      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747623      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127908      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          845813      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13953718     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77190702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352469                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.961135                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34571168                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3946573                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31517503                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126588                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3091526                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176999194                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36022827                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1517969                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       437649                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177956                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2005432                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172339790                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690758                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       802990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228842466                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784413626                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784413626                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79946179                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383150                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26503088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5760211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96555                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1947457                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163106775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137656463                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181203                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48947236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134393808                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77190702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783330                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840518                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26844044     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14363289     18.61%     53.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12531846     16.23%     69.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7674195      9.94%     79.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8025802     10.40%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726044      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086772      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556843      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381867      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77190702                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541936     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175776     21.48%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100631     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107980569     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085471      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23685915     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4894587      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137656463                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706651                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818343                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005945                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353503171                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212074309                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133163570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138474806                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337215                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7573014                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406853                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         944460                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56776                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163126638                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189853                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26503088                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5760211                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30360                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958696                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021457                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135082065                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22765035                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574395                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27540966                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414130                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775931                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674734                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133313282                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133163570                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829847                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199739863                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650949                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409682                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49515627                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805998                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70161842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619279                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317772                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32351497     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846064     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306210     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813815      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694111      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1123888      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009285      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875710      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141262      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70161842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141262                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229147796                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333289089                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28559                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3468125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.806588                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.806588                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.239790                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.239790                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624841555                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174556619                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182410681                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80658827                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28098657                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22860931                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1917241                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11772775                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10953996                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2965438                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81115                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28200651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155919798                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28098657                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13919434                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34288773                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10305371                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6736619                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13798297                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808450                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77571134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.482663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43282361     55.80%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3012322      3.88%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2450212      3.16%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5911000      7.62%     70.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1600703      2.06%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2053234      2.65%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1493845      1.93%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834434      1.08%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16933023     21.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77571134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348364                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.933078                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29499089                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6565249                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32976910                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223039                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8306842                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4783946                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38588                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186394549                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75263                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8306842                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31653313                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1310110                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2066166                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30994742                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3239956                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179849125                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28463                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1342950                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1007367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1462                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251825099                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    839643131                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    839643131                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154281513                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97543555                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37192                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21069                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8888961                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16772228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8539923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133718                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2742763                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170036852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35841                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135037638                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264241                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58771367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179580267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5957                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77571134                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.740823                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884949                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27511197     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16526005     21.30%     56.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10809665     13.94%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8003402     10.32%     81.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6878654      8.87%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3563840      4.59%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3052104      3.93%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574479      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       651788      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77571134                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         790009     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160306     14.44%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159942     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112509939     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1922367      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14942      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13412769      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7177621      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135037638                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.674183                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1110266                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349020911                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228844647                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131605686                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136147904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507206                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6619624                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          588                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2190837                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8306842                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         547900                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73894                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170072694                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       423102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16772228                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8539923                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20899                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          588                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145448                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1078063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2223511                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132904075                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12584606                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2133557                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19578317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18746864                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6993711                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.647731                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131692772                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131605686                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85778567                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242156335                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.631634                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354228                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90381130                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110994994                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59078482                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29884                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1921677                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69264292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27477442     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18946063     27.35%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7710790     11.13%     78.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4334545      6.26%     84.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3539084      5.11%     89.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1436225      2.07%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1708762      2.47%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857365      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3254016      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69264292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90381130                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110994994                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16501684                       # Number of memory references committed
system.switch_cpus1.commit.loads             10152600                       # Number of loads committed
system.switch_cpus1.commit.membars              14942                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15947661                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100010316                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2259408                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3254016                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236083752                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348459065                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3087693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90381130                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110994994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90381130                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.892430                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.892430                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.120536                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.120536                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       597901091                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181912628                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172004393                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29884                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80658827                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30253060                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24687338                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2017219                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12648332                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11938242                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3124475                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88701                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31327348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164388667                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30253060                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15062717                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35641498                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10522107                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4925882                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15250404                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       776660                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     80382879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44741381     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2913303      3.62%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4394341      5.47%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3035872      3.78%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2130816      2.65%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2082087      2.59%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1246846      1.55%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2686322      3.34%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17151911     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     80382879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375074                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038074                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32221692                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5144664                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34029697                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       499103                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8487710                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5092324                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          740                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196838583                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2420                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8487710                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34022530                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         473798                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2065898                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32691151                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2641781                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     190974269                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1107391                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       895942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    267771075                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    888903596                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    888903596                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165046535                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102724487                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34396                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16442                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7849835                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17533163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8968023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112449                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2459086                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178048468                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142298368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283731                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59284771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181292005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     80382879                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770257                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919405                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28909005     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16108565     20.04%     56.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11445917     14.24%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7674234      9.55%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7804112      9.71%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3732273      4.64%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3320551      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       631628      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       756594      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     80382879                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         774046     70.84%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        153922     14.09%     84.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164621     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118996742     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1801972      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16375      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13990394      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7492885      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142298368                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764201                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1092598                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    366355939                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237366479                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138364097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143390966                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       447257                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6792873                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5950                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2144039                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8487710                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         244664                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46776                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178081283                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       617964                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17533163                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8968023                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16439                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1226113                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100705                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2326818                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139683050                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13079749                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2615313                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20386551                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19851454                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7306802                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731776                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138423376                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138364097                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89636547                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254570614                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715424                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95989334                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118317110                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59764342                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32748                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2033236                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71895169                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645689                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175778                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27639173     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20521037     28.54%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7763850     10.80%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4348710      6.05%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3659005      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1639641      2.28%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1562816      2.17%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1076374      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3684563      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71895169                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95989334                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118317110                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17564274                       # Number of memory references committed
system.switch_cpus2.commit.loads             10740290                       # Number of loads committed
system.switch_cpus2.commit.membars              16374                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17160472                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106516399                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2444744                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3684563                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           246292058                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364656290                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 275948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95989334                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118317110                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95989334                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840289                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840289                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190066                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190066                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       627394315                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192376508                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181005379                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32748                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                80658827                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29111015                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23686742                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1945939                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12382298                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11472204                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2998639                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85842                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32195147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159014338                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29111015                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14470843                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33412230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9987254                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5200726                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15734328                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       776818                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78816223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45403993     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1802767      2.29%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2342725      2.97%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3544123      4.50%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3439248      4.36%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2609334      3.31%     75.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1549630      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2332798      2.96%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15791605     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78816223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360915                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.971444                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33257890                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5092365                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32206378                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       251699                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8007889                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4932951                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190259610                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8007889                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35016444                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         930232                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1598589                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30658254                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2604813                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184732793                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          698                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1125645                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       817585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           12                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    257392122                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    860387734                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    860387734                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160038919                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97353203                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39026                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21967                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7363598                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17130877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9076535                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175147                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3085087                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171695585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138290938                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       255340                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55833507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169870363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5893                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78816223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754600                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896438                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27430753     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17307818     21.96%     56.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11215299     14.23%     70.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7604253      9.65%     80.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7120558      9.03%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3801338      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2800616      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       837559      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       698029      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78816223                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         679095     69.36%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             7      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        138895     14.19%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161128     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115077391     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1954087      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15623      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13652147      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7591690      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138290938                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714517                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             979125                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007080                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356632564                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    227567005                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134412652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139270063                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       465024                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6570046                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2036                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          811                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2307864                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          405                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8007889                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         542226                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        90867                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171732726                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1156534                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17130877                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9076535                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21517                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68691                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          811                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1191625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1093036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2284661                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135643122                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12847343                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2647816                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20271893                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18996863                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7424550                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.681690                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134447763                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134412652                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86363103                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        242565697                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.666434                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356040                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93728797                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115195990                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56537004                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1977931                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70808334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626871                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151153                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27344282     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20331244     28.71%     67.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7480171     10.56%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4282559      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3581240      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1782420      2.52%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1740307      2.46%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       751063      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3515048      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70808334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93728797                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115195990                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17329502                       # Number of memory references committed
system.switch_cpus3.commit.loads             10560831                       # Number of loads committed
system.switch_cpus3.commit.membars              15624                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16522412                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103832854                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2350495                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3515048                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239026280                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          351478110                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1842604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93728797                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115195990                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93728797                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860555                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860555                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.162040                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.162040                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       610410863                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185650834                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175704916                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31248                       # number of misc regfile writes
system.l20.replacements                         12340                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252344                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28724                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.785127                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.863083                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.504027                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6024.833930                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9516.798959                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050590                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000824                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367727                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580859                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37281                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37281                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11479                       # number of Writeback hits
system.l20.Writeback_hits::total                11479                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37281                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37281                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37281                       # number of overall hits
system.l20.overall_hits::total                  37281                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12325                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12340                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12325                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12340                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12325                       # number of overall misses
system.l20.overall_misses::total                12340                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3497911                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1958343349                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1961841260                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3497911                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1958343349                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1961841260                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3497911                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1958343349                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1961841260                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49606                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49621                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11479                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11479                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49606                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49621                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49606                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49621                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248458                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248685                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248458                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248685                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248458                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248685                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158891.955294                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158982.273906                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158891.955294                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158982.273906                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 233194.066667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158891.955294                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158982.273906                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2005                       # number of writebacks
system.l20.writebacks::total                     2005                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12325                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12340                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12325                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12340                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12325                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12340                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1817659361                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1820984856                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1817659361                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1820984856                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3325495                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1817659361                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1820984856                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248458                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248685                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248458                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248685                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248458                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248685                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147477.432941                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147567.654457                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147477.432941                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147567.654457                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 221699.666667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147477.432941                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147567.654457                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14200                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          866265                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30584                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.324124                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          816.718764                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.148008                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3981.513632                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11575.619596                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049849                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000619                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.243012                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.706520                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51378                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51378                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19444                       # number of Writeback hits
system.l21.Writeback_hits::total                19444                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51378                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51378                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51378                       # number of overall hits
system.l21.overall_hits::total                  51378                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14187                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14200                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14187                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14200                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14187                       # number of overall misses
system.l21.overall_misses::total                14200                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2546668                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2497875645                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2500422313                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2546668                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2497875645                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2500422313                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2546668                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2497875645                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2500422313                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65565                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65578                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19444                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19444                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65565                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65578                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65565                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65578                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.216381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.216536                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.216381                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.216536                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.216381                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.216536                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176067.924508                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176086.078380                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176067.924508                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176086.078380                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 195897.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176067.924508                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176086.078380                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2735                       # number of writebacks
system.l21.writebacks::total                     2735                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14187                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14200                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14187                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14200                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14187                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14200                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2334103965                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2336501115                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2334103965                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2336501115                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2397150                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2334103965                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2336501115                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.216381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.216536                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.216381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.216536                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.216381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.216536                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164524.139353                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164542.332042                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164524.139353                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164542.332042                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184396.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164524.139353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164542.332042                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2764                       # number of replacements
system.l22.tagsinuse                     16383.889831                       # Cycle average of tags in use
system.l22.total_refs                          387003                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19148                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.211145                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1290.024683                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.422642                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1322.706234                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             9.755842                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13743.980430                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.078737                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001063                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.080732                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000595                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.838866                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29145                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29146                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9570                       # number of Writeback hits
system.l22.Writeback_hits::total                 9570                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        29146                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29147                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        29146                       # number of overall hits
system.l22.overall_hits::total                  29147                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2727                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2746                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2745                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2764                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2745                       # number of overall misses
system.l22.overall_misses::total                 2764                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3666093                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    453703874                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      457369967                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3794871                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3794871                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3666093                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    457498745                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       461164838                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3666093                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    457498745                       # number of overall miss cycles
system.l22.overall_miss_latency::total      461164838                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31872                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31892                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9570                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9570                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31891                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31911                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31891                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31911                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085561                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.086103                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.086074                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.086616                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.086074                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.086616                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 166374.724606                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 166558.618718                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 210826.166667                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 210826.166667                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 166666.209472                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 166846.902315                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 166666.209472                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 166846.902315                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2040                       # number of writebacks
system.l22.writebacks::total                     2040                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2727                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2746                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2745                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2764                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2745                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2764                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    422547147                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    425997016                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3590931                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3590931                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    426138078                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    429587947                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    426138078                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    429587947                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085561                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.086103                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.086074                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.086616                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.086074                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.086616                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154949.448845                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 155133.654771                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 199496.166667                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 199496.166667                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 155241.558470                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 155422.556802                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 155241.558470                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 155422.556802                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6028                       # number of replacements
system.l23.tagsinuse                     16383.993346                       # Cycle average of tags in use
system.l23.total_refs                          692364                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22412                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.892558                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1976.738656                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.979056                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2960.881540                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11433.394093                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.120651                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.180718                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.697839                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42711                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42711                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24868                       # number of Writeback hits
system.l23.Writeback_hits::total                24868                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42711                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42711                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42711                       # number of overall hits
system.l23.overall_hits::total                  42711                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6015                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6028                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6015                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6028                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6015                       # number of overall misses
system.l23.overall_misses::total                 6028                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2030803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    914541646                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      916572449                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2030803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    914541646                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       916572449                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2030803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    914541646                       # number of overall miss cycles
system.l23.overall_miss_latency::total      916572449                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48726                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48739                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24868                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24868                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48726                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48739                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48726                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48739                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.123445                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.123679                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.123445                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.123679                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.123445                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.123679                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152043.498919                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152052.496516                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152043.498919                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152052.496516                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 156215.615385                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152043.498919                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152052.496516                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4260                       # number of writebacks
system.l23.writebacks::total                     4260                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6015                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6028                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6015                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6028                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6015                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6028                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    845852382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    847734596                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    845852382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    847734596                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1882214                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    845852382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    847734596                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123445                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.123679                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.123445                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.123679                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.123445                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.123679                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140623.837406                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140632.812873                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140623.837406                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140632.812873                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144785.692308                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140623.837406                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140632.812873                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990390                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555256                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875563.202952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990390                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868574                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523142                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523142                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523142                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523142                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523142                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523142                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5138912                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5138912                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5138912                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5138912                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5138912                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5138912                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523163                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523163                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523163                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523163                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523163                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244710.095238                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244710.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244710.095238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244710.095238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3513188                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3513188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3513188                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3513188                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 234212.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 234212.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49606                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454702                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49862                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.735991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.585935                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.414065                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826508                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173492                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671937                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671937                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005429                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005429                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005429                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151990                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151990                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151990                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151990                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13509602426                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13509602426                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13509602426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13509602426                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13509602426                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13509602426                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20823927                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20823927                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25157419                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25157419                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25157419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25157419                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007299                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006042                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006042                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006042                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006042                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 88884.811014                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88884.811014                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 88884.811014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88884.811014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 88884.811014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88884.811014                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11479                       # number of writebacks
system.cpu0.dcache.writebacks::total            11479                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102384                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102384                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102384                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102384                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49606                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49606                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49606                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49606                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2226631021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2226631021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2226631021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2226631021                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2226631021                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2226631021                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44886.324658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44886.324658                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44886.324658                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44886.324658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44886.324658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44886.324658                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996620                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100771690                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219297.762097                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996620                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13798276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13798276                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13798276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13798276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13798276                       # number of overall hits
system.cpu1.icache.overall_hits::total       13798276                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3609053                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3609053                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3609053                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3609053                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3609053                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3609053                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13798297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13798297                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13798297                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13798297                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13798297                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13798297                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 171859.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 171859.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 171859.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 171859.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2568338                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2568338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2568338                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2568338                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 197564.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 197564.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65565                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192113459                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65821                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2918.725923                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106008                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893992                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898852                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101148                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9558089                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9558089                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6319200                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6319200                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20544                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20544                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14942                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14942                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15877289                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15877289                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15877289                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15877289                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142122                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142122                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142122                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8842782866                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8842782866                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8842782866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8842782866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8842782866                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8842782866                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9700211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9700211                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6319200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6319200                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14942                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16019411                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16019411                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16019411                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16019411                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014651                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014651                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008872                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008872                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008872                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008872                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62219.662445                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62219.662445                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 62219.662445                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62219.662445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 62219.662445                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62219.662445                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19444                       # number of writebacks
system.cpu1.dcache.writebacks::total            19444                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        76557                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        76557                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        76557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        76557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76557                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65565                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65565                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65565                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65565                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65565                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2899578850                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2899578850                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2899578850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2899578850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2899578850                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2899578850                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004093                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004093                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 44224.492488                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44224.492488                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 44224.492488                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44224.492488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 44224.492488                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44224.492488                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.763950                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103191665                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367364.087983                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.763950                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028468                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743211                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15250378                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15250378                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15250378                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15250378                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15250378                       # number of overall hits
system.cpu2.icache.overall_hits::total       15250378                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4627192                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4627192                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4627192                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4627192                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4627192                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4627192                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15250404                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15250404                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15250404                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15250404                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15250404                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15250404                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177968.923077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177968.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177968.923077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3692908                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3692908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3692908                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184645.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31891                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176369118                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32147                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5486.332099                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.951581                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.048419                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902155                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097845                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9959845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9959845                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6790820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6790820                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16410                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16410                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16374                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16374                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16750665                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16750665                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16750665                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16750665                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64172                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64172                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64318                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64318                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64318                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64318                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2162970601                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2162970601                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     29291161                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29291161                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2192261762                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2192261762                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2192261762                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2192261762                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10024017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10024017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6790966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6790966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16374                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16814983                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16814983                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16814983                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16814983                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006402                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006402                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003825                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003825                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003825                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003825                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33705.831219                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33705.831219                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 200624.390411                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 200624.390411                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34084.731522                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34084.731522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34084.731522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34084.731522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       257072                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       257072                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9570                       # number of writebacks
system.cpu2.dcache.writebacks::total             9570                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32300                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32300                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32427                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31872                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31872                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31891                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31891                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31891                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    685612702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    685612702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3826728                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3826728                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    689439430                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    689439430                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    689439430                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    689439430                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003180                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001897                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001897                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001897                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001897                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21511.442708                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21511.442708                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 201406.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 201406.736842                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21618.620614                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21618.620614                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21618.620614                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21618.620614                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997003                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100787502                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219329.641129                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997003                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15734307                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15734307                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15734307                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15734307                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15734307                       # number of overall hits
system.cpu3.icache.overall_hits::total       15734307                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3002680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3002680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3002680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3002680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3002680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3002680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15734328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15734328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15734328                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15734328                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15734328                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15734328                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 142984.761905                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 142984.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 142984.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 142984.761905                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2043803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2043803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2043803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2043803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157215.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157215.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48726                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185625522                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48982                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3789.668082                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.582291                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.417709                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912431                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087569                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9779124                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9779124                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6733040                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6733040                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16555                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16555                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15624                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15624                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16512164                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16512164                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16512164                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16512164                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122665                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122665                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3484                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3484                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126149                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126149                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126149                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126149                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5478049324                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5478049324                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    494706168                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    494706168                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5972755492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5972755492                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5972755492                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5972755492                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9901789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9901789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6736524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6736524                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16638313                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16638313                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16638313                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16638313                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012388                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012388                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000517                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007582                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44658.617568                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44658.617568                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 141993.733639                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 141993.733639                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47346.831858                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47346.831858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47346.831858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47346.831858                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1865946                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 116621.625000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24868                       # number of writebacks
system.cpu3.dcache.writebacks::total            24868                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        73939                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        73939                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3484                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3484                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77423                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77423                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77423                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48726                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48726                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48726                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48726                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1271737434                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1271737434                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1271737434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1271737434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1271737434                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1271737434                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26099.770841                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26099.770841                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26099.770841                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26099.770841                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26099.770841                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26099.770841                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
