#Build: Synplify (R) Premier N-2018.03-SP1, Build 3329R, Jun  1 2018
#install: /home/macro/synopsys/fpga/N-2018.03-SP1
#OS: Linux 
#Hostname: localhost.localdomain

# Sat Aug  5 08:37:48 2023

#Implementation: idc_test

$ Running Identify Instrumentor. See log file:
@N::"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synlog/idc_test_identify_compile.log"|
#Sat Aug  5 08:37:48 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Verilog Compiler, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v" (library work)
Verilog syntax check successful!

Identify db is up to date. No re-compile necessary

@END

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:48 2023

###########################################################]
Running in restricted mode: identify_job

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test

Arguments:   -tsl VdtQPhpj -af _CMD_IDENTIFY_COMPILE.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'syn_test' to the project
Added instrumentation 'idc_test' to the project
. has been added to search path.
Current design is led_stream
Loading instrumentation 'idc_test'
Source IDC file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/identify.idc
Setting IICE sample clock to '/clk' for IICE named 'IICE' (previous value: '')
Instrumenting design `led_stream' in directory /home/macro/github/verilog-basic/identify_example/xilinx/idc_test
Current instrumentation information: 	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 44
		Group wise instrumentation in bits: 
					Group NM:Sample Only 0, Sample and trigger 44
exit status=0
Unloading current instrumentation 'idc_test'

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys HDL Compiler, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Verilog Compiler, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode
@N::Reading compiler constraint file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.cdc
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_retarget.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/xilinx/unisim_vivado.v" (library work)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v" (library work)
Verilog syntax check successful!
Selecting top level module led_stream
@N: CG364 :"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000001000
	tag=24'b011011000110010101100100
   Generated name = syn_hyper_source_8s_led
Running optimization stage 1 on syn_hyper_source_8s_led .......
@N: CG364 :"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=24'b011000110110110001101011
   Generated name = syn_hyper_source_1s_clk
Running optimization stage 1 on syn_hyper_source_1s_clk .......
@N: CG364 :"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000001
	tag=40'b0111001001110011011101000101111101101110
   Generated name = syn_hyper_source_1s_Z1
Running optimization stage 1 on syn_hyper_source_1s_Z1 .......
@N: CG364 :"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000100000
	tag=24'b011000110110111001110100
   Generated name = syn_hyper_source_32s_cnt
Running optimization stage 1 on syn_hyper_source_32s_cnt .......
@N: CG364 :"/home/macro/synopsys/fpga/N-2018.03-SP1/lib/vlog/hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source in library __hyper__lib__.

	w=32'b00000000000000000000000000000011
	tag=104'b01101100011001010110010001011111011011110110111001011111011011100111010101101101011000100110010101110010
   Generated name = syn_hyper_source_3s_Z2
Running optimization stage 1 on syn_hyper_source_3s_Z2 .......
@N: CG364 :"/home/macro/github/verilog-basic/identify_example/xilinx/src/flowled.v":7:7:7:16|Synthesizing module led_stream in library work.
Running optimization stage 1 on led_stream .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:49 2023

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 66MB peak: 67MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:49 2023

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

@W:: Distributed compilation : All files are passed to distribution points
Divided design in to 1 groups
@L:"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork//distcomp/distcomp0/distcomp0.log" "Log file for distribution node work.led_stream.verilog "
Compiling work_led_stream_verilog as a separate process
Compilation of node work.led_stream finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                     Status      Start time     End Time       Total Real Time     Log File                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.led_stream.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork//distcomp/distcomp0/distcomp0.log
=====================================================================================================================================================================================================

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:52 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:52 2023

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Database state : /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork/|idc_test
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 016R, Built Jun  1 2018 15:50:58

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug  5 08:37:53 2023

###########################################################]
Premap Report

# Sat Aug  5 08:37:53 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Xilinx Technology Pre-mapping, Version maprc, Build 4488R, Built Jun  1 2018 09:50:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.sdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test_scck.rpt 
Printing clock  summary report in "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test_scck.rpt" file 
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design

Making connections to hyper_source modules
@N: MF625 |Insert Identify debug core
*** Launch instrumentor shell: "/home/macro/synopsys/fpga/N-2018.03-SP1/bin/identify_instrumentor_shell" -srs_gen_hw "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v" -prj "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test.prj" -idb "/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/identify.db" -isrs /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork/idc_test_mult.srs -curimpl idc_test -write_fdc -log /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/identify.log -tsl VdtQPhpj -fidc /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/identify.idc
@N: FX493 |Applying initial value "1" on instance b13_xYTFKCkrt_FH9.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "00000" on instance genblk1\.b3_nfs[4:0].
@N: FX493 |Applying initial value "0111111" on instance genblk2\.b3_nUT[6:0].
@N: FX493 |Applying initial value "1" on instance genblk3\.b8_vABZ3qsY.
@N: FX493 |Applying initial value "0" on instance dst_req.
@N: FX493 |Applying initial value "0" on instance dst_req_d.
@N: FX493 |Applying initial value "0" on instance src_ack.
@N: FX493 |Applying initial value "0" on instance b7_OSr_J90.
@N: FX493 |Applying initial value "0" on instance b5_uU_cL.
@N: FX493 |Applying initial value "0" on instance dst_req.
@N: FX493 |Applying initial value "0" on instance dst_req_d.
@N: FX493 |Applying initial value "0" on instance src_ack.
@N: FX493 |Applying initial value "0" on instance b7_OSr_J90.
@N: FX493 |Applying initial value "0" on instance b5_uU_cL.
Reading constraint file: /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.fdc

Making connections to hyper_source modules
@N: BN397 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5420:28:5420:53|Connected syn_hyper_connect ident_coreinst.ident_hyperc_rst_n_IICE_43, tag rst_n to syn_hyper_source ident_hs_rst_n
@N: BN397 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5413:28:5413:61|Connected syn_hyper_connect ident_coreinst.ident_hyperc_led_on_number_IICE_40, tag led_on_number to syn_hyper_source ident_hs_led_on_number
@N: BN397 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5406:28:5406:51|Connected syn_hyper_connect ident_coreinst.ident_hyperc_led_IICE_32, tag led to syn_hyper_source ident_hs_led
@N: BN397 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5399:28:5399:50|Connected syn_hyper_connect ident_coreinst.ident_hyperc_cnt_IICE_0, tag cnt to syn_hyper_source ident_hs_cnt
@N: BN397 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5392:28:5392:48|Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE, tag clk to syn_hyper_source ident_hs_clk
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.

Making connections to hyper_source modules
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5093:6:5093:11|Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5117:2:5117:7|Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
syn_allowed_resources : blockrams=890  set on top level netlist led_stream

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 335MB peak: 335MB)



Clock Summary
******************

          Start                                         Requested     Requested     Clock        Clock                    Clock
Level     Clock                                         Frequency     Period        Type         Group                    Load 
-------------------------------------------------------------------------------------------------------------------------------
0 -       ident_coreinst.comm_block_INST.tck            25.0 MHz      40.000        declared     identify_jtag_group1     380  
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.ch_update      25.0 MHz      40.000        declared     identify_jtag_group1     13   
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.dr2_tck        25.0 MHz      40.000        declared     identify_jtag_group1     8    
                                                                                                                               
0 -       ident_coreinst.comm_block_INST.hcr_update     25.0 MHz      40.000        declared     identify_jtag_group1     8    
                                                                                                                               
0 -       System                                        1.0 MHz       1000.000      system       system_clkgroup          0    
                                                                                                                               
0 -       led_stream|clk                                1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      295  
===============================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                              Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                       
Clock                                         Load      Pin                                                                 Seq Example                                                                  Seq Example       Comb Example                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.tck            380       ident_coreinst.comm_block_INST.jtagi.clkbuf.O(BUFG)                 ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1].C                   -                 ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.un1_b7_jWS_3vW.I[0](inv)
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.ch_update      13        ident_coreinst.comm_block_INST.jtagi.jtag_prim1.UPDATE(BSCANE2)     ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[0].C           -                 -                                                                   
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.dr2_tck        8         ident_coreinst.comm_block_INST.jtagi.clkbuf2.O(BUFG)                ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0].C                -                 -                                                                   
                                                                                                                                                                                                                                                                                               
ident_coreinst.comm_block_INST.hcr_update     8         ident_coreinst.comm_block_INST.jtagi.jtag_prim2.UPDATE(BSCANE2)     ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0].C     -                 -                                                                   
                                                                                                                                                                                                                                                                                               
System                                        0         -                                                                   -                                                                            -                 -                                                                   
                                                                                                                                                                                                                                                                                               
led_stream|clk                                295       clk(port)                                                           led_on_number[2:0].C                                                         -                 -                                                                   
===============================================================================================================================================================================================================================================================================================

@W: MT529 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4342:3:4342:8|Found inferred clock led_stream|clk which controls 295 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b5_uU_cL. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 661 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================================================= Non-Gated/Non-Generated Clocks =========================================================================
Clock Tree ID     Driving Element                                         Drive Element Type     Fanout     Sample Instance                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       ident_coreinst.comm_block_INST.jtagi.b3_PK3             jtag_interface_x       380        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1]              
@KP:ckid0_1       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX     jtag_interface_x       8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]
@KP:ckid0_2       ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW         jtag_interface_x       8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0]           
@KP:ckid0_3       clk                                                     Unconstrained_port     252        cnt[31:0]                                                             
@KP:ckid0_4       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF       jtag_interface_x       13         ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY    
==================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 335MB peak: 336MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 335MB peak: 336MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 335MB peak: 337MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 247MB peak: 337MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Sat Aug  5 08:37:57 2023

###########################################################]
Map & Optimize Report

# Sat Aug  5 08:37:57 2023


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: N-2018.03-SP1
Install: /home/macro/synopsys/fpga/N-2018.03-SP1
OS: CentOS Linux 7 (Core)
Hostname: localhost.localdomain

Implementation : idc_test
Synopsys Xilinx Technology Mapper, Version maprc, Build 4488R, Built Jun  1 2018 09:50:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)

@W: FX1020 |A simulation mismatch is possible. Ignoring vendor library default initial value on registers, because the default value is not set. To enable vendor library default initial values, add the command "set_option -support_implicit_init_netlist 1" to the project file.

Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 157MB peak: 160MB)

Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)


Available hyper_sources - for debug and ip models
HyperSrc tag led
HyperSrc tag clk
HyperSrc tag rst_n
HyperSrc tag cnt
HyperSrc tag led_on_number
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready

Making connections to hyper_source modules
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":5268:2:5268:7|Removing sequential instance b13_PSyil9s_FMZ_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 329MB peak: 333MB)

@N: MO231 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4656:3:4656:8|Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[6:0] 
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4355:3:4355:8|Removing sequential instance iclksync_status.b8_uUT_CqMr[4] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4383:3:4383:8|Removing sequential instance iclksync_status.b4_oYh0[4] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Removing sequential instance iicestat_reg_r1[4] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Removing sequential instance iicestat_reg_r0[4] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@W: FX107 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2527:3:2527:8|RAM b3_SoW.b3_SoW[43:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2375:10:2375:15|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance genblk9\.b9_v_mzCDYXs[6:0] 
@N: MO231 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2324:2:2324:7|Found counter in view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) instance b12_2_St6KCa_jHv[6:0] 
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance genblk9\.b3_PfG[50] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 330MB peak: 333MB)

@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[43] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[42] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[41] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[40] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[39] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[38] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[37] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[36] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[35] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[34] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[33] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[32] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[31] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[30] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[29] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[28] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[27] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[26] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[25] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[24] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[23] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[22] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[21] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[20] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[19] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[18] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[17] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[16] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[15] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[14] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[13] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[12] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[11] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[10] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[9] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[8] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[7] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[36]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[6] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[37]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[5] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[38]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[4] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[39]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[3] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[40]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[2] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[41]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[1] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":3991:2:3991:7|Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b11_2ZAHB9rO9Xh[0] because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[43]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4691:2:4691:7|Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance b3_SoW.genblk9\.b3_PfG[49] (in view: VhdlGenLib.IICE_x(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 333MB peak: 334MB)

@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[45] (in view: work.led_stream(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[46] (in view: work.led_stream(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[47] (in view: work.led_stream(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: BN362 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":2394:10:2394:15|Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.genblk9\.b3_PfG[48] (in view: work.led_stream(verilog)) of type view:UNILIB.FDCPE(PRIM) because it does not drive other instances.
@N: FX430 |Found 2 global buffers instantiated by user 

Clock Buffers:
  Inserting Clock buffer for port clk,


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 336MB peak: 336MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 336MB peak: 337MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 336MB peak: 337MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 336MB peak: 337MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 335MB peak: 337MB)

@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[16] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[17] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[18] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[19] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[20] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[21] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[22] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[0] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[1] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[2] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[3] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[4] (in view: work.led_stream(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 338MB peak: 339MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    18.79ns		 292 /       532
   2		0h:00m:02s		    18.79ns		 292 /       532
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[16] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[17] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[18] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[19] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[20] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[21] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[22] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[0] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[1] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[2] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[3] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[4] (in view: work.led_stream(verilog)).

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 338MB peak: 339MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 339MB peak: 339MB)


Starting Placement-driven Synthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 339MB peak: 339MB)

@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b7_OSr_J90.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.dst_req_d.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.src_ack.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b5_uU_cL.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b7_OSr_J90.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.dst_req_d.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.src_ack.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_current_state.b5_uU_cL.
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY.
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[0].
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1].
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[2].
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[3].
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[4].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[0].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[1].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[2].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[3].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[4].
@N: FX493 |Applying initial value "1" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[5].
@N: FX493 |Applying initial value "0" on instance ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6].
Local Congestion Metric: 2, Number of instances optimized during congestion alleviation: 0
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[16] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[17] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[18] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[19] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[20] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[21] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4889:2:4889:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.iicestat_reg_r0[22] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[0] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[1] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[2] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[3] (in view: work.led_stream(verilog)).
@N: FX1019 :"/home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.v":4621:2:4621:7|Adding ASYNC_REG property on synchronizing instance ident_coreinst.IICE_INST.b5_nUTGT.cmd_r0[4] (in view: work.led_stream(verilog)).
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX623 |Packing into LUT6_2

Finished Placement-driven Synthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 340MB peak: 341MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 207MB peak: 342MB)

Writing Analyst data base /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/synwork/idc_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 326MB peak: 342MB)

Writing EDIF Netlist and constraint files
Writing XDC file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test_edif.xdc
Starting XDC forward annotation..
@N: FX1056 |Writing EDF file: /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test.edf

Start writing characteristics file. (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 340MB peak: 342MB)

Writing FDC file /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/idc_test_synplify.fdc
N-2018.03-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 338MB peak: 352MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 264MB peak: 352MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 261MB peak: 352MB)

@N: MT615 |Found clock ident_coreinst.comm_block_INST.tck with period 40.00ns 
@N: MT615 |Found clock ident_coreinst.comm_block_INST.dr2_tck with period 40.00ns 
@N: MT615 |Found clock ident_coreinst.comm_block_INST.ch_update with period 40.00ns 
@N: MT615 |Found clock ident_coreinst.comm_block_INST.hcr_update with period 40.00ns 
@W: MT420 |Found inferred clock led_stream|clk with period 1000.00ns. Please declare a user-defined clock on port clk.


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug  5 08:38:05 2023
#


Top view:               led_stream
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/macro/github/verilog-basic/identify_example/xilinx/idc_test/instr_sources/syn_dics.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 18.999

                                              Requested     Estimated       Requested     Estimated                 Clock        Clock               
Starting Clock                                Frequency     Frequency       Period        Period        Slack       Type         Group               
-----------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.ch_update      25.0 MHz      15923.6 MHz     40.000        0.063         NA          declared     identify_jtag_group1
ident_coreinst.comm_block_INST.dr2_tck        25.0 MHz      1736.7 MHz      40.000        0.576         39.424      declared     identify_jtag_group1
ident_coreinst.comm_block_INST.hcr_update     25.0 MHz      3822.6 MHz      40.000        0.262         NA          declared     identify_jtag_group1
ident_coreinst.comm_block_INST.tck            25.0 MHz      474.3 MHz       40.000        2.108         18.999      declared     identify_jtag_group1
led_stream|clk                                1.0 MHz       479.1 MHz       1000.000      2.087         997.913     inferred     Inferred_clkgroup_0 
System                                        1.0 MHz       790.6 MHz       1000.000      1.265         998.735     system       system_clkgroup     
=====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                     System                                     |  1000.000    998.735  |  No paths    -      |  No paths    -       |  No paths    -     
System                                     ident_coreinst.comm_block_INST.tck         |  40.000      38.594   |  No paths    -      |  No paths    -       |  No paths    -     
System                                     ident_coreinst.comm_block_INST.dr2_tck     |  40.000      39.267   |  No paths    -      |  No paths    -       |  No paths    -     
System                                     ident_coreinst.comm_block_INST.ch_update   |  40.000      39.142   |  No paths    -      |  No paths    -       |  No paths    -     
System                                     ident_coreinst.comm_block_INST.hcr_update  |  40.000      39.881   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.tck         System                                     |  40.000      37.709   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.tck         ident_coreinst.comm_block_INST.tck         |  40.000      37.892   |  No paths    -      |  20.000      18.999  |  20.000      19.422
ident_coreinst.comm_block_INST.tck         ident_coreinst.comm_block_INST.ch_update   |  40.000      39.937   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.tck         led_stream|clk                             |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck     System                                     |  40.000      39.119   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck     ident_coreinst.comm_block_INST.dr2_tck     |  40.000      39.424   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.dr2_tck     ident_coreinst.comm_block_INST.hcr_update  |  40.000      39.738   |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.ch_update   ident_coreinst.comm_block_INST.tck         |  40.000      False    |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.ch_update   ident_coreinst.comm_block_INST.ch_update   |  40.000      False    |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.ch_update   led_stream|clk                             |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.hcr_update  System                                     |  40.000      False    |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.hcr_update  ident_coreinst.comm_block_INST.tck         |  40.000      False    |  No paths    -      |  No paths    -       |  No paths    -     
ident_coreinst.comm_block_INST.hcr_update  ident_coreinst.comm_block_INST.ch_update   |  40.000      False    |  No paths    -      |  No paths    -       |  No paths    -     
led_stream|clk                             ident_coreinst.comm_block_INST.tck         |  Diff grp    -        |  No paths    -      |  No paths    -       |  No paths    -     
led_stream|clk                             led_stream|clk                             |  1000.000    997.913  |  No paths    -      |  No paths    -       |  No paths    -     
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                        Arrival           
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack 
                                                              Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[0]     0.223       39.119
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[1]     0.223       39.424
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[6]     0.223       39.428
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[5]     0.223       39.495
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[2]     0.223       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[3]     0.223       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[4]     0.223       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     FDE      Q       b9_OvyH3_saL[7]     0.223       39.563
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                           Required           
Instance                                                                 Reference                                  Type        Pin     Net                 Time         Slack 
                                                                         Clock                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.jtag_prim2                          ident_coreinst.comm_block_INST.dr2_tck     BSCANE2     TDO     b6_PLF_Bq           40.000       39.119
ident_coreinst.comm_block_INST.jtagi.jtag_prim1                          ident_coreinst.comm_block_INST.dr2_tck     BSCANE2     TDO     b6_PLF_Bq           40.000       39.309
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[1]     39.999       39.424
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[6]     39.999       39.428
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[5]     39.999       39.495
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[2]     39.999       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[3]     39.999       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[4]     39.999       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]                ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[7]     39.999       39.563
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     ident_coreinst.comm_block_INST.dr2_tck     FDE         D       b9_OvyH3_saL[0]     40.313       39.738
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.000
    = Required time:                         40.000

    - Propagation time:                      0.881
    = Slack (non-critical) :                 39.119

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.jtag_prim2 / TDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] on pin C
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin      Pin               Arrival     No. of         Location
Name                                                          Type        Name     Dir     Delay     Time        Fan Out(s)             
----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     FDE         Q        Out     0.223     0.223       -              -       
b9_OvyH3_saL[0]                                               Net         -        -       0.211     -           2              -       
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              LUT5        I2       In      -         0.434       -              -       
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              LUT5        O        Out     0.188     0.622       -              -       
b6_PLF_Bq                                                     Net         -        -       0.259     -           2              -       
ident_coreinst.comm_block_INST.jtagi.jtag_prim2               BSCANE2     TDO      In      -         0.881       -              -       
========================================================================================================================================
Total path delay (propagation time + setup) of 0.881 is 0.411(46.6%) logic and 0.470(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                         Pin      Pin               Arrival     No. of         Location
Name                                                          Type     Name     Dir     Delay     Time        Fan Out(s)             
-------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.dr2_tck                        Net      -        -       0.000     -           8              -       
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     FDE      C        In      -         0.000       -              -       
=====================================================================================================================================




====================================
Detailed Report for Clock: ident_coreinst.comm_block_INST.tck
====================================



Starting Points with Worst Slack
********************************

                                                                         Starting                                                                    Arrival           
Instance                                                                 Reference                              Type        Pin     Net              Time        Slack 
                                                                         Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Se.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[18]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_S5.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[17]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Sp.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[16]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Sl.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[15]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_SV.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[14]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Sd.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[13]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Sn.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[12]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Sm.b8_OvyH3DYg     ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[11]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgK_V.b8_OvyH3DYg      ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[10]     1.000       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b8_1LbcgK_n.b8_OvyH3DYg      ident_coreinst.comm_block_INST.tck     SRLC16E     Q15     b5_nFzGt[9]      1.000       18.999
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                 Required           
Instance                                                         Reference                              Type     Pin     Net              Time         Slack 
                                                                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[1]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[1]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[2]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[2]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[3]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[3]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[4]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[4]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[5]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[5]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[6]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[6]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[7]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[7]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[8]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[8]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[9]      ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[9]      19.999       18.999
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[10]     ident_coreinst.comm_block_INST.tck     FD_1     D       b5_nFzGt[10]     19.999       18.999
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.001
    = Required time:                         19.999

    - Propagation time:                      1.000
    = Slack (critical) :                     18.999

    Number of logic level(s):                0
    Starting point:                          ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Se.b8_OvyH3DYg / Q15
    Ending point:                            ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[18] / D
    The start point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin CLK
    The end   point is clocked by            ident_coreinst.comm_block_INST.tck [falling] on pin C

Instance / Net                                                                       Pin      Pin               Arrival     No. of         Location
Name                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)             
---------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Se.b8_OvyH3DYg     SRLC16E     Q15      Out     1.000     1.000       -              -       
b5_nFzGt[18]                                                             Net         -        -       0.000     -           1              -       
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[18]             FD_1        D        In      -         1.000       -              -       
===================================================================================================================================================
Total path delay (propagation time + setup) of 1.001 is 1.001(100.0%) logic and 0.000(0.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                                       Pin      Pin               Arrival     No. of         Location
Name                                                                     Type        Name     Dir     Delay     Time        Fan Out(s)             
---------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.IICE_comm2iice[11]                        Net         -        -       0.000     -           322            -       
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_1LbcgK_Se.b8_OvyH3DYg     SRLC16E     CLK      In      -         0.000       -              -       
===================================================================================================================================================


End clock path:

Instance / Net                                                            Pin      Pin               Arrival     No. of         Location
Name                                                             Type     Name     Dir     Delay     Time        Fan Out(s)             
----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.IICE_comm2iice[11]                Net      -        -       0.000     -           322            -       
ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b9_PfGywDsob[18]     FD_1     C        In      -         0.000       -              -       
========================================================================================================================================




====================================
Detailed Report for Clock: led_stream|clk
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                         Arrival            
Instance                                                      Reference          Type     Pin     Net                          Time        Slack  
                                                              Clock                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                   led_stream|clk     FD       Q       b3_nfs[2]                    1.345       997.913
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[3]                   led_stream|clk     FD       Q       b3_nfs[3]                    1.345       997.913
ident_coreinst.IICE_INST.b5_nUTGT.b8_vABZ3qsY                 led_stream|clk     FD       Q       b8_vABZ3qsY                  1.345       997.998
ident_coreinst.IICE_INST.b5_nUTGT.runstart_d                  led_stream|clk     FD       Q       runstart_d                   1.345       997.998
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[1]        led_stream|clk     FDC      Q       b13_nAzGfFM_sLsv3[1]         1.345       998.024
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                   led_stream|clk     FD       Q       b3_nfs[0]                    1.345       998.024
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                   led_stream|clk     FD       Q       b3_nfs[4]                    1.345       998.025
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[10]       led_stream|clk     FDC      Q       b13_nAzGfFM_sLsv3[10]        1.345       998.084
ident_coreinst.IICE_INST.b20_i2WM2X_F8tsl_Ae1cdJ4             led_stream|clk     FD       Q       b20_i2WM2X_F8tsl_Ae1cdJ4     1.345       998.084
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b10_nYhI3_umjB     led_stream|clk     FD       Q       b10_nYhI3_umjB               1.345       998.116
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                    Required            
Instance                                                     Reference          Type     Pin     Net                     Time         Slack  
                                                             Clock                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]     led_stream|clk     FDE      D       b7_nYhI39s_s[6]         1001.121     997.913
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[5]     led_stream|clk     FDE      D       b7_nYhI39s_s[5]         1001.121     998.007
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[4]     led_stream|clk     FDE      D       b7_nYhI39s_s[4]         1001.121     998.027
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[1]     led_stream|clk     FDE      D       b7_nYhI39s_s[1]         1001.121     998.031
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[3]     led_stream|clk     FDE      D       b7_nYhI39s_s[3]         1001.121     998.088
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[2]     led_stream|clk     FDE      D       b7_nYhI39s_s[2]         1001.121     998.149
cnt[30]                                                      led_stream|clk     FDC      D       un2_cnt_s_31_O[1]       1001.121     998.200
cnt[28]                                                      led_stream|clk     FDC      D       un2_cnt_cry_28_O[3]     1001.121     998.277
cnt[27]                                                      led_stream|clk     FDC      D       un2_cnt_cry_28_O[2]     1001.121     998.307
cnt[31]                                                      led_stream|clk     FDC      D       un2_cnt_s_31_O[2]       1001.121     998.318
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.001
    + Clock delay at ending point:           1.122
    = Required time:                         1001.121

    - Propagation time:                      2.086
    - Clock delay at starting point:         1.122
    = Slack (non-critical) :                 997.913

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6] / D
    The start point is clocked by            led_stream|clk [rising] on pin C
    The end   point is clocked by            led_stream|clk [rising] on pin C

Instance / Net                                                                   Pin       Pin               Arrival     No. of         Location
Name                                                                  Type       Name      Dir     Delay     Time        Fan Out(s)             
------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                           FD         Q         Out     0.223     1.345       -              -       
b3_nfs[2]                                                             Net        -         -       0.205     -           7              -       
ident_coreinst.IICE_INST.b5_nUTGT.b6_Ocm0rW_lut6_2_o5[1]              LUT2       I0        In      -         1.550       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.b6_Ocm0rW_lut6_2_o5[1]              LUT2       O         Out     0.086     1.636       -              -       
N_143                                                                 Net        -         -       0.143     -           3              -       
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3_ns_o2_i_a2[2]     LUT6       I5        In      -         1.779       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3_ns_o2_i_a2[2]     LUT6       O         Out     0.189     1.968       -              -       
N_137_i_0                                                             Net        -         -       0.140     -           9              -       
ident_coreinst.IICE_INST.b5_nUTGT.b8_nUT_TJfx_0_o8                    LUT6       I5        In      -         2.108       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.b8_nUT_TJfx_0_o8                    LUT6       O         Out     0.043     2.151       -              -       
b8_nUT_TJfx                                                           Net        -         -       0.143     -           8              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_cry_RNO[2]      LUT4_L     I3        In      -         2.295       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_cry_RNO[2]      LUT4_L     LO        Out     0.043     2.338       -              -       
b7_nYhI39s_s_sf[0]                                                    Net        -         -       0.000     -           1              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_cry[2]          CARRY4     S[1]      In      -         2.338       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_cry[2]          CARRY4     CO[3]     Out     0.258     2.595       -              -       
b7_nYhI39s_cry[2]                                                     Net        -         -       0.000     -           1              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_s[6]            CARRY4     CI        In      -         2.595       -              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_s[6]            CARRY4     O[3]      Out     0.235     2.830       -              -       
b7_nYhI39s_s[6]                                                       Net        -         -       0.378     -           1              -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]              FDE        D         In      -         3.208       -              -       
================================================================================================================================================
Total path delay (propagation time + setup) of 2.087 is 1.078(51.6%) logic and 1.010(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Start clock path:

Instance / Net                                                     Pin      Pin               Arrival     No. of         Location
Name                                            Type               Name     Dir     Delay     Time        Fan Out(s)             
---------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                   led_stream|clk                                                                   
------------                                                                                                                     
clk                                             Port               clk      In      -         0.000       -              -       
clk                                             Net                -        -       0.000     -           1              -       
clk_ibuf_iso                                    IBUFG              I        In      -         0.000       -              -       
clk_ibuf_iso                                    IBUFG              O        Out     0.843     0.843       -              -       
clk_ibuf_iso                                    Net                -        -       0.186     -           1              -       
clk_ibuf                                        BUFG               I        In      -         1.029       -              -       
clk_ibuf                                        BUFG               O        Out     0.093     1.122       -              -       
clk_c                                           Net                -        -       0.000     -           205            -       
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]     FD                 C        In      -         1.122       -              -       
=================================================================================================================================


End clock path:

Instance / Net                                                                  Pin      Pin               Arrival     No. of         Location
Name                                                         Type               Name     Dir     Delay     Time        Fan Out(s)             
----------------------------------------------------------------------------------------------------------------------------------------------
Start Clock :                                                led_stream|clk                                                                   
------------                                                                                                                                  
clk                                                          Port               clk      In      -         0.000       -              -       
clk                                                          Net                -        -       0.000     -           1              -       
clk_ibuf_iso                                                 IBUFG              I        In      -         0.000       -              -       
clk_ibuf_iso                                                 IBUFG              O        Out     0.843     0.843       -              -       
clk_ibuf_iso                                                 Net                -        -       0.186     -           1              -       
clk_ibuf                                                     BUFG               I        In      -         1.029       -              -       
clk_ibuf                                                     BUFG               O        Out     0.093     1.122       -              -       
clk_c                                                        Net                -        -       0.000     -           205            -       
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]     FDE                C        In      -         1.122       -              -       
==============================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                     Arrival           
Instance                                            Reference     Type        Pin         Net                    Time        Slack 
                                                    Clock                                                                          
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.jtag_prim1     System        BSCANE2     SEL         b9_nv_cLqgOF           0.000       38.594
ident_coreinst.comm_block_INST.jtagi.jtag_prim1     System        BSCANE2     SHIFT       IICE_comm2iice[10]     0.000       38.683
ident_coreinst.comm_block_INST.jtagi.jtag_prim1     System        BSCANE2     CAPTURE     IICE_comm2iice[9]      0.000       39.030
ident_coreinst.comm_block_INST.jtagi.jtag_prim2     System        BSCANE2     CAPTURE     b11_8Kz_BqzYRrb        0.000       39.267
ident_coreinst.comm_block_INST.jtagi.jtag_prim2     System        BSCANE2     SEL         b10_8Kz_fFfsjX         0.000       39.267
ident_coreinst.comm_block_INST.jtagi.jtag_prim2     System        BSCANE2     SHIFT       b9_8Kz_2grFt           0.000       39.267
ident_coreinst.comm_block_INST.jtagi.jtag_prim1     System        BSCANE2     TDI         IICE_comm2iice[7]      0.000       39.445
ident_coreinst.comm_block_INST.jtagi.jtag_prim2     System        BSCANE2     TDI         b7_8Kz_3wr             0.000       39.756
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                          Starting                                     Required           
Instance                                                                  Reference     Type     Pin     Net           Time         Slack 
                                                                          Clock                                                           
------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[11]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[12]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[13]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[14]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[15]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[16]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[17]     System        FDE      CE      b6_vob_fF     39.881       38.594
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[3]      System        FDE      CE      b6_vob_fF     39.881       38.609
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[4]      System        FDE      CE      b6_vob_fF     39.881       38.609
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[5]      System        FDE      CE      b6_vob_fF     39.881       38.609
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.119
    = Required time:                         39.881

    - Propagation time:                      1.287
    = Slack (non-critical) :                 38.594

    Number of logic level(s):                2
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.jtag_prim1 / SEL
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[11] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            ident_coreinst.comm_block_INST.tck [rising] on pin C

Instance / Net                                                                        Pin      Pin               Arrival     No. of         Location
Name                                                                      Type        Name     Dir     Delay     Time        Fan Out(s)             
----------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.jtag_prim1                           BSCANE2     SEL      Out     0.000     0.000       -              -       
b9_nv_cLqgOF                                                              Net         -        -       0.235     -           10             -       
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_8_0                           LUT6        I5       In      -         0.235       -              -       
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_8_0                           LUT6        O        Out     0.301     0.536       -              -       
N_23                                                                      Net         -        -       0.272     -           3              -       
ident_coreinst.IICE_INST.b3_SoW.virOut.b6_vob_fF_0_a2                     LUT2        I1       In      -         0.807       -              -       
ident_coreinst.IICE_INST.b3_SoW.virOut.b6_vob_fF_0_a2                     LUT2        O        Out     0.043     0.851       -              -       
b6_vob_fF                                                                 Net         -        -       0.436     -           32             -       
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[11]     FDE         CE       In      -         1.287       -              -       
====================================================================================================================================================
Total path delay (propagation time + setup) of 1.406 is 0.463(32.9%) logic and 0.943(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


End clock path:

Instance / Net                                                                     Pin      Pin               Arrival     No. of         Location
Name                                                                      Type     Name     Dir     Delay     Time        Fan Out(s)             
-------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.IICE_comm2iice[11]                         Net      -        -       0.000     -           322            -       
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[11]     FDE      C        In      -         0.000       -              -       
=================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 345MB peak: 352MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 345MB peak: 352MB)

---------------------------------------
Resource Usage Report for led_stream 

Mapping to part: xc7k325tfbg676-2
Cell usage:
BSCANE2         2 uses
CARRY4          14 uses
FD              151 uses
FDC             83 uses
FDCE            71 uses
FDE             172 uses
FDP             1 use
FDPE            1 use
FDRE            19 uses
FDSE            13 uses
FD_1            21 uses
GND             43 uses
RAMB36E1        1 use
VCC             43 uses
LUT1            45 uses
LUT2            53 uses
LUT3            77 uses
LUT4            77 uses
LUT5            19 uses
LUT6            42 uses

I/O ports: 10
I/O primitives: 10
IBUF           1 use
IBUFG          1 use
OBUF           8 uses

BUFG           3 uses
SRL primitives:
SRLC16E        22 uses

I/O Register bits:                  0
Register bits not including I/Os:   532 of 407600 (0%)

RAM/ROM usage summary
Occupied Block RAM sites (RAMB36) : 1 of 445 (0%)
    Block Rams Used for Identify Debug logic: 1


Global Clock Buffers: 3 of 32 (9%)

Total load per clock:
   ident_coreinst.comm_block_INST.tck: 322
   ident_coreinst.comm_block_INST.dr2_tck: 8
   ident_coreinst.comm_block_INST.ch_update: 13
   ident_coreinst.comm_block_INST.hcr_update: 8
   led_stream|clk: 205

@S |Mapping Summary:
Total  LUTs: 323 (0%)

Distribution of All Consumed LUTs = SRL + LUT1 + LUT2 + LUT3 + LUT4 + LUT5 + LUT6- HLUTNM/2 
Distribution of All Consumed Luts 323 = 22 + 45 + 53 + 77 + 77 + 19 + 42- 24/2 


 Number of unique control sets:              25


Region Summary:
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 138MB peak: 352MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Sat Aug  5 08:38:05 2023

###########################################################]
