#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 31 15:21:50 2021
# Process ID: 32308
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2
# Command line: vivado dma_test_pynq.xpr
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/vivado.log
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_test_pynq.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_single_interface.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_mm2s_burst_size {64} CONFIG.c_s2mm_burst_size {64} CONFIG.c_single_interface {1}] [get_bd_cells axi_dma_0]
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_nets axi_intc_0_irq]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/interconnect_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins axi_mem_intercon/ARESETN] [get_bd_pins rst_ps7_0_100M/interconnect_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/M01_ARESETN]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/M00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_mem_intercon/S02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets xlconcat_0_dout] [get_bd_cells axi_intc_0]
delete_bd_objs [get_bd_nets axi_dma_0_mm2s_introut] [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins myproject_axi_0/ap_rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
validate_bd_design
set_property location {2 546 741} [get_bd_cells rst_ps7_0_100M]
set_property location {1 685 261} [get_bd_cells axi_dma_0]
set_property location {1.5 1011 404} [get_bd_cells axi_mem_intercon]
set_property location {2 941 352} [get_bd_cells axi_mem_intercon]
set_property location {2 1034 741} [get_bd_cells processing_system7_0]
set_property location {2 975 106} [get_bd_cells myproject_axi_0]
set_property location {2 1010 93} [get_bd_cells myproject_axi_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI]
startgroup
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells myproject_axi_0]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.c_mm2s_burst_size {128} CONFIG.c_s2mm_burst_size {128} CONFIG.c_single_interface {0}] [get_bd_cells hier_0/axi_dma_0]
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXI]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_S2MM]
endgroup
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXI_MM2S] [get_bd_intf_pins hier_0/M_AXI]
delete_bd_objs [get_bd_intf_nets hier_0/Conn1] [get_bd_intf_pins hier_0/M_AXI_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/hier_0/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins hier_0/axi_dma_0/M_AXI_S2MM]
endgroup
save_bd_design
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_cells hier_0/myproject_axi_0]
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
delete_bd_objs [get_bd_cells hier_0/myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/cpp_nn_v1/myproject_prj/solution1/impl [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
set_property location {1 187 23} [get_bd_cells hier_0/myproject_axi_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/in_r] [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S]
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
save_bd_design
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1; report_utilization -file util.rpt -heirarchical
open_run impl_1; report_utilization -file util.rpt -hierarchical
open_run impl_1; report_utilization -file util.rpt -hierarchical -utilization
report_utilization -help
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages -utilization
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages
open_run impl_1; report_utilization -file util.rpt -hierarchical_percentages
open_run impl_1; report_utilization -file util.rpt -hierarchical -hierarchical_percentages
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_ap_fixed/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
