-- VHDL for IBM SMS ALD page 13.72.05.1
-- Title: E CH NO TRANSFER LATCH
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/15/2020 8:01:43 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_72_05_1_E_CH_NO_TRANSFER_LATCH is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E_CH_BUSY:	 in STD_LOGIC;
		MS_E_CH_WRONG_LENGTH_RECORD:	 in STD_LOGIC;
		MS_E_CH_CORRECT_LENGTH_RECORD:	 in STD_LOGIC;
		MS_E_CH_NOT_READY:	 in STD_LOGIC;
		MS_E_CH_NO_TRANSFER_LATCH:	 in STD_LOGIC;
		MS_E_CH_CONDITION:	 in STD_LOGIC;
		PS_E_CH_ANY_STATUS_ON:	 out STD_LOGIC;
		PS_E_CH_NO_STATUS_ON:	 out STD_LOGIC);
end ALD_13_72_05_1_E_CH_NO_TRANSFER_LATCH;

architecture behavioral of ALD_13_72_05_1_E_CH_NO_TRANSFER_LATCH is 

	signal OUT_3A_D: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_1B_C: STD_LOGIC;
	signal OUT_3C_E: STD_LOGIC;
	signal OUT_3D_C: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_3A_D <= NOT(MS_E_CH_WRONG_LENGTH_RECORD AND MS_E_CH_BUSY AND MS_E_CH_CORRECT_LENGTH_RECORD );
	OUT_3B_C <= NOT(MS_E_CH_NOT_READY AND MS_E_CH_NO_TRANSFER_LATCH AND MS_E_CH_CONDITION );
	OUT_1B_C <= NOT OUT_DOT_3C;
	OUT_3C_E <= NOT(MS_E_CH_WRONG_LENGTH_RECORD AND MS_E_CH_BUSY AND MS_E_CH_CORRECT_LENGTH_RECORD );
	OUT_3D_C <= NOT(MS_E_CH_NOT_READY AND MS_E_CH_NO_TRANSFER_LATCH AND MS_E_CH_CONDITION );
	OUT_DOT_3A <= OUT_3A_D OR OUT_3B_C;
	OUT_DOT_3C <= OUT_3C_E OR OUT_3D_C;

	PS_E_CH_NO_STATUS_ON <= OUT_1B_C;
	PS_E_CH_ANY_STATUS_ON <= OUT_DOT_3A;


end;
