#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017b8b29a900 .scope module, "divider_tb" "divider_tb" 2 4;
 .timescale -8 -9;
v0000017b8b307670_0 .var "DD", 31 0;
v0000017b8b3077b0_0 .var "DS", 31 0;
v0000017b8b306ef0_0 .var "control", 0 0;
v0000017b8b306950_0 .net "exception", 0 0, v0000017b8b2a4230_0;  1 drivers
v0000017b8b3073f0_0 .net "out", 31 0, v0000017b8b307350_0;  1 drivers
v0000017b8b307490_0 .var "reset", 0 0;
v0000017b8b307530_0 .net "zeroDiv", 0 0, v0000017b8b3068b0_0;  1 drivers
S_0000017b8b2b03f0 .scope module, "uut" "divider" 2 15, 3 1 0, S_0000017b8b29a900;
 .timescale -8 -9;
    .port_info 0 /INPUT 32 "DD";
    .port_info 1 /INPUT 32 "DS";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "exception";
    .port_info 6 /OUTPUT 1 "zeroDiv";
v0000017b8b2a4050_0 .net "DD", 31 0, v0000017b8b307670_0;  1 drivers
v0000017b8b2a40f0_0 .net "DS", 31 0, v0000017b8b3077b0_0;  1 drivers
v0000017b8b2a4190_0 .net "control", 0 0, v0000017b8b306ef0_0;  1 drivers
v0000017b8b2a4230_0 .var "exception", 0 0;
v0000017b8b2a42d0_0 .var "exp_DD", 7 0;
v0000017b8b2a4370_0 .var "exp_DS", 7 0;
v0000017b8b2a4410_0 .var "exp_out", 7 0;
v0000017b8b2a44b0_0 .var "mant_DD", 23 0;
v0000017b8b2a4550_0 .var "mant_DS", 23 0;
v0000017b8b307350_0 .var "out", 31 0;
v0000017b8b307710_0 .var "quotient", 23 0;
v0000017b8b3072b0_0 .net "reset", 0 0, v0000017b8b307490_0;  1 drivers
v0000017b8b306b30_0 .var "sign", 0 0;
v0000017b8b3068b0_0 .var "zeroDiv", 0 0;
E_0000017b8b298890 .event posedge, v0000017b8b3072b0_0, v0000017b8b2a4190_0;
S_0000017b8b2b0580 .scope function.vec4.s24, "NRDivisor" "NRDivisor" 3 19, 3 19 0, S_0000017b8b2b03f0;
 .timescale -8 -9;
v0000017b8b3c9be0_0 .var "D1", 23 0;
v0000017b8b272b40_0 .var "D2", 23 0;
; Variable NRDivisor is vec4 return value of scope S_0000017b8b2b0580
v0000017b8b2b07b0_0 .var/i "i", 31 0;
v0000017b8b2a3f10_0 .var "temp_quotient", 23 0;
v0000017b8b2a3fb0_0 .var "temp_remainder", 23 0;
TD_divider_tb.uut.NRDivisor ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000017b8b2a3f10_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000017b8b2a3fb0_0, 0, 24;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0000017b8b2b07b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000017b8b2b07b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000017b8b2a3fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000017b8b3c9be0_0;
    %load/vec4 v0000017b8b2b07b0_0;
    %part/s 1;
    %pad/u 24;
    %or;
    %store/vec4 v0000017b8b2a3fb0_0, 0, 24;
    %load/vec4 v0000017b8b272b40_0;
    %load/vec4 v0000017b8b2a3fb0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0000017b8b2a3fb0_0;
    %load/vec4 v0000017b8b272b40_0;
    %sub;
    %store/vec4 v0000017b8b2a3fb0_0, 0, 24;
    %load/vec4 v0000017b8b2a3f10_0;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v0000017b8b2b07b0_0;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0000017b8b2a3f10_0, 0, 24;
T_0.2 ;
    %load/vec4 v0000017b8b2b07b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000017b8b2b07b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000017b8b2a3f10_0;
    %ret/vec4 0, 0, 24;  Assign to NRDivisor (store_vec4_to_lval)
    %end;
    .scope S_0000017b8b2b03f0;
T_1 ;
    %wait E_0000017b8b298890;
    %load/vec4 v0000017b8b3072b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017b8b307350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b8b2a4230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b8b3068b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017b8b2a4050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000017b8b2a40f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0000017b8b306b30_0, 0, 1;
    %load/vec4 v0000017b8b2a4050_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017b8b2a42d0_0, 0, 8;
    %load/vec4 v0000017b8b2a40f0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000017b8b2a4370_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017b8b2a4050_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b8b2a44b0_0, 0, 24;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000017b8b2a40f0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017b8b2a4550_0, 0, 24;
    %load/vec4 v0000017b8b2a40f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000017b8b306b30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017b8b307350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b8b2a4230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b8b3068b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b8b3068b0_0, 0;
    %load/vec4 v0000017b8b2a42d0_0;
    %load/vec4 v0000017b8b2a4370_0;
    %sub;
    %addi 127, 0, 8;
    %store/vec4 v0000017b8b2a4410_0, 0, 8;
    %load/vec4 v0000017b8b2a44b0_0;
    %load/vec4 v0000017b8b2a4550_0;
    %store/vec4 v0000017b8b272b40_0, 0, 24;
    %store/vec4 v0000017b8b3c9be0_0, 0, 24;
    %callf/vec4 TD_divider_tb.uut.NRDivisor, S_0000017b8b2b0580;
    %store/vec4 v0000017b8b307710_0, 0, 24;
T_1.4 ;
    %load/vec4 v0000017b8b307710_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000017b8b2a4410_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v0000017b8b307710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000017b8b307710_0, 0, 24;
    %load/vec4 v0000017b8b2a4410_0;
    %subi 1, 0, 8;
    %store/vec4 v0000017b8b2a4410_0, 0, 8;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v0000017b8b2a4410_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v0000017b8b306b30_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017b8b307350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b8b2a4230_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000017b8b2a4410_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0000017b8b306b30_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %assign/vec4 v0000017b8b307350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b8b2a4230_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0000017b8b306b30_0;
    %load/vec4 v0000017b8b2a4410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017b8b307710_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000017b8b307350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b8b2a4230_0, 0;
T_1.10 ;
T_1.8 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017b8b29a900;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b8b306ef0_0, 0, 1;
T_2.0 ;
    %delay 100, 0;
    %load/vec4 v0000017b8b306ef0_0;
    %inv;
    %store/vec4 v0000017b8b306ef0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000017b8b29a900;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "divider_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017b8b29a900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b8b307490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b8b307490_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b8b307490_0, 0, 1;
    %pushi/vec4 1083179008, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 1069547520, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 1086324736, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 1077936128, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 1077936128, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 1077936128, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 3230662656, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 1069547520, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 3233808384, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b8b307670_0, 0, 32;
    %pushi/vec4 3225419776, 0, 32;
    %store/vec4 v0000017b8b3077b0_0, 0, 32;
    %delay 200, 0;
    %delay 50, 0;
    %delay 50, 0;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000017b8b29a900;
T_4 ;
    %vpi_call 2 91 "$monitor", "Time: %0t | DD: %h | DS: %h | Out: %h | Exception: %b | ZeroDiv: %b", $time, v0000017b8b307670_0, v0000017b8b3077b0_0, v0000017b8b3073f0_0, v0000017b8b306950_0, v0000017b8b307530_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "divider_tb.v";
    "./divider.v";
