// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fire2_fill_buffer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        matrix_e3x3_i_0_V_dout,
        matrix_e3x3_i_0_V_empty_n,
        matrix_e3x3_i_0_V_read,
        matrix_e3x3_i_1_V_dout,
        matrix_e3x3_i_1_V_empty_n,
        matrix_e3x3_i_1_V_read,
        matrix_e3x3_i_2_V_dout,
        matrix_e3x3_i_2_V_empty_n,
        matrix_e3x3_i_2_V_read,
        matrix_e3x3_i_3_V_dout,
        matrix_e3x3_i_3_V_empty_n,
        matrix_e3x3_i_3_V_read,
        matrix_e3x3_i_4_V_dout,
        matrix_e3x3_i_4_V_empty_n,
        matrix_e3x3_i_4_V_read,
        matrix_e3x3_i_5_V_dout,
        matrix_e3x3_i_5_V_empty_n,
        matrix_e3x3_i_5_V_read,
        matrix_e3x3_i_6_V_dout,
        matrix_e3x3_i_6_V_empty_n,
        matrix_e3x3_i_6_V_read,
        matrix_e3x3_i_7_V_dout,
        matrix_e3x3_i_7_V_empty_n,
        matrix_e3x3_i_7_V_read,
        matrix_e3x3_i_8_V_dout,
        matrix_e3x3_i_8_V_empty_n,
        matrix_e3x3_i_8_V_read,
        matrix_e3x3_i_9_V_dout,
        matrix_e3x3_i_9_V_empty_n,
        matrix_e3x3_i_9_V_read,
        matrix_e3x3_i_10_V_dout,
        matrix_e3x3_i_10_V_empty_n,
        matrix_e3x3_i_10_V_read,
        matrix_e3x3_i_11_V_dout,
        matrix_e3x3_i_11_V_empty_n,
        matrix_e3x3_i_11_V_read,
        matrix_e3x3_i_12_V_dout,
        matrix_e3x3_i_12_V_empty_n,
        matrix_e3x3_i_12_V_read,
        matrix_e3x3_i_13_V_dout,
        matrix_e3x3_i_13_V_empty_n,
        matrix_e3x3_i_13_V_read,
        matrix_e3x3_i_14_V_dout,
        matrix_e3x3_i_14_V_empty_n,
        matrix_e3x3_i_14_V_read,
        matrix_e3x3_i_15_V_dout,
        matrix_e3x3_i_15_V_empty_n,
        matrix_e3x3_i_15_V_read,
        line_buffer_0_0_address0,
        line_buffer_0_0_ce0,
        line_buffer_0_0_we0,
        line_buffer_0_0_d0,
        line_buffer_0_54_address0,
        line_buffer_0_54_ce0,
        line_buffer_0_54_q0,
        line_buffer_1_0_address0,
        line_buffer_1_0_ce0,
        line_buffer_1_0_we0,
        line_buffer_1_0_d0,
        line_buffer_1_54_address0,
        line_buffer_1_54_ce0,
        line_buffer_1_54_q0,
        line_buffer_2_0_address0,
        line_buffer_2_0_ce0,
        line_buffer_2_0_we0,
        line_buffer_2_0_d0,
        line_buffer_2_54_address0,
        line_buffer_2_54_ce0,
        line_buffer_2_54_q0,
        window_buffer_address0,
        window_buffer_ce0,
        window_buffer_we0,
        window_buffer_d0,
        window_buffer_q0,
        window_buffer_address1,
        window_buffer_ce1,
        window_buffer_we1,
        window_buffer_d1,
        window_buffer_q1
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 9'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 9'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 9'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 9'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 9'b100000;
parameter    ap_ST_pp0_stg5_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg6_fsm_7 = 9'b10000000;
parameter    ap_ST_st11_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv59_5 = 59'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv59_4 = 59'b100;
parameter    ap_const_lv8_90 = 8'b10010000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] matrix_e3x3_i_0_V_dout;
input   matrix_e3x3_i_0_V_empty_n;
output   matrix_e3x3_i_0_V_read;
input  [15:0] matrix_e3x3_i_1_V_dout;
input   matrix_e3x3_i_1_V_empty_n;
output   matrix_e3x3_i_1_V_read;
input  [15:0] matrix_e3x3_i_2_V_dout;
input   matrix_e3x3_i_2_V_empty_n;
output   matrix_e3x3_i_2_V_read;
input  [15:0] matrix_e3x3_i_3_V_dout;
input   matrix_e3x3_i_3_V_empty_n;
output   matrix_e3x3_i_3_V_read;
input  [15:0] matrix_e3x3_i_4_V_dout;
input   matrix_e3x3_i_4_V_empty_n;
output   matrix_e3x3_i_4_V_read;
input  [15:0] matrix_e3x3_i_5_V_dout;
input   matrix_e3x3_i_5_V_empty_n;
output   matrix_e3x3_i_5_V_read;
input  [15:0] matrix_e3x3_i_6_V_dout;
input   matrix_e3x3_i_6_V_empty_n;
output   matrix_e3x3_i_6_V_read;
input  [15:0] matrix_e3x3_i_7_V_dout;
input   matrix_e3x3_i_7_V_empty_n;
output   matrix_e3x3_i_7_V_read;
input  [15:0] matrix_e3x3_i_8_V_dout;
input   matrix_e3x3_i_8_V_empty_n;
output   matrix_e3x3_i_8_V_read;
input  [15:0] matrix_e3x3_i_9_V_dout;
input   matrix_e3x3_i_9_V_empty_n;
output   matrix_e3x3_i_9_V_read;
input  [15:0] matrix_e3x3_i_10_V_dout;
input   matrix_e3x3_i_10_V_empty_n;
output   matrix_e3x3_i_10_V_read;
input  [15:0] matrix_e3x3_i_11_V_dout;
input   matrix_e3x3_i_11_V_empty_n;
output   matrix_e3x3_i_11_V_read;
input  [15:0] matrix_e3x3_i_12_V_dout;
input   matrix_e3x3_i_12_V_empty_n;
output   matrix_e3x3_i_12_V_read;
input  [15:0] matrix_e3x3_i_13_V_dout;
input   matrix_e3x3_i_13_V_empty_n;
output   matrix_e3x3_i_13_V_read;
input  [15:0] matrix_e3x3_i_14_V_dout;
input   matrix_e3x3_i_14_V_empty_n;
output   matrix_e3x3_i_14_V_read;
input  [15:0] matrix_e3x3_i_15_V_dout;
input   matrix_e3x3_i_15_V_empty_n;
output   matrix_e3x3_i_15_V_read;
output  [3:0] line_buffer_0_0_address0;
output   line_buffer_0_0_ce0;
output   line_buffer_0_0_we0;
output  [15:0] line_buffer_0_0_d0;
output  [3:0] line_buffer_0_54_address0;
output   line_buffer_0_54_ce0;
input  [15:0] line_buffer_0_54_q0;
output  [3:0] line_buffer_1_0_address0;
output   line_buffer_1_0_ce0;
output   line_buffer_1_0_we0;
output  [15:0] line_buffer_1_0_d0;
output  [3:0] line_buffer_1_54_address0;
output   line_buffer_1_54_ce0;
input  [15:0] line_buffer_1_54_q0;
output  [3:0] line_buffer_2_0_address0;
output   line_buffer_2_0_ce0;
output   line_buffer_2_0_we0;
output  [15:0] line_buffer_2_0_d0;
output  [3:0] line_buffer_2_54_address0;
output   line_buffer_2_54_ce0;
input  [15:0] line_buffer_2_54_q0;
output  [7:0] window_buffer_address0;
output   window_buffer_ce0;
output   window_buffer_we0;
output  [15:0] window_buffer_d0;
input  [15:0] window_buffer_q0;
output  [7:0] window_buffer_address1;
output   window_buffer_ce1;
output   window_buffer_we1;
output  [15:0] window_buffer_d1;
input  [15:0] window_buffer_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg matrix_e3x3_i_0_V_read;
reg matrix_e3x3_i_1_V_read;
reg matrix_e3x3_i_2_V_read;
reg matrix_e3x3_i_3_V_read;
reg matrix_e3x3_i_4_V_read;
reg matrix_e3x3_i_5_V_read;
reg matrix_e3x3_i_6_V_read;
reg matrix_e3x3_i_7_V_read;
reg matrix_e3x3_i_8_V_read;
reg matrix_e3x3_i_9_V_read;
reg matrix_e3x3_i_10_V_read;
reg matrix_e3x3_i_11_V_read;
reg matrix_e3x3_i_12_V_read;
reg matrix_e3x3_i_13_V_read;
reg matrix_e3x3_i_14_V_read;
reg matrix_e3x3_i_15_V_read;
reg line_buffer_0_0_ce0;
reg line_buffer_0_0_we0;
reg line_buffer_0_54_ce0;
reg line_buffer_1_0_ce0;
reg line_buffer_1_0_we0;
reg line_buffer_1_54_ce0;
reg line_buffer_2_0_ce0;
reg line_buffer_2_0_we0;
reg line_buffer_2_54_ce0;
reg[7:0] window_buffer_address0;
reg window_buffer_ce0;
reg window_buffer_we0;
reg[15:0] window_buffer_d0;
reg[7:0] window_buffer_address1;
reg window_buffer_ce1;
reg window_buffer_we1;
reg[15:0] window_buffer_d1;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [4:0] d_reg_514;
wire   [0:0] exitcond2_fu_564_p2;
reg   [0:0] exitcond2_reg_686;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_159;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_reg_686_pp0_it1;
wire   [4:0] d_1_fu_570_p2;
reg   [4:0] d_1_reg_690;
wire   [63:0] tmp_fu_576_p1;
reg   [63:0] tmp_reg_695;
wire   [4:0] tmp_67_fu_582_p2;
reg   [4:0] tmp_67_reg_704;
reg   [4:0] ap_reg_ppstg_tmp_67_reg_704_pp0_it1;
reg   [7:0] window_buffer_addr_reg_710;
reg   [7:0] window_buffer_addr_10_reg_716;
wire   [3:0] tmp_104_fu_602_p1;
reg   [3:0] tmp_104_reg_732;
wire   [6:0] tmp_70_fu_610_p2;
reg   [6:0] tmp_70_reg_736;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_bdd_198;
reg    ap_sig_bdd_323;
reg   [15:0] line_buffer_1_54_load_reg_741;
reg   [15:0] line_buffer_0_54_load_reg_748;
reg   [15:0] window_buffer_load_reg_835;
reg   [15:0] window_buffer_load_1_reg_840;
reg   [7:0] window_buffer_addr_1_reg_845;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_bdd_390;
reg   [15:0] line_buffer_2_54_load_reg_855;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_bdd_401;
wire   [7:0] tmp_73_fu_668_p2;
reg   [7:0] tmp_73_reg_860;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_6;
reg    ap_sig_bdd_411;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_7;
reg    ap_sig_bdd_424;
reg   [4:0] d_phi_fu_518_p4;
reg   [15:0] ap_reg_phiprechg_tmp_4_reg_526pp0_it0;
wire   [63:0] tmp_67_cast_fu_588_p1;
wire   [63:0] tmp_74_fu_593_p3;
wire   [63:0] tmp_71_cast_fu_616_p1;
wire   [63:0] tmp_69_cast_fu_623_p1;
wire   [63:0] tmp_68_fu_628_p3;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_bdd_473;
wire   [63:0] tmp_69_fu_637_p3;
wire   [63:0] tmp_71_fu_650_p3;
wire   [63:0] tmp_72_fu_659_p3;
wire   [63:0] tmp_75_cast_fu_674_p1;
wire   [63:0] tmp_73_cast_fu_681_p1;
wire   [6:0] tmp_cast1_fu_606_p1;
wire  signed [5:0] tmp_69_cast1_fu_620_p1;
wire   [7:0] tmp_cast_fu_646_p1;
wire  signed [6:0] tmp_73_cast1_fu_678_p1;
reg    ap_sig_cseq_ST_st11_fsm_8;
reg    ap_sig_bdd_596;
reg   [8:0] ap_NS_fsm;
reg    ap_sig_bdd_660;
reg    ap_sig_bdd_382;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond2_fu_564_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7) & ~(exitcond2_reg_686 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_bdd_382) begin
        if ((tmp_104_reg_732 == ap_const_lv4_0)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_0_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_1)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_1_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_2)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_2_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_3)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_3_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_4)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_4_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_5)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_5_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_6)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_6_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_7)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_7_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_8)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_8_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_9)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_9_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_A)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_10_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_B)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_11_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_C)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_12_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_D)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_13_V_dout;
        end else if ((tmp_104_reg_732 == ap_const_lv4_E)) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_14_V_dout;
        end else if (ap_sig_bdd_660) begin
            ap_reg_phiprechg_tmp_4_reg_526pp0_it0 <= matrix_e3x3_i_15_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_686 == ap_const_lv1_0))) begin
        d_reg_514 <= d_1_reg_690;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        d_reg_514 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_exitcond2_reg_686_pp0_it1 <= exitcond2_reg_686;
        ap_reg_ppstg_tmp_67_reg_704_pp0_it1 <= tmp_67_reg_704;
        exitcond2_reg_686 <= exitcond2_fu_564_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        d_1_reg_690 <= d_1_fu_570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        line_buffer_0_54_load_reg_748 <= line_buffer_0_54_q0;
        line_buffer_1_54_load_reg_741 <= line_buffer_1_54_q0;
        tmp_70_reg_736 <= tmp_70_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        line_buffer_2_54_load_reg_855 <= line_buffer_2_54_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond2_fu_564_p2 == ap_const_lv1_0))) begin
        tmp_104_reg_732 <= tmp_104_fu_602_p1;
        tmp_67_reg_704 <= tmp_67_fu_582_p2;
        tmp_reg_695[4 : 0] <= tmp_fu_576_p1[4 : 0];
        window_buffer_addr_10_reg_716[4 : 0] <= tmp_74_fu_593_p3[4 : 0];
        window_buffer_addr_reg_710[4 : 0] <= tmp_67_cast_fu_588_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        tmp_73_reg_860 <= tmp_73_fu_668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        window_buffer_addr_1_reg_845[4 : 0] <= tmp_reg_695[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        window_buffer_load_1_reg_840 <= window_buffer_q1;
        window_buffer_load_reg_835 <= window_buffer_q0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st11_fsm_8) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_8))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st11_fsm_8) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_8)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_159) begin
    if (ap_sig_bdd_159) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_198) begin
    if (ap_sig_bdd_198) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_390) begin
    if (ap_sig_bdd_390) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_401) begin
    if (ap_sig_bdd_401) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_473) begin
    if (ap_sig_bdd_473) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_411) begin
    if (ap_sig_bdd_411) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_424) begin
    if (ap_sig_bdd_424) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_596) begin
    if (ap_sig_bdd_596) begin
        ap_sig_cseq_ST_st11_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_27) begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (d_reg_514 or exitcond2_reg_686 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or d_1_reg_690) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond2_reg_686 == ap_const_lv1_0))) begin
        d_phi_fu_518_p4 = d_1_reg_690;
    end else begin
        d_phi_fu_518_p4 = d_reg_514;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_0_0_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_0_0_ce0 = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_0_0_we0 = ap_const_logic_1;
    end else begin
        line_buffer_0_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        line_buffer_0_54_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_0_54_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_1_0_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_1_0_ce0 = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_1_0_we0 = ap_const_logic_1;
    end else begin
        line_buffer_1_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        line_buffer_1_54_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_1_54_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_2_0_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_2_0_ce0 = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_2_0_we0 = ap_const_logic_1;
    end else begin
        line_buffer_2_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        line_buffer_2_54_ce0 = ap_const_logic_1;
    end else begin
        line_buffer_2_54_ce0 = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_0_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_0_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_A) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_10_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_10_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_B) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_11_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_11_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_C) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_12_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_12_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_D) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_13_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_13_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_E) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_14_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_14_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & ~(tmp_104_reg_732 == ap_const_lv4_E) & ~(tmp_104_reg_732 == ap_const_lv4_D) & ~(tmp_104_reg_732 == ap_const_lv4_C) & ~(tmp_104_reg_732 == ap_const_lv4_B) & ~(tmp_104_reg_732 == ap_const_lv4_A) & ~(tmp_104_reg_732 == ap_const_lv4_9) & ~(tmp_104_reg_732 == ap_const_lv4_8) & ~(tmp_104_reg_732 == ap_const_lv4_7) & ~(tmp_104_reg_732 == ap_const_lv4_6) & ~(tmp_104_reg_732 == ap_const_lv4_5) & ~(tmp_104_reg_732 == ap_const_lv4_4) & ~(tmp_104_reg_732 == ap_const_lv4_3) & ~(tmp_104_reg_732 == ap_const_lv4_2) & ~(tmp_104_reg_732 == ap_const_lv4_1) & ~(tmp_104_reg_732 == ap_const_lv4_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_15_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_15_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_1_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_1_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_2_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_2_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_3) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_3_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_3_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_4) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_4_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_4_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_5) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_5_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_5_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_6) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_6_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_6_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_7) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_7_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_7_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_8) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_8_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_8_V_read = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or tmp_104_reg_732 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_9) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323))) begin
        matrix_e3x3_i_9_V_read = ap_const_logic_1;
    end else begin
        matrix_e3x3_i_9_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or window_buffer_addr_10_reg_716 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or tmp_67_cast_fu_588_p1 or tmp_71_cast_fu_616_p1 or tmp_69_cast_fu_623_p1 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or tmp_69_fu_637_p3 or tmp_72_fu_659_p3 or tmp_73_cast_fu_681_p1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        window_buffer_address0 = tmp_73_cast_fu_681_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        window_buffer_address0 = window_buffer_addr_10_reg_716;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        window_buffer_address0 = tmp_72_fu_659_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5))) begin
        window_buffer_address0 = tmp_69_fu_637_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        window_buffer_address0 = tmp_69_cast_fu_623_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        window_buffer_address0 = tmp_71_cast_fu_616_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        window_buffer_address0 = tmp_67_cast_fu_588_p1;
    end else begin
        window_buffer_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or window_buffer_addr_reg_710 or window_buffer_addr_1_reg_845 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or tmp_74_fu_593_p3 or tmp_68_fu_628_p3 or ap_sig_cseq_ST_pp0_stg4_fsm_5 or tmp_71_fu_650_p3 or tmp_75_cast_fu_674_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) begin
            window_buffer_address1 = tmp_75_cast_fu_674_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) begin
            window_buffer_address1 = tmp_71_fu_650_p3;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
            window_buffer_address1 = tmp_68_fu_628_p3;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            window_buffer_address1 = window_buffer_addr_1_reg_845;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            window_buffer_address1 = window_buffer_addr_reg_710;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            window_buffer_address1 = tmp_74_fu_593_p3;
        end else begin
            window_buffer_address1 = 'bx;
        end
    end else begin
        window_buffer_address1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323)))) begin
        window_buffer_ce0 = ap_const_logic_1;
    end else begin
        window_buffer_ce0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)))) begin
        window_buffer_ce1 = ap_const_logic_1;
    end else begin
        window_buffer_ce1 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or line_buffer_1_54_load_reg_741 or line_buffer_0_54_load_reg_748 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or line_buffer_2_54_load_reg_855 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)))) begin
        window_buffer_d0 = line_buffer_2_54_load_reg_855;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        window_buffer_d0 = line_buffer_0_54_load_reg_748;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)))) begin
        window_buffer_d0 = line_buffer_1_54_load_reg_741;
    end else begin
        window_buffer_d0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or line_buffer_1_54_load_reg_741 or line_buffer_0_54_load_reg_748 or window_buffer_load_reg_835 or window_buffer_load_1_reg_840 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7))) begin
        window_buffer_d1 = window_buffer_load_1_reg_840;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6))) begin
        window_buffer_d1 = line_buffer_1_54_load_reg_741;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4))) begin
        window_buffer_d1 = window_buffer_load_reg_835;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)))) begin
        window_buffer_d1 = line_buffer_0_54_load_reg_748;
    end else begin
        window_buffer_d1 = 'bx;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_exitcond2_reg_686_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323) & (ap_reg_ppstg_exitcond2_reg_686_pp0_it1 == ap_const_lv1_0)))) begin
        window_buffer_we0 = ap_const_logic_1;
    end else begin
        window_buffer_we0 = ap_const_logic_0;
    end
end

always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg2_fsm_3 or ap_sig_cseq_ST_pp0_stg3_fsm_4 or ap_sig_cseq_ST_pp0_stg5_fsm_6 or ap_sig_cseq_ST_pp0_stg6_fsm_7 or ap_sig_cseq_ST_pp0_stg4_fsm_5) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond2_reg_686 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_7)))) begin
        window_buffer_we1 = ap_const_logic_1;
    end else begin
        window_buffer_we1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond2_fu_564_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond2_fu_564_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_8;
            end
        end
        ap_ST_pp0_stg1_fsm_2 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st11_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
        end
        ap_ST_pp0_stg3_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
        end
        ap_ST_pp0_stg4_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_6;
        end
        ap_ST_pp0_stg5_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg6_fsm_7;
        end
        ap_ST_pp0_stg6_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        ap_ST_st11_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_159 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_198 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (matrix_e3x3_i_0_V_empty_n or matrix_e3x3_i_1_V_empty_n or matrix_e3x3_i_2_V_empty_n or matrix_e3x3_i_3_V_empty_n or matrix_e3x3_i_4_V_empty_n or matrix_e3x3_i_5_V_empty_n or matrix_e3x3_i_6_V_empty_n or matrix_e3x3_i_7_V_empty_n or matrix_e3x3_i_8_V_empty_n or matrix_e3x3_i_9_V_empty_n or matrix_e3x3_i_10_V_empty_n or matrix_e3x3_i_11_V_empty_n or matrix_e3x3_i_12_V_empty_n or matrix_e3x3_i_13_V_empty_n or matrix_e3x3_i_14_V_empty_n or matrix_e3x3_i_15_V_empty_n or exitcond2_reg_686 or tmp_104_reg_732) begin
    ap_sig_bdd_323 = (((matrix_e3x3_i_14_V_empty_n == ap_const_logic_0) & (exitcond2_reg_686 == ap_const_lv1_0) & (tmp_104_reg_732 == ap_const_lv4_E)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_13_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_D)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_12_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_C)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_11_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_B)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_10_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_A)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_9_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_9)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_8_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_8)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_7_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_7)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_6_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_6)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_5_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_5)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_4_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_4)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_3_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_3)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_2_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_2)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_1_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_1)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_0_V_empty_n == ap_const_logic_0) & (tmp_104_reg_732 == ap_const_lv4_0)) | ((exitcond2_reg_686 == ap_const_lv1_0) & (matrix_e3x3_i_15_V_empty_n == ap_const_logic_0) & ~(tmp_104_reg_732 == ap_const_lv4_E) & ~(tmp_104_reg_732 == ap_const_lv4_D) & ~(tmp_104_reg_732 == ap_const_lv4_C) & ~(tmp_104_reg_732 == ap_const_lv4_B) & ~(tmp_104_reg_732 == ap_const_lv4_A) & ~(tmp_104_reg_732 == ap_const_lv4_9) & ~(tmp_104_reg_732 == ap_const_lv4_8) & ~(tmp_104_reg_732 == ap_const_lv4_7) & ~(tmp_104_reg_732 == ap_const_lv4_6) & ~(tmp_104_reg_732 == ap_const_lv4_5) & ~(tmp_104_reg_732 == ap_const_lv4_4) & ~(tmp_104_reg_732 == ap_const_lv4_3) & ~(tmp_104_reg_732 == ap_const_lv4_2) & ~(tmp_104_reg_732 == ap_const_lv4_1) & ~(tmp_104_reg_732 == ap_const_lv4_0)));
end


always @ (exitcond2_reg_686 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg1_fsm_2 or ap_sig_bdd_323) begin
    ap_sig_bdd_382 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & (exitcond2_reg_686 == ap_const_lv1_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_323));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_390 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_401 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_411 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_424 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_473 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_596 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (tmp_104_reg_732) begin
    ap_sig_bdd_660 = (~(tmp_104_reg_732 == ap_const_lv4_E) & ~(tmp_104_reg_732 == ap_const_lv4_D) & ~(tmp_104_reg_732 == ap_const_lv4_C) & ~(tmp_104_reg_732 == ap_const_lv4_B) & ~(tmp_104_reg_732 == ap_const_lv4_A) & ~(tmp_104_reg_732 == ap_const_lv4_9) & ~(tmp_104_reg_732 == ap_const_lv4_8) & ~(tmp_104_reg_732 == ap_const_lv4_7) & ~(tmp_104_reg_732 == ap_const_lv4_6) & ~(tmp_104_reg_732 == ap_const_lv4_5) & ~(tmp_104_reg_732 == ap_const_lv4_4) & ~(tmp_104_reg_732 == ap_const_lv4_3) & ~(tmp_104_reg_732 == ap_const_lv4_2) & ~(tmp_104_reg_732 == ap_const_lv4_1) & ~(tmp_104_reg_732 == ap_const_lv4_0));
end

assign d_1_fu_570_p2 = (d_phi_fu_518_p4 + ap_const_lv5_1);

assign exitcond2_fu_564_p2 = (d_phi_fu_518_p4 == ap_const_lv5_10? 1'b1: 1'b0);

assign line_buffer_0_0_address0 = tmp_reg_695;

assign line_buffer_0_0_d0 = ap_reg_phiprechg_tmp_4_reg_526pp0_it0;

assign line_buffer_0_54_address0 = tmp_fu_576_p1;

assign line_buffer_1_0_address0 = tmp_reg_695;

assign line_buffer_1_0_d0 = line_buffer_0_54_load_reg_748;

assign line_buffer_1_54_address0 = tmp_fu_576_p1;

assign line_buffer_2_0_address0 = tmp_reg_695;

assign line_buffer_2_0_d0 = line_buffer_1_54_load_reg_741;

assign line_buffer_2_54_address0 = tmp_reg_695;

assign tmp_104_fu_602_p1 = d_phi_fu_518_p4[3:0];

assign tmp_67_cast_fu_588_p1 = tmp_67_fu_582_p2;

assign tmp_67_fu_582_p2 = (d_phi_fu_518_p4 ^ ap_const_lv5_10);

assign tmp_68_fu_628_p3 = {{ap_const_lv59_1}, {d_reg_514}};

assign tmp_69_cast1_fu_620_p1 = $signed(tmp_67_reg_704);

assign tmp_69_cast_fu_623_p1 = $unsigned(tmp_69_cast1_fu_620_p1);

assign tmp_69_fu_637_p3 = {{ap_const_lv59_2}, {d_reg_514}};

assign tmp_70_fu_610_p2 = ($signed(ap_const_lv7_50) + $signed(tmp_cast1_fu_606_p1));

assign tmp_71_cast_fu_616_p1 = tmp_70_reg_736;

assign tmp_71_fu_650_p3 = {{ap_const_lv59_3}, {d_reg_514}};

assign tmp_72_fu_659_p3 = {{ap_const_lv59_4}, {d_reg_514}};

assign tmp_73_cast1_fu_678_p1 = $signed(ap_reg_ppstg_tmp_67_reg_704_pp0_it1);

assign tmp_73_cast_fu_681_p1 = $unsigned(tmp_73_cast1_fu_678_p1);

assign tmp_73_fu_668_p2 = ($signed(ap_const_lv8_90) + $signed(tmp_cast_fu_646_p1));

assign tmp_74_fu_593_p3 = {{ap_const_lv59_5}, {d_phi_fu_518_p4}};

assign tmp_75_cast_fu_674_p1 = tmp_73_reg_860;

assign tmp_cast1_fu_606_p1 = d_reg_514;

assign tmp_cast_fu_646_p1 = d_reg_514;

assign tmp_fu_576_p1 = d_phi_fu_518_p4;
always @ (posedge ap_clk) begin
    tmp_reg_695[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    window_buffer_addr_reg_710[7:5] <= 3'b000;
    window_buffer_addr_10_reg_716[7:5] <= 3'b101;
    window_buffer_addr_1_reg_845[7:5] <= 3'b000;
end



endmodule //fire2_fill_buffer

