{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607088114548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607088114548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 16:21:54 2020 " "Processing started: Fri Dec 04 16:21:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607088114548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088114548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsp -c dsp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088114548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607088115217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "majorityfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file majorityfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXMajority3Filter " "Found entity 1: RXMajority3Filter" {  } { { "majorityFilter.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/majorityFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_signed.v 1 1 " "Found 1 design units, including 1 entities, in source file to_signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_signed " "Found entity 1: to_signed" {  } { { "to_signed.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_module.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Protocol " "Found entity 1: I2C_Protocol" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_16_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_16_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_1024 " "Found entity 1: FIFO_16_1024" {  } { { "FIFO_16_1024.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/FIFO_16_1024.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_main.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "uart_main.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial.v 1 1 " "Found 1 design units, including 1 entities, in source file serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "serial.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/serial.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2s.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crossdomain.v 1 1 " "Found 1 design units, including 1 entities, in source file crossdomain.v" { { "Info" "ISGN_ENTITY_NAME" "1 crossdomain_signal " "Found entity 1: crossdomain_signal" {  } { { "crossdomain.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/crossdomain.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dsp " "Found entity 1: dsp" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file codec_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 codec_fifo " "Found entity 1: codec_fifo" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "uart_tx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_out " "Found entity 1: fifo_out" {  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_unsigned.v 1 1 " "Found 1 design units, including 1 entities, in source file to_unsigned.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_unsigned " "Found entity 1: to_unsigned" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adcda_s i2s.v(84) " "Verilog HDL Implicit Net warning at i2s.v(84): created implicit net for \"adcda_s\"" {  } { { "i2s.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2s.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsp " "Elaborating entity \"dsp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607088122474 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clk_50 " "Pin \"clk_50\" not connected" {  } { { "dsp.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1392 448 616 1408 "clk_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1607088122482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:inst4 " "Elaborating entity \"cnt\" for hierarchy \"cnt:inst4\"" {  } { { "dsp.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 344 1568 1712 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt:inst4\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088122587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088122587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088122587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 30 " "Parameter \"lpm_width\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088122587 ""}  } { { "cnt.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/cnt.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088122587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqh " "Found entity 1: cntr_pqh" {  } { { "db/cntr_pqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_pqh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088122632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088122632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pqh cnt:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_pqh:auto_generated " "Elaborating entity \"cntr_pqh\" for hierarchy \"cnt:inst4\|lpm_counter:LPM_COUNTER_component\|cntr_pqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:inst3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:inst3\"" {  } { { "dsp.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1352 1072 1256 1432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c.v(55) " "Verilog HDL assignment warning at i2c.v(55): truncated value with size 32 to match size of target (16)" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122649 "|dsp|I2C_AV_Config:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(106) " "Verilog HDL assignment warning at i2c.v(106): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122650 "|dsp|I2C_AV_Config:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:inst3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:inst3\|I2C_Controller:u0\"" {  } { { "i2c.v" "u0" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(78) " "Verilog HDL assignment warning at i2c_controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122672 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_controller.v(77) " "Verilog HDL assignment warning at i2c_controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122672 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_controller.v(90) " "Verilog HDL assignment warning at i2c_controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c_controller.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122672 "|dsp|I2C_AV_Config:inst3|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_fifo codec_fifo:inst5 " "Elaborating entity \"codec_fifo\" for hierarchy \"codec_fifo:inst5\"" {  } { { "dsp.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 848 1576 1920 1024 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codec_fifo.v(90) " "Verilog HDL assignment warning at codec_fifo.v(90): truncated value with size 32 to match size of target (4)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122691 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 codec_fifo.v(113) " "Verilog HDL assignment warning at codec_fifo.v(113): truncated value with size 32 to match size of target (9)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122691 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 codec_fifo.v(123) " "Verilog HDL assignment warning at codec_fifo.v(123): truncated value with size 32 to match size of target (8)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122692 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codec_fifo.v(175) " "Verilog HDL assignment warning at codec_fifo.v(175): truncated value with size 32 to match size of target (4)" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088122693 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFULL codec_fifo.v(39) " "Output port \"oFULL\" at codec_fifo.v(39) has no driver" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607088122693 "|dsp|codec_fifo:inst5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oEMPTY codec_fifo.v(40) " "Output port \"oEMPTY\" at codec_fifo.v(40) has no driver" {  } { { "codec_fifo.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/codec_fifo.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607088122693 "|dsp|codec_fifo:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_out fifo_out:inst1 " "Elaborating entity \"fifo_out\" for hierarchy \"fifo_out:inst1\"" {  } { { "dsp.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1200 2240 2416 1408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088122720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo_out:inst1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo_out.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_out:inst1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo_out:inst1\|dcfifo:dcfifo_component\"" {  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_out:inst1\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo_out:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123040 ""}  } { { "fifo_out.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo_out.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088123040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_d4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_d4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_d4h1 " "Found entity 1: dcfifo_d4h1" {  } { { "db/dcfifo_d4h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_d4h1 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated " "Elaborating entity \"dcfifo_d4h1\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_d4h1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_d4h1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c41 " "Found entity 1: altsyncram_0c41" {  } { { "db/altsyncram_0c41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_0c41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c41 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram " "Elaborating entity \"altsyncram_0c41\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|altsyncram_0c41:fifo_ram\"" {  } { { "db/dcfifo_d4h1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\"" {  } { { "db/dcfifo_d4h1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe12 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\"" {  } { { "db/dcfifo_d4h1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe15 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_k9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e66 " "Found entity 1: cmpr_e66" {  } { { "db/cmpr_e66.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_e66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e66 fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|cmpr_e66:rdempty_eq_comp " "Elaborating entity \"cmpr_e66\" for hierarchy \"fifo_out:inst1\|dcfifo:dcfifo_component\|dcfifo_d4h1:auto_generated\|cmpr_e66:rdempty_eq_comp\"" {  } { { "db/dcfifo_d4h1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_d4h1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_unsigned to_unsigned:inst16 " "Elaborating entity \"to_unsigned\" for hierarchy \"to_unsigned:inst16\"" {  } { { "dsp.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1848 1488 1688 1960 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trunc_data to_unsigned.v(8) " "Verilog HDL or VHDL warning at to_unsigned.v(8): object \"trunc_data\" assigned a value but never read" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607088123499 "|dsp|to_unsigned:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 to_unsigned.v(10) " "Verilog HDL assignment warning at to_unsigned.v(10): truncated value with size 18 to match size of target (16)" {  } { { "to_unsigned.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/to_unsigned.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088123499 "|dsp|to_unsigned:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:inst2 " "Elaborating entity \"pll1\" for hierarchy \"pll1:inst2\"" {  } { { "dsp.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 880 872 1240 1072 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll1:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll1:inst2\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll1:inst2\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll1:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 92 " "Parameter \"clk0_multiply_by\" = \"92\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088123597 ""}  } { { "pll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/pll1.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088123597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll1 " "Found entity 1: pll1_altpll1" {  } { { "db/pll1_altpll1.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/pll1_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088123644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088123644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll1 pll1:inst2\|altpll:altpll_component\|pll1_altpll1:auto_generated " "Elaborating entity \"pll1_altpll1\" for hierarchy \"pll1:inst2\|altpll:altpll_component\|pll1_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst7 " "Elaborating entity \"UART\" for hierarchy \"UART:inst7\"" {  } { { "dsp.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 376 2040 2264 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:inst7\|UART_TX:uart_tx " "Elaborating entity \"UART_TX\" for hierarchy \"UART:inst7\|UART_TX:uart_tx\"" {  } { { "uart.v" "uart_tx" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(34) " "Verilog HDL assignment warning at uart_tx.v(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_tx.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088123682 "|dsp|UART:inst7|UART_TX:uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:inst7\|UART_RX:uart_rx " "Elaborating entity \"UART_RX\" for hierarchy \"UART:inst7\|UART_RX:uart_rx\"" {  } { { "uart.v" "uart_rx" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(37) " "Verilog HDL assignment warning at uart_rx.v(37): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088123699 "|dsp|UART:inst7|UART_RX:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(41) " "Verilog HDL assignment warning at uart_rx.v(41): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088123699 "|dsp|UART:inst7|UART_RX:uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXMajority3Filter UART:inst7\|UART_RX:uart_rx\|RXMajority3Filter:rxFilter " "Elaborating entity \"RXMajority3Filter\" for hierarchy \"UART:inst7\|UART_RX:uart_rx\|RXMajority3Filter:rxFilter\"" {  } { { "uart_rx.v" "rxFilter" { Text "C:/intelFPGA_lite/18.0/git/dsp/uart_rx.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:inst " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:inst\"" {  } { { "dsp.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 832 2232 2408 1040 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088123732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:inst\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607088124022 ""}  } { { "fifo2.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/fifo2.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607088124022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r8g1 " "Found entity 1: dcfifo_r8g1" {  } { { "db/dcfifo_r8g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r8g1 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated " "Elaborating entity \"dcfifo_r8g1\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_r8g1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k5c " "Found entity 1: a_graycounter_k5c" {  } { { "db/a_graycounter_k5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/a_graycounter_k5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k5c fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_k5c:wrptr_g1p " "Elaborating entity \"a_graycounter_k5c\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|a_graycounter_k5c:wrptr_g1p\"" {  } { { "db/dcfifo_r8g1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sb41 " "Found entity 1: altsyncram_sb41" {  } { { "db/altsyncram_sb41.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_sb41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sb41 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|altsyncram_sb41:fifo_ram " "Elaborating entity \"altsyncram_sb41\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|altsyncram_sb41:fifo_ram\"" {  } { { "db/dcfifo_r8g1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_r8g1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_e9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_r8g1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe15\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe15" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_c66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088124451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"fifo2:inst\|dcfifo:dcfifo_component\|dcfifo_r8g1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_r8g1.tdf" "rdempty_eq_comp" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/dcfifo_r8g1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config i2c_config:inst11 " "Elaborating entity \"i2c_config\" for hierarchy \"i2c_config:inst11\"" {  } { { "dsp.bdf" "inst11" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1496 1080 1280 1608 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124465 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_enable i2c_config.v(17) " "Verilog HDL or VHDL warning at i2c_config.v(17): object \"read_enable\" assigned a value but never read" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607088124466 "|dsp|i2c_config:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_config.v(78) " "Verilog HDL assignment warning at i2c_config.v(78): truncated value with size 32 to match size of target (4)" {  } { { "i2c_config.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088124467 "|dsp|i2c_config:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Protocol i2c_config:inst11\|I2C_Protocol:I2C " "Elaborating entity \"I2C_Protocol\" for hierarchy \"i2c_config:inst11\|I2C_Protocol:I2C\"" {  } { { "i2c_config.v" "I2C" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_config.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_module.v(36) " "Verilog HDL assignment warning at i2c_module.v(36): truncated value with size 32 to match size of target (14)" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088124482 "|dsp|i2c_config:inst11|I2C_Protocol:I2C"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 i2c_module.v(50) " "Verilog HDL assignment warning at i2c_module.v(50): truncated value with size 32 to match size of target (5)" {  } { { "i2c_module.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/i2c_module.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607088124482 "|dsp|i2c_config:inst11|I2C_Protocol:I2C"}
{ "Warning" "WSGN_SEARCH_FILE" "lowpass.v 1 1 " "Using design file lowpass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lowpass " "Found entity 1: lowpass" {  } { { "lowpass.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/lowpass.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088124520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607088124520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowpass lowpass:inst13 " "Elaborating entity \"lowpass\" for hierarchy \"lowpass:inst13\"" {  } { { "dsp.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1744 2624 2840 1856 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_signed to_signed:inst6 " "Elaborating entity \"to_signed\" for hierarchy \"to_signed:inst6\"" {  } { { "dsp.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1664 1480 1680 1776 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088124665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f24 " "Found entity 1: altsyncram_7f24" {  } { { "db/altsyncram_7f24.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/altsyncram_7f24.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088126873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088126873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088126984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088126984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9pb " "Found entity 1: mux_9pb" {  } { { "db/mux_9pb.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/mux_9pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/mux_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6hi " "Found entity 1: cntr_6hi" {  } { { "db/cntr_6hi.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_6hi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_bbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088127950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088127950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088128010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088128010 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607088128594 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607088128727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.04.16:22:11 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl " "2020.12.04.16:22:11 Progress: Loading slde1f31ec1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088131728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088133469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088133565 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135103 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135653 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088135653 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607088136402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1f31ec1/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136908 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.0/git/dsp/db/ip/slde1f31ec1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607088136980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088136980 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[33\] " "Node \"from_filter\[33\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[33\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[32\] " "Node \"from_filter\[32\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[32\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[31\] " "Node \"from_filter\[31\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[31\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[30\] " "Node \"from_filter\[30\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[30\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[29\] " "Node \"from_filter\[29\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[29\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[28\] " "Node \"from_filter\[28\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[28\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[27\] " "Node \"from_filter\[27\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[27\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[26\] " "Node \"from_filter\[26\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[26\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[25\] " "Node \"from_filter\[25\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[25\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[24\] " "Node \"from_filter\[24\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[24\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[23\] " "Node \"from_filter\[23\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[23\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137973 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[22\] " "Node \"from_filter\[22\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[22\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[21\] " "Node \"from_filter\[21\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[21\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[20\] " "Node \"from_filter\[20\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[20\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[19\] " "Node \"from_filter\[19\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[19\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[18\] " "Node \"from_filter\[18\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[18\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[17\] " "Node \"from_filter\[17\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[17\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[16\] " "Node \"from_filter\[16\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[16\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[15\] " "Node \"from_filter\[15\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[15\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[14\] " "Node \"from_filter\[14\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[14\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[13\] " "Node \"from_filter\[13\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[13\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[12\] " "Node \"from_filter\[12\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[12\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[11\] " "Node \"from_filter\[11\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[11\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[10\] " "Node \"from_filter\[10\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[10\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[9\] " "Node \"from_filter\[9\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[9\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[8\] " "Node \"from_filter\[8\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[8\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[7\] " "Node \"from_filter\[7\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[7\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[6\] " "Node \"from_filter\[6\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[6\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[5\] " "Node \"from_filter\[5\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[5\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[4\] " "Node \"from_filter\[4\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[4\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[3\] " "Node \"from_filter\[3\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[3\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[2\] " "Node \"from_filter\[2\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[2\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[1\] " "Node \"from_filter\[1\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[1\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "from_filter\[0\] " "Node \"from_filter\[0\]\" is missing source" {  } { { "dsp.bdf" "from_filter\[0\]" { Schematic "C:/intelFPGA_lite/18.0/git/dsp/dsp.bdf" { { 1880 1344 1488 1912 "from_filter\[33..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1607088137974 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607088137975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 34 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 34 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607088139361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 16:22:19 2020 " "Processing ended: Fri Dec 04 16:22:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607088139361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607088139361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607088139361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088139361 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 36 s 24 s " "Quartus Prime Full Compilation was unsuccessful. 36 errors, 24 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607088140043 ""}
