{:input (genetic.crossover/dumb-crossover 1804577788 (genetic.mutation/change-names-remove-clause 411267801 (genetic.mutation/change-names-remove-clause 878057079 (genetic.mutation/change-constant-value 1815323314 (genetic.mutation/change-names-remove-clause 659658994 (genetic.mutation/change-names-remove-clause 1414398409 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))))) (genetic.mutation/change-constant-value 1360364258 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire11_:missing , wire12_43, wire13_45, \\wire:missing_41_47_15_35_53_37 , wire16_42, wire19_42, wire20_42, wire22_52);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input wire12_43;\n  wire wire12_43;\n  input wire13_45;\n  wire wire13_45;\n  output wire16_42;\n  wire wire16_42;\n  output wire19_42;\n  wire wire19_42;\n  output wire20_42;\n  wire wire20_42;\n  output wire22_52;\n  wire wire22_52;\n  wire wire24_42;\n  wire \\wire24_:missing ;\n  wire wire25_42;\n  wire wire25_48;\n  wire \\wire25_:missing ;\n  wire wire26_42;\n  wire wire26_50;\n  wire wire27_42;\n  wire wire27_54;\n  wire wire28_42;\n  wire \\wire28_:missing ;\n  wire \\wire29_:missing ;\n  wire wire30_32;\n  wire wire30_36;\n  wire wire30_38;\n  wire wire30_39;\n  wire wire30_40;\n  wire wire30_42;\n  wire wire30_43;\n  wire wire30_46;\n  wire wire30_50;\n  wire wire30_51;\n  wire wire30_56;\n  wire \\wire30_8_:missing_9 ;\n  wire wire31_42;\n  wire wire31_44;\n  wire wire31_45;\n  wire wire32_33;\n  wire \\wire36_:missing ;\n  wire \\wire39_:missing ;\n  wire \\wire46_:missing ;\n  wire wire51_52;\n  wire wire9_3;\n  wire \\wire:missing_3 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  input \\wire:missing_41_47_15_35_53_37 ;\n  wire \\wire:missing_41_47_15_35_53_37 ;\n  wire \\wire:missing_53 ;\n  wire \\wire:missing_55 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_3  = 2'hx >> wire9_3;\n  assign \\wire30_8_:missing_9  = 4'h8 >> { wire30_42, wire30_43 };\n  assign wire31_44 = 4'h8 >> { wire31_42, wire31_45 };\n  assign \\wire:missing_edge  = 4'hx >> { \\wire30_8_:missing_9 , \\wire:missing_edge  };\n  assign wire9_3 = 4'h2 >> { \\wire30_8_:missing_9 , \\wire:missing_edge  };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , wire24_42 };\n  assign \\wire25_:missing  = 4'h8 >> { wire25_42, wire25_48 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire26_42, wire26_50 };\n  assign wire27_54 = 4'h8 >> { wire27_42, \\wire:missing_edge  };\n  assign \\wire28_:missing  = 4'h8 >> { wire28_42, \\wire:missing_edge  };\n  assign \\wire29_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire30_56;\n  assign \\wire:missing_55  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire27_54;\n  assign \\wire:missing_53  = \\wire:missing_41_47_15_35_53_37 ;\n  assign wire22_52 = wire51_52;\n  assign wire51_52 = wire30_51;\n  assign wire26_50 = wire30_50;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire25_48 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_41_47_15_35_53_37 ;\n  assign \\wire46_:missing  = wire30_46;\n  assign wire31_45 = wire13_45;\n  assign \\wire:missing_edge  = wire31_44;\n  assign wire30_43 = wire12_43;\n  assign wire16_42 = wire30_42;\n  assign \\wire:missing_41  = \\wire:missing_41_47_15_35_53_37 ;\n  assign \\wire:missing_40  = wire30_40;\n  assign \\wire39_:missing  = wire30_39;\n  assign \\wire:missing_edge  = wire30_38;\n  assign \\wire:missing_37  = \\wire:missing_41_47_15_35_53_37 ;\n  assign \\wire36_:missing  = wire30_36;\n  assign \\wire:missing_edge  = \\wire:missing_41_47_15_35_53_37 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_33  = wire32_33;\n  assign wire32_33 = wire30_32;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire11_:missing , wire12_43, wire13_45, \\wire:missing_41_47_15_35_53_37 , wire16_42, wire19_42, wire20_42, wire22_52);\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:7.9-7.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:9.9-9.18\" *)\n  input wire12_43;\n  wire wire12_43;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:11.9-11.18\" *)\n  input wire13_45;\n  wire wire13_45;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:13.10-13.19\" *)\n  output wire16_42;\n  wire wire16_42;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:15.10-15.19\" *)\n  output wire19_42;\n  wire wire19_42;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:17.10-17.19\" *)\n  output wire20_42;\n  wire wire20_42;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:19.10-19.19\" *)\n  output wire22_52;\n  wire wire22_52;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:24.8-24.17\" *)\n  wire wire25_48;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:29.8-29.17\" *)\n  wire wire27_54;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:32.8-32.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:35.8-35.17\" *)\n  wire wire30_38;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:38.8-38.17\" *)\n  wire wire30_42;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:39.8-39.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire30_43;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:42.8-42.17\" *)\n  wire wire30_51;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:43.8-43.17\" *)\n  wire wire30_56;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:46.8-46.17\" *)\n  wire wire31_44;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:47.8-47.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire31_45;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:52.8-52.17\" *)\n  wire wire51_52;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:56.8-56.24\" *)\n  wire \\wire:missing_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:58.8-58.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:59.9-59.40\" *)\n  input \\wire:missing_41_47_15_35_53_37 ;\n  wire \\wire:missing_41_47_15_35_53_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:61.8-61.24\" *)\n  wire \\wire:missing_53 ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:62.8-62.24\" *)\n  wire \\wire:missing_55 ;\n  (* src = \"/tmp/fuzzmount745B5940/9EDEDFB8.v:63.9-63.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire16_42 = 1'hx;\n  assign wire19_42 = 1'hx;\n  assign wire20_42 = 1'hx;\n  assign wire22_52 = 1'hx;\n  assign wire25_48 = 1'h0;\n  assign wire27_54 = 1'h0;\n  assign \\wire29_:missing  = 1'h0;\n  assign wire30_38 = 1'h0;\n  assign wire30_42 = 1'hx;\n  assign wire30_43 = wire12_43;\n  assign wire30_51 = 1'hx;\n  assign wire30_56 = 1'h0;\n  assign wire31_44 = 1'h0;\n  assign wire31_45 = wire13_45;\n  assign wire51_52 = 1'hx;\n  assign \\wire:missing_37  = 1'h0;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_41_47_15_35_53_37  = 1'h0;\n  assign \\wire:missing_53  = 1'h0;\n  assign \\wire:missing_55  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  0:06:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn/src/top.v'.\nSBY  0:06:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] Copy '/tmp/fuzzmount745B5940/9EDEDFB8.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn/src/9EDEDFB8.v'.\nSBY  0:06:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] Copy '/tmp/fuzzmount745B5940/9EDEDFB8.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn/src/9EDEDFB8.post.v'.\nSBY  0:06:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: abc pdr\nSBY  0:06:30 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: /tmp/fuzzmount745B5940/top.v:28: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:73$66_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:73$66.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:72$65_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:72$65.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:68$61_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:68$61.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:67$60_Y [0] between cell $shr$/tmp/fuzzmount745B5940/9EDEDFB8.v:67$60.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire presynth.\\wire22_52 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire presynth.\\wire20_42 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire presynth.\\wire19_42 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire presynth.\\wire16_42 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:06:32 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:06:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] base: finished (returncode=0)\nSBY  0:06:33 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire presynth.\\wire22_52 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire presynth.\\wire20_42 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire presynth.\\wire19_42 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire presynth.\\wire16_42 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_post_3 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_pre_3 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:06:35 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] aig: finished (returncode=0)\nSBY  0:06:36 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: Warning: The network has no constraints.\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: finished (returncode=0)\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] engine_0: Status returned by engine: FAIL\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn'.\nSBY  0:06:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpbqa4wphn] DONE (FAIL, rc=2)\n", :err ""}}}