

================================================================
== Vivado HLS Report for 'geva_1'
================================================================
* Date:           Fri Nov 25 11:49:27 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LSTM
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.730 us | 0.730 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- i_loop  |       71|       71|        10|          2|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     23|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     205|    390|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     419|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     624|    623|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |LSTM_Top_fadd_32nbkb_U10  |LSTM_Top_fadd_32nbkb  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln105_fu_132_p2  |     +    |      0|  0|  15|           2|           7|
    |or_ln105_fu_120_p2   |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  23|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_90_p4  |   9|          2|    7|         14|
    |grp_fu_98_p0                   |  15|          3|   32|         96|
    |grp_fu_98_p1                   |  15|          3|   32|         96|
    |i_0_0_reg_86                   |   9|          2|    7|         14|
    |res_address0                   |  15|          3|    6|         18|
    |res_address1                   |  15|          3|    6|         18|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 114|         23|   92|        263|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_1_reg_172         |  32|   0|   32|          0|
    |a_load_reg_162           |  32|   0|   32|          0|
    |add_ln105_reg_182        |   7|   0|    7|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |i_0_0_reg_86             |   7|   0|    7|          0|
    |res_addr_3_reg_157       |   5|   0|    6|          1|
    |res_addr_reg_147         |   6|   0|    6|          0|
    |res_load_1_reg_177       |  32|   0|   32|          0|
    |res_load_reg_167         |  32|   0|   32|          0|
    |tmp8_reg_187             |  32|   0|   32|          0|
    |tmp_1_reg_192            |  32|   0|   32|          0|
    |tmp_2_reg_138            |   1|   0|    1|          0|
    |res_addr_3_reg_157       |  64|  32|    6|          1|
    |res_addr_reg_147         |  64|  32|    6|          0|
    |tmp_2_reg_138            |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 419|  96|  241|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    geva.1    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    geva.1    | return value |
|res_address0  | out |    6|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   32|  ap_memory |      res     |     array    |
|res_q0        |  in |   32|  ap_memory |      res     |     array    |
|res_address1  | out |    6|  ap_memory |      res     |     array    |
|res_ce1       | out |    1|  ap_memory |      res     |     array    |
|res_we1       | out |    1|  ap_memory |      res     |     array    |
|res_d1        | out |   32|  ap_memory |      res     |     array    |
|res_q1        |  in |   32|  ap_memory |      res     |     array    |
|a_address0    | out |    6|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|a_address1    | out |    6|  ap_memory |       a      |     array    |
|a_ce1         | out |    1|  ap_memory |       a      |     array    |
|a_q1          |  in |   32|  ap_memory |       a      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

