{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699850737610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699850737610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:45:37 2023 " "Processing started: Mon Nov 13 01:45:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699850737610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850737610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850737610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699850737946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_semana_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_semana_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_semana_1-comportamental " "Found design unit 1: circuito_semana_1-comportamental" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744094 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_semana_1 " "Found entity 1: circuito_semana_1" {  } { { "circuito_semana_1.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744095 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-comportamental " "Found design unit 1: contador_m-comportamental" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744096 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataflow-comportamental " "Found design unit 1: dataflow-comportamental" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744098 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataflow " "Found entity 1: dataflow" {  } { { "dataflow.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busca_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busca_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busca_buracos-estrutural " "Found design unit 1: busca_buracos-estrutural" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744099 ""} { "Info" "ISGN_ENTITY_NAME" "1 busca_buracos " "Found entity 1: busca_buracos" {  } { { "busca_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/busca_buracos.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_custom-comportamental " "Found design unit 1: contador_custom-comportamental" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744101 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_custom " "Found entity 1: contador_custom" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-comportamental " "Found design unit 1: unidade_controle-comportamental" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744102 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/unidade_controle.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos-comportamental " "Found design unit 1: gera_buracos-comportamental" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744104 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos " "Found entity 1: gera_buracos" {  } { { "gera_buracos.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_df-comportamental " "Found design unit 1: gera_buracos_df-comportamental" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744105 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_df " "Found entity 1: gera_buracos_df" {  } { { "gera_buracos_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_buracos_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gera_buracos_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gera_buracos_uc-comportamental " "Found design unit 1: gera_buracos_uc-comportamental" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744107 ""} { "Info" "ISGN_ENTITY_NAME" "1 gera_buracos_uc " "Found entity 1: gera_buracos_uc" {  } { { "gera_buracos_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_uc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744108 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/registrador_n.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file move_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 move_buraco-comportamental " "Found design unit 1: move_buraco-comportamental" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744109 ""} { "Info" "ISGN_ENTITY_NAME" "1 move_buraco " "Found entity 1: move_buraco" {  } { { "move_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/move_buraco.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_wrapper-comportamental " "Found design unit 1: circuito_wrapper-comportamental" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744111 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_wrapper " "Found entity 1: circuito_wrapper" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_df.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_df.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_df-comportamental " "Found design unit 1: wrapper_df-comportamental" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744112 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_df " "Found entity 1: wrapper_df" {  } { { "wrapper_df.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_3000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_inicializacao-comportamental " "Found design unit 1: contador_inicializacao-comportamental" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744113 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_inicializacao " "Found entity 1: contador_inicializacao" {  } { { "contador_3000.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_3000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper_uc-comportamental " "Found design unit 1: wrapper_uc-comportamental" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744115 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper_uc " "Found entity 1: wrapper_uc" {  } { { "wrapper_uc.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_dificuldade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_dificuldade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_dificuldade-comportamental " "Found design unit 1: contador_dificuldade-comportamental" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744116 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_dificuldade " "Found entity 1: contador_dificuldade" {  } { { "contador_dificuldade.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_dificuldade.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-comportamental " "Found design unit 1: clock_div-comportamental" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744117 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/clock_div.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_pwm_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_pwm_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_pwm_generic-rtl " "Found design unit 1: circuito_pwm_generic-rtl" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744119 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm_generic " "Found entity 1: circuito_pwm_generic" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_buraco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_buraco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_buraco-behavioral " "Found design unit 1: controle_buraco-behavioral" {  } { { "controle_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744121 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_buraco " "Found entity 1: controle_buraco" {  } { { "controle_buraco.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_wrapper " "Elaborating entity \"circuito_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699850744149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_df wrapper_df:df " "Elaborating entity \"wrapper_df\" for hierarchy \"wrapper_df:df\"" {  } { { "circuito_wrapper.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_inicializacao wrapper_df:df\|contador_inicializacao:contagem_regressiva " "Elaborating entity \"contador_inicializacao\" for hierarchy \"wrapper_df:df\|contador_inicializacao:contagem_regressiva\"" {  } { { "wrapper_df.vhd" "contagem_regressiva" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_semana_1 wrapper_df:df\|circuito_semana_1:circuito_principal " "Elaborating entity \"circuito_semana_1\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\"" {  } { { "wrapper_df.vhd" "circuito_principal" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado " "Elaborating entity \"hexa7seg\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|hexa7seg:HEX_Estado\"" {  } { { "circuito_semana_1.vhd" "HEX_Estado" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataflow wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF " "Elaborating entity \"dataflow\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\"" {  } { { "circuito_semana_1.vhd" "DF" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_m_n.vhd 2 1 " "Using design file contador_m_n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m_n-comportamental " "Found design unit 1: contador_m_n-comportamental" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744163 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m_n " "Found entity 1: contador_m_n" {  } { { "contador_m_n.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_m_n.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699850744163 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1699850744163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO " "Elaborating entity \"contador_m_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m_n:CONTA_TEMPO\"" {  } { { "dataflow.vhd" "CONTA_TEMPO" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\"" {  } { { "dataflow.vhd" "TICK_GENERATOR" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\"" {  } { { "dataflow.vhd" "CONTA_AGUA" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744166 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(43) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744166 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(43) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744166 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(43) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744166 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(43) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(43) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[5\] contador_custom.vhd(43) " "Inferred latch for \"M\[5\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[6\] contador_custom.vhd(43) " "Inferred latch for \"M\[6\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[7\] contador_custom.vhd(43) " "Inferred latch for \"M\[7\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[8\] contador_custom.vhd(43) " "Inferred latch for \"M\[8\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 "|circuito_wrapper|wrapper_df:df|circuito_semana_1:circuito_principal|dataflow:DF|contador_custom:CONTA_AGUA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busca_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS " "Elaborating entity \"busca_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|busca_buracos:BUSCA_FUROS\"" {  } { { "dataflow.vhd" "BUSCA_FUROS" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador " "Elaborating entity \"gera_buracos\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\"" {  } { { "dataflow.vhd" "gerador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/dataflow.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_df wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df " "Elaborating entity \"gera_buracos_df\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\"" {  } { { "gera_buracos.vhd" "df" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|registrador_n:registrador\"" {  } { { "gera_buracos_df.vhd" "registrador" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_dificuldade wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco " "Elaborating entity \"contador_dificuldade\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_dificuldade:conta_buraco\"" {  } { { "gera_buracos_df.vhd" "conta_buraco" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_1\"" {  } { { "gera_buracos_df.vhd" "contador_1" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2 " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|contador_m:contador_2\"" {  } { { "gera_buracos_df.vhd" "contador_2" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_buraco wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor " "Elaborating entity \"move_buraco\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_df:df\|move_buraco:movedor\"" {  } { { "gera_buracos_df.vhd" "movedor" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos_df.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_buracos_uc wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc " "Elaborating entity \"gera_buracos_uc\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|gera_buracos:gerador\|gera_buracos_uc:uc\"" {  } { { "gera_buracos.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/gera_buracos.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"wrapper_df:df\|circuito_semana_1:circuito_principal\|unidade_controle:UC\"" {  } { { "circuito_semana_1.vhd" "UC" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_semana_1.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_buraco wrapper_df:df\|controle_buraco:controle_buraco_pwm " "Elaborating entity \"controle_buraco\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\"" {  } { { "wrapper_df.vhd" "controle_buraco_pwm" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/wrapper_df.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator " "Elaborating entity \"contador_m\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_m:tick_generator\"" {  } { { "controle_buraco.vhd" "tick_generator" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_custom wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0 " "Elaborating entity \"contador_custom\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\"" {  } { { "controle_buraco.vhd" "contador_0" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744179 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[0\] contador_custom.vhd(43) " "Inferred latch for \"M\[0\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744179 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[1\] contador_custom.vhd(43) " "Inferred latch for \"M\[1\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744180 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[2\] contador_custom.vhd(43) " "Inferred latch for \"M\[2\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744180 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[3\] contador_custom.vhd(43) " "Inferred latch for \"M\[3\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744180 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M\[4\] contador_custom.vhd(43) " "Inferred latch for \"M\[4\]\" at contador_custom.vhd(43)" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850744180 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|contador_custom:contador_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm_generic wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0 " "Elaborating entity \"circuito_pwm_generic\" for hierarchy \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\"" {  } { { "controle_buraco.vhd" "pwm_0" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/controle_buraco.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_uc wrapper_uc:uc " "Elaborating entity \"wrapper_uc\" for hierarchy \"wrapper_uc:uc\"" {  } { { "circuito_wrapper.vhd" "uc" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850744183 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_3\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850744256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_2\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850744256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_1\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850744256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[4\] " "LATCH primitive \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|contador_custom:contador_0\|M\[4\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850744256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\] " "LATCH primitive \"wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_custom:CONTA_AGUA\|M\[8\]\" is permanently disabled" {  } { { "contador_custom.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/contador_custom.vhd" 43 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1699850744256 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699850744687 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699850744687 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_0|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_1\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_1|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_2\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_2|largura_pwm[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~1 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[15\]~1\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~5 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[14\]~5\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~9 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[13\]~9\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~13 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[12\]~13\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~17 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[11\]~17\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~21 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[10\]~21\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~25 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[9\]~25\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~29 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[8\]~29\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~33 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[7\]~33\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~37 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[6\]~37\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~41 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[5\]~41\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~45 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[4\]~45\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~49 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[3\]~49\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~53 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[2\]~53\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~57 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[1\]~57\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\] wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~_emulated wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~61 " "Register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]\" is converted into an equivalent circuit using register \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~_emulated\" and latch \"wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_3\|largura_pwm\[0\]~61\"" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699850744689 "|circuito_wrapper|wrapper_df:df|controle_buraco:controle_buraco_pwm|circuito_pwm_generic:pwm_3|largura_pwm[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699850744689 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "db_estado\[2\] GND " "Pin \"db_estado\[2\]\" is stuck at GND" {  } { { "circuito_wrapper.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_wrapper.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699850744907 "|circuito_wrapper|db_estado[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699850744907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699850744975 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] High " "Register wrapper_df:df\|controle_buraco:controle_buraco_pwm\|circuito_pwm_generic:pwm_0\|largura_pwm\[16\] will power up to High" {  } { { "circuito_pwm_generic.vhd" "" { Text "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/circuito_pwm_generic.vhd" 63 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1699850745085 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1699850745085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699850745701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699850745701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "729 " "Implemented 729 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699850745756 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699850745756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "688 " "Implemented 688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699850745756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699850745756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699850745773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:45:45 2023 " "Processing ended: Mon Nov 13 01:45:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699850745773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699850745773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699850745773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699850745773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699850746802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699850746802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:45:46 2023 " "Processing started: Mon Nov 13 01:45:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699850746802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699850746802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699850746802 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699850746873 ""}
{ "Info" "0" "" "Project  = semana1" {  } {  } 0 0 "Project  = semana1" 0 0 "Fitter" 0 0 1699850746874 ""}
{ "Info" "0" "" "Revision = semana1" {  } {  } 0 0 "Revision = semana1" 0 0 "Fitter" 0 0 1699850746874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699850746969 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "semana1 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"semana1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699850746977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699850747012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699850747012 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699850747210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699850747223 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699850747322 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1699850750216 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 244 global CLKCTRL_G6 " "clock~inputCLKENA0 with 244 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1699850750272 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1699850750272 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850750273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699850750278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699850750278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699850750280 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699850750280 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699850750280 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699850750281 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699850750712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699850750713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699850750713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699850750721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699850750721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699850750721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699850750761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699850750761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699850750761 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850750799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699850752234 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1699850752418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850764925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699850774485 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699850775491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850775491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699850776319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699850778776 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699850778776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699850786732 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699850786732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850786735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699850788261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699850788274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699850788724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699850788725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699850789182 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699850792026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg " "Generated suppressed messages file C:/Users/rault/OneDrive/Documents/USP/MA2/Labdig2/Barco-Furado/VHDL/T1BA2-barcoFurado/output_files/semana1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699850792229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6483 " "Peak virtual memory: 6483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699850792700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:46:32 2023 " "Processing ended: Mon Nov 13 01:46:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699850792700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699850792700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699850792700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699850792700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699850793605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699850793605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:46:33 2023 " "Processing started: Mon Nov 13 01:46:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699850793605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699850793605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699850793605 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699850796025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699850796210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:46:36 2023 " "Processing ended: Mon Nov 13 01:46:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699850796210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699850796210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699850796210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699850796210 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699850796825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699850797230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699850797231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 01:46:37 2023 " "Processing started: Mon Nov 13 01:46:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699850797231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699850797231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta semana1 -c semana1 " "Command: quartus_sta semana1 -c semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699850797231 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699850797306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699850797759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850797783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850797783 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699850798027 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "semana1.sdc " "Synopsys Design Constraints File file not found: 'semana1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1699850798053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699850798056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " "create_clock -period 1.000 -name wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699850798056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699850798056 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699850798056 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699850798061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699850798063 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699850798063 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699850798072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699850798109 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699850798109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.135 " "Worst-case setup slack is -6.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.135            -948.781 clock  " "   -6.135            -948.781 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.485             -95.698 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -4.485             -95.698 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155            -190.703 reset  " "   -4.155            -190.703 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.073 " "Worst-case hold slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 clock  " "   -0.073              -0.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.378               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681               0.000 reset  " "    0.681               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.040 " "Worst-case recovery slack is -3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040            -566.466 clock  " "   -3.040            -566.466 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141             -41.788 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.141             -41.788 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.565               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 clock  " "    0.913               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -227.731 clock  " "   -0.538            -227.731 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.455 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -27.455 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.194 reset  " "   -0.043              -0.194 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850798135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850798135 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699850798149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699850798175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699850798938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699850799006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699850799015 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699850799015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.001 " "Worst-case setup slack is -6.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001            -942.200 clock  " "   -6.001            -942.200 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.600             -96.474 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -4.600             -96.474 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.148            -199.675 reset  " "   -4.148            -199.675 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.372 " "Worst-case hold slack is -0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.372              -0.540 clock  " "   -0.372              -0.540 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.377               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 reset  " "    0.688               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.794 " "Worst-case recovery slack is -2.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794            -517.980 clock  " "   -2.794            -517.980 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250             -45.954 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -2.250             -45.954 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.718 " "Worst-case removal slack is 0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.718               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.718               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 clock  " "    0.846               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -231.911 clock  " "   -0.538            -231.911 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.454 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.538             -28.454 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 reset  " "    0.021               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799045 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699850799061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699850799180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699850799890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699850799967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699850799970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699850799970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.983 " "Worst-case setup slack is -2.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983            -357.271 clock  " "   -2.983            -357.271 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.903             -39.326 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.903             -39.326 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.861             -71.758 reset  " "   -1.861             -71.758 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 clock  " "    0.023               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.111               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 reset  " "    0.267               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.642 " "Worst-case recovery slack is -1.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642            -282.966 clock  " "   -1.642            -282.966 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.853             -13.792 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.853             -13.792 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clock  " "    0.423               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.450               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.240 " "Worst-case minimum pulse width slack is -0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240             -17.752 reset  " "   -0.240             -17.752 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -3.303 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.137              -3.303 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101             -27.928 clock  " "   -0.101             -27.928 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850799993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850799993 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699850800006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699850800148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699850800151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699850800151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.563 " "Worst-case setup slack is -2.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.563            -297.812 clock  " "   -2.563            -297.812 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801             -35.188 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -1.801             -35.188 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615             -63.507 reset  " "   -1.615             -63.507 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850800153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.169 " "Worst-case hold slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.170 clock  " "   -0.169              -0.170 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.092               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 reset  " "    0.290               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850800161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.400 " "Worst-case recovery slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400            -242.398 clock  " "   -1.400            -242.398 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836             -14.539 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.836             -14.539 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850800165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.267 " "Worst-case removal slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 clock  " "    0.267               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "    0.510               0.000 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850800170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.192 " "Worst-case minimum pulse width slack is -0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192             -13.810 reset  " "   -0.192             -13.810 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -28.283 clock  " "   -0.100             -28.283 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -2.257 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\]  " "   -0.096              -2.257 wrapper_df:df\|circuito_semana_1:circuito_principal\|dataflow:DF\|contador_m:TICK_GENERATOR\|IQ\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699850800176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699850800176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699850801314 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699850801315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699850801383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 01:46:41 2023 " "Processing ended: Mon Nov 13 01:46:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699850801383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699850801383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699850801383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699850801383 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699850802046 ""}
