[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 89
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv
n<> u<88> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<88> s<87> l<1:1>
  n<> u<87> t<Source_text> p<88> c<27> l<1:1> el<10:10>
    n<> u<27> t<Description> p<87> c<26> s<86> l<1:1> el<5:10>
      n<> u<26> t<Module_declaration> p<27> c<5> l<1:1> el<5:10>
        n<> u<5> t<Module_ansi_header> p<26> c<2> s<24> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<24> t<Non_port_module_item> p<26> c<23> s<25> l<2:4> el<4:20>
          n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2:4> el<4:20>
            n<> u<22> t<Module_instantiation> p<23> c<6> l<2:4> el<4:20>
              n<prim_flop> u<6> t<STRING_CONST> p<22> s<16> l<2:4> el<2:13>
              n<> u<16> t<Parameter_value_assignment> p<22> c<15> s<21> l<2:14> el<4:5>
                n<> u<15> t<Parameter_assignment_list> p<16> c<14> l<3:7> el<3:17>
                  n<> u<14> t<Named_parameter_assignment> p<15> c<7> l<3:7> el<3:17>
                    n<Width> u<7> t<STRING_CONST> p<14> s<13> l<3:8> el<3:13>
                    n<> u<13> t<Param_expression> p<14> c<12> l<3:14> el<3:16>
                      n<> u<12> t<Mintypmax_expression> p<13> c<11> l<3:14> el<3:16>
                        n<> u<11> t<Expression> p<12> c<10> l<3:14> el<3:16>
                          n<> u<10> t<Primary> p<11> c<9> l<3:14> el<3:16>
                            n<> u<9> t<Primary_literal> p<10> c<8> l<3:14> el<3:16>
                              n<22> u<8> t<INT_CONST> p<9> l<3:14> el<3:16>
              n<> u<21> t<Hierarchical_instance> p<22> c<18> l<4:6> el<4:19>
                n<> u<18> t<Name_of_instance> p<21> c<17> s<20> l<4:6> el<4:17>
                  n<u_prim_flop> u<17> t<STRING_CONST> p<18> l<4:6> el<4:17>
                n<> u<20> t<Port_connection_list> p<21> c<19> l<4:18> el<4:18>
                  n<> u<19> t<Ordered_port_connection> p<20> l<4:18> el<4:18>
        n<> u<25> t<ENDMODULE> p<26> l<5:1> el<5:10>
    n<> u<86> t<Description> p<87> c<85> l<7:1> el<10:10>
      n<> u<85> t<Module_declaration> p<86> c<31> l<7:1> el<10:10>
        n<> u<31> t<Module_ansi_header> p<85> c<28> s<49> l<7:1> el<7:18>
          n<module> u<28> t<Module_keyword> p<31> s<29> l<7:1> el<7:7>
          n<prim_flop> u<29> t<STRING_CONST> p<31> s<30> l<7:8> el<7:17>
          n<> u<30> t<Package_import_declaration_list> p<31> l<7:17> el<7:17>
        n<> u<49> t<Non_port_module_item> p<85> c<48> s<83> l<8:4> el<8:28>
          n<> u<48> t<Module_or_generate_item> p<49> c<47> l<8:4> el<8:28>
            n<> u<47> t<Module_common_item> p<48> c<46> l<8:4> el<8:28>
              n<> u<46> t<Module_or_generate_item_declaration> p<47> c<45> l<8:4> el<8:28>
                n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<8:4> el<8:28>
                  n<> u<44> t<Parameter_declaration> p<45> c<34> l<8:4> el<8:27>
                    n<> u<34> t<Data_type_or_implicit> p<44> c<33> s<43> l<8:14> el<8:17>
                      n<> u<33> t<Data_type> p<34> c<32> l<8:14> el<8:17>
                        n<> u<32> t<IntegerAtomType_Int> p<33> l<8:14> el<8:17>
                    n<> u<43> t<Param_assignment_list> p<44> c<42> l<8:18> el<8:27>
                      n<> u<42> t<Param_assignment> p<43> c<35> l<8:18> el<8:27>
                        n<Width> u<35> t<STRING_CONST> p<42> s<41> l<8:18> el<8:23>
                        n<> u<41> t<Constant_param_expression> p<42> c<40> l<8:26> el<8:27>
                          n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<8:26> el<8:27>
                            n<> u<39> t<Constant_expression> p<40> c<38> l<8:26> el<8:27>
                              n<> u<38> t<Constant_primary> p<39> c<37> l<8:26> el<8:27>
                                n<> u<37> t<Primary_literal> p<38> c<36> l<8:26> el<8:27>
                                  n<1> u<36> t<INT_CONST> p<37> l<8:26> el<8:27>
        n<> u<83> t<Non_port_module_item> p<85> c<82> s<84> l<9:4> el<9:51>
          n<> u<82> t<Module_or_generate_item> p<83> c<81> l<9:4> el<9:51>
            n<> u<81> t<Module_common_item> p<82> c<80> l<9:4> el<9:51>
              n<> u<80> t<Module_or_generate_item_declaration> p<81> c<79> l<9:4> el<9:51>
                n<> u<79> t<Package_or_generate_item_declaration> p<80> c<78> l<9:4> el<9:51>
                  n<> u<78> t<Parameter_declaration> p<79> c<68> l<9:4> el<9:50>
                    n<> u<68> t<Data_type_or_implicit> p<78> c<67> s<77> l<9:14> el<9:31>
                      n<> u<67> t<Data_type> p<68> c<50> l<9:14> el<9:31>
                        n<> u<50> t<IntVec_TypeLogic> p<67> s<66> l<9:14> el<9:19>
                        n<> u<66> t<Packed_dimension> p<67> c<65> l<9:20> el<9:31>
                          n<> u<65> t<Constant_range> p<66> c<60> l<9:21> el<9:30>
                            n<> u<60> t<Constant_expression> p<65> c<54> s<64> l<9:21> el<9:28>
                              n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<9:21> el<9:26>
                                n<> u<53> t<Constant_primary> p<54> c<52> l<9:21> el<9:26>
                                  n<> u<52> t<Primary_literal> p<53> c<51> l<9:21> el<9:26>
                                    n<Width> u<51> t<STRING_CONST> p<52> l<9:21> el<9:26>
                              n<> u<59> t<BinOp_Minus> p<60> s<58> l<9:26> el<9:27>
                              n<> u<58> t<Constant_expression> p<60> c<57> l<9:27> el<9:28>
                                n<> u<57> t<Constant_primary> p<58> c<56> l<9:27> el<9:28>
                                  n<> u<56> t<Primary_literal> p<57> c<55> l<9:27> el<9:28>
                                    n<1> u<55> t<INT_CONST> p<56> l<9:27> el<9:28>
                            n<> u<64> t<Constant_expression> p<65> c<63> l<9:29> el<9:30>
                              n<> u<63> t<Constant_primary> p<64> c<62> l<9:29> el<9:30>
                                n<> u<62> t<Primary_literal> p<63> c<61> l<9:29> el<9:30>
                                  n<0> u<61> t<INT_CONST> p<62> l<9:29> el<9:30>
                    n<> u<77> t<Param_assignment_list> p<78> c<76> l<9:32> el<9:50>
                      n<> u<76> t<Param_assignment> p<77> c<69> l<9:32> el<9:50>
                        n<ResetValue> u<69> t<STRING_CONST> p<76> s<75> l<9:32> el<9:42>
                        n<> u<75> t<Constant_param_expression> p<76> c<74> l<9:45> el<9:50>
                          n<> u<74> t<Constant_mintypmax_expression> p<75> c<73> l<9:45> el<9:50>
                            n<> u<73> t<Constant_expression> p<74> c<72> l<9:45> el<9:50>
                              n<> u<72> t<Constant_primary> p<73> c<71> l<9:45> el<9:50>
                                n<> u<71> t<Primary_literal> p<72> c<70> l<9:45> el<9:50>
                                  n<Width> u<70> t<STRING_CONST> p<71> l<9:45> el<9:50>
        n<> u<84> t<ENDMODULE> p<85> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:7:1: No timescale set for "prim_flop".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:7:1: Compile module "work@prim_flop".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
ParamAssign                                            2
Parameter                                              2
Range                                                  1
RefModule                                              1
RefObj                                                 2
RefTypespec                                            2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_flop
  |vpiParameter:
  \_Parameter: (work@prim_flop.Width), line:8:18, endln:8:27
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@prim_flop.Width), line:8:14, endln:8:17
      |vpiParent:
      \_Parameter: (work@prim_flop.Width), line:8:18, endln:8:27
      |vpiFullName:work@prim_flop.Width
      |vpiActual:
      \_IntTypespec: , line:8:14, endln:8:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@prim_flop.Width
  |vpiParameter:
  \_Parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:50
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@prim_flop.ResetValue), line:9:14, endln:9:31
      |vpiParent:
      \_Parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:50
      |vpiFullName:work@prim_flop.ResetValue
      |vpiActual:
      \_LogicTypespec: , line:9:14, endln:9:31
    |vpiName:ResetValue
    |vpiFullName:work@prim_flop.ResetValue
  |vpiParamAssign:
  \_ParamAssign: , line:8:18, endln:8:27
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:8:26, endln:8:27
      |vpiParent:
      \_ParamAssign: , line:8:18, endln:8:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_flop.Width), line:8:18, endln:8:27
  |vpiParamAssign:
  \_ParamAssign: , line:9:32, endln:9:50
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiRhs:
    \_RefObj: (work@prim_flop.Width), line:9:45, endln:9:50
      |vpiParent:
      \_ParamAssign: , line:9:32, endln:9:50
      |vpiName:Width
      |vpiFullName:work@prim_flop.Width
      |vpiActual:
      \_Parameter: (work@prim_flop.Width), line:8:18, endln:8:27
    |vpiLhs:
    \_Parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:50
  |vpiTypedef:
  \_IntTypespec: , line:8:14, endln:8:17
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:9:14, endln:9:31
    |vpiParent:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiRange:
    \_Range: , line:9:20, endln:9:31
      |vpiParent:
      \_LogicTypespec: , line:9:14, endln:9:31
      |vpiLeftRange:
      \_Operation: , line:9:21, endln:9:28
        |vpiParent:
        \_Range: , line:9:20, endln:9:31
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@prim_flop.Width), line:9:21, endln:9:26
          |vpiParent:
          \_Operation: , line:9:21, endln:9:28
          |vpiName:Width
          |vpiFullName:work@prim_flop.Width
          |vpiActual:
          \_Parameter: (work@prim_flop.Width), line:8:18, endln:8:27
        |vpiOperand:
        \_Constant: , line:9:27, endln:9:28
          |vpiParent:
          \_Operation: , line:9:21, endln:9:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:29, endln:9:30
        |vpiParent:
        \_Range: , line:9:20, endln:9:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:8:14, endln:8:17
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:14, endln:9:31
  |vpiDefName:work@prim_flop
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (prim_flop), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
    |vpiName:prim_flop
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_flop), line:2:4, endln:2:13
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@prim_flop (u_prim_flop), line:2:4, endln:2:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
    |vpiName:u_prim_flop
    |vpiDefName:work@prim_flop
    |vpiActual:
    \_Module: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
