
FRA421_Project_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b18  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08104db0  08104db0  00014db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08104dc8  08104dc8  00014dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08104dcc  08104dcc  00014dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  08104dd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001c4  10000010  08104de0  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  100001d4  08104de0  000201d4  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f090  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001fe8  00000000  00000000  0002f0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a28  00000000  00000000  000310b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000940  00000000  00000000  00031ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003ac6e  00000000  00000000  00032420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e352  00000000  00000000  0006d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00181bc1  00000000  00000000  0007b3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001fcfa1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002804  00000000  00000000  001fcff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08104d98 	.word	0x08104d98

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08104d98 	.word	0x08104d98

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	; (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	; (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	; (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	; (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <MC14515_Latch>:
	HAL_GPIO_TogglePin(MC14515_D3_PORT, MC14515_D3_PIN);
	HAL_GPIO_TogglePin(MC14515_D4_PORT, MC14515_D4_PIN);
}

void MC14515_Latch(uint16_t selected_output)
{
 8100308:	b580      	push	{r7, lr}
 810030a:	b082      	sub	sp, #8
 810030c:	af00      	add	r7, sp, #0
 810030e:	4603      	mov	r3, r0
 8100310:	80fb      	strh	r3, [r7, #6]

	switch (selected_output)
 8100312:	88fb      	ldrh	r3, [r7, #6]
 8100314:	2b0f      	cmp	r3, #15
 8100316:	f200 81a3 	bhi.w	8100660 <MC14515_Latch+0x358>
 810031a:	a201      	add	r2, pc, #4	; (adr r2, 8100320 <MC14515_Latch+0x18>)
 810031c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100320:	08100361 	.word	0x08100361
 8100324:	08100391 	.word	0x08100391
 8100328:	081003c1 	.word	0x081003c1
 810032c:	081003f1 	.word	0x081003f1
 8100330:	08100421 	.word	0x08100421
 8100334:	08100451 	.word	0x08100451
 8100338:	08100481 	.word	0x08100481
 810033c:	081004b1 	.word	0x081004b1
 8100340:	081004e1 	.word	0x081004e1
 8100344:	08100511 	.word	0x08100511
 8100348:	08100541 	.word	0x08100541
 810034c:	08100571 	.word	0x08100571
 8100350:	081005a1 	.word	0x081005a1
 8100354:	081005d1 	.word	0x081005d1
 8100358:	08100601 	.word	0x08100601
 810035c:	08100631 	.word	0x08100631
	{
		case 0:
			// Set Data 0000
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 8100360:	2200      	movs	r2, #0
 8100362:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100366:	48c8      	ldr	r0, [pc, #800]	; (8100688 <MC14515_Latch+0x380>)
 8100368:	f003 fa98 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 810036c:	2200      	movs	r2, #0
 810036e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100372:	48c5      	ldr	r0, [pc, #788]	; (8100688 <MC14515_Latch+0x380>)
 8100374:	f003 fa92 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 8100378:	2200      	movs	r2, #0
 810037a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810037e:	48c2      	ldr	r0, [pc, #776]	; (8100688 <MC14515_Latch+0x380>)
 8100380:	f003 fa8c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 8100384:	2200      	movs	r2, #0
 8100386:	2180      	movs	r1, #128	; 0x80
 8100388:	48c0      	ldr	r0, [pc, #768]	; (810068c <MC14515_Latch+0x384>)
 810038a:	f003 fa87 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810038e:	e167      	b.n	8100660 <MC14515_Latch+0x358>
		case 1:
			// Set Data 0001
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100390:	2201      	movs	r2, #1
 8100392:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100396:	48bc      	ldr	r0, [pc, #752]	; (8100688 <MC14515_Latch+0x380>)
 8100398:	f003 fa80 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 810039c:	2200      	movs	r2, #0
 810039e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81003a2:	48b9      	ldr	r0, [pc, #740]	; (8100688 <MC14515_Latch+0x380>)
 81003a4:	f003 fa7a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 81003a8:	2200      	movs	r2, #0
 81003aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 81003ae:	48b6      	ldr	r0, [pc, #728]	; (8100688 <MC14515_Latch+0x380>)
 81003b0:	f003 fa74 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 81003b4:	2200      	movs	r2, #0
 81003b6:	2180      	movs	r1, #128	; 0x80
 81003b8:	48b4      	ldr	r0, [pc, #720]	; (810068c <MC14515_Latch+0x384>)
 81003ba:	f003 fa6f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81003be:	e14f      	b.n	8100660 <MC14515_Latch+0x358>
		case 2:
			// Set Data 0010
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 81003c0:	2200      	movs	r2, #0
 81003c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81003c6:	48b0      	ldr	r0, [pc, #704]	; (8100688 <MC14515_Latch+0x380>)
 81003c8:	f003 fa68 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 81003cc:	2201      	movs	r2, #1
 81003ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81003d2:	48ad      	ldr	r0, [pc, #692]	; (8100688 <MC14515_Latch+0x380>)
 81003d4:	f003 fa62 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 81003d8:	2200      	movs	r2, #0
 81003da:	f44f 7100 	mov.w	r1, #512	; 0x200
 81003de:	48aa      	ldr	r0, [pc, #680]	; (8100688 <MC14515_Latch+0x380>)
 81003e0:	f003 fa5c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 81003e4:	2200      	movs	r2, #0
 81003e6:	2180      	movs	r1, #128	; 0x80
 81003e8:	48a8      	ldr	r0, [pc, #672]	; (810068c <MC14515_Latch+0x384>)
 81003ea:	f003 fa57 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81003ee:	e137      	b.n	8100660 <MC14515_Latch+0x358>
		case 3:
			// Set Data 0011
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 81003f0:	2201      	movs	r2, #1
 81003f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81003f6:	48a4      	ldr	r0, [pc, #656]	; (8100688 <MC14515_Latch+0x380>)
 81003f8:	f003 fa50 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 81003fc:	2201      	movs	r2, #1
 81003fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100402:	48a1      	ldr	r0, [pc, #644]	; (8100688 <MC14515_Latch+0x380>)
 8100404:	f003 fa4a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 8100408:	2200      	movs	r2, #0
 810040a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810040e:	489e      	ldr	r0, [pc, #632]	; (8100688 <MC14515_Latch+0x380>)
 8100410:	f003 fa44 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 8100414:	2200      	movs	r2, #0
 8100416:	2180      	movs	r1, #128	; 0x80
 8100418:	489c      	ldr	r0, [pc, #624]	; (810068c <MC14515_Latch+0x384>)
 810041a:	f003 fa3f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810041e:	e11f      	b.n	8100660 <MC14515_Latch+0x358>
		case 4:
			// Set Data 0100
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 8100420:	2200      	movs	r2, #0
 8100422:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100426:	4898      	ldr	r0, [pc, #608]	; (8100688 <MC14515_Latch+0x380>)
 8100428:	f003 fa38 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 810042c:	2200      	movs	r2, #0
 810042e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100432:	4895      	ldr	r0, [pc, #596]	; (8100688 <MC14515_Latch+0x380>)
 8100434:	f003 fa32 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 8100438:	2201      	movs	r2, #1
 810043a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810043e:	4892      	ldr	r0, [pc, #584]	; (8100688 <MC14515_Latch+0x380>)
 8100440:	f003 fa2c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 8100444:	2200      	movs	r2, #0
 8100446:	2180      	movs	r1, #128	; 0x80
 8100448:	4890      	ldr	r0, [pc, #576]	; (810068c <MC14515_Latch+0x384>)
 810044a:	f003 fa27 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810044e:	e107      	b.n	8100660 <MC14515_Latch+0x358>
		case 5:
			// Set Data 0101
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100450:	2201      	movs	r2, #1
 8100452:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100456:	488c      	ldr	r0, [pc, #560]	; (8100688 <MC14515_Latch+0x380>)
 8100458:	f003 fa20 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 810045c:	2200      	movs	r2, #0
 810045e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100462:	4889      	ldr	r0, [pc, #548]	; (8100688 <MC14515_Latch+0x380>)
 8100464:	f003 fa1a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 8100468:	2201      	movs	r2, #1
 810046a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810046e:	4886      	ldr	r0, [pc, #536]	; (8100688 <MC14515_Latch+0x380>)
 8100470:	f003 fa14 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 8100474:	2200      	movs	r2, #0
 8100476:	2180      	movs	r1, #128	; 0x80
 8100478:	4884      	ldr	r0, [pc, #528]	; (810068c <MC14515_Latch+0x384>)
 810047a:	f003 fa0f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810047e:	e0ef      	b.n	8100660 <MC14515_Latch+0x358>
		case 6:
			// Set Data 0110
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 8100480:	2200      	movs	r2, #0
 8100482:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100486:	4880      	ldr	r0, [pc, #512]	; (8100688 <MC14515_Latch+0x380>)
 8100488:	f003 fa08 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 810048c:	2201      	movs	r2, #1
 810048e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100492:	487d      	ldr	r0, [pc, #500]	; (8100688 <MC14515_Latch+0x380>)
 8100494:	f003 fa02 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 8100498:	2201      	movs	r2, #1
 810049a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810049e:	487a      	ldr	r0, [pc, #488]	; (8100688 <MC14515_Latch+0x380>)
 81004a0:	f003 f9fc 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 81004a4:	2200      	movs	r2, #0
 81004a6:	2180      	movs	r1, #128	; 0x80
 81004a8:	4878      	ldr	r0, [pc, #480]	; (810068c <MC14515_Latch+0x384>)
 81004aa:	f003 f9f7 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81004ae:	e0d7      	b.n	8100660 <MC14515_Latch+0x358>
		case 7:
			// Set Data 0111
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 81004b0:	2201      	movs	r2, #1
 81004b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81004b6:	4874      	ldr	r0, [pc, #464]	; (8100688 <MC14515_Latch+0x380>)
 81004b8:	f003 f9f0 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 81004bc:	2201      	movs	r2, #1
 81004be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004c2:	4871      	ldr	r0, [pc, #452]	; (8100688 <MC14515_Latch+0x380>)
 81004c4:	f003 f9ea 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 81004c8:	2201      	movs	r2, #1
 81004ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 81004ce:	486e      	ldr	r0, [pc, #440]	; (8100688 <MC14515_Latch+0x380>)
 81004d0:	f003 f9e4 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_RESET);
 81004d4:	2200      	movs	r2, #0
 81004d6:	2180      	movs	r1, #128	; 0x80
 81004d8:	486c      	ldr	r0, [pc, #432]	; (810068c <MC14515_Latch+0x384>)
 81004da:	f003 f9df 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81004de:	e0bf      	b.n	8100660 <MC14515_Latch+0x358>
		case 8:
			// Set Data 1000
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 81004e0:	2200      	movs	r2, #0
 81004e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81004e6:	4868      	ldr	r0, [pc, #416]	; (8100688 <MC14515_Latch+0x380>)
 81004e8:	f003 f9d8 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 81004ec:	2200      	movs	r2, #0
 81004ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004f2:	4865      	ldr	r0, [pc, #404]	; (8100688 <MC14515_Latch+0x380>)
 81004f4:	f003 f9d2 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 81004f8:	2200      	movs	r2, #0
 81004fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 81004fe:	4862      	ldr	r0, [pc, #392]	; (8100688 <MC14515_Latch+0x380>)
 8100500:	f003 f9cc 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100504:	2201      	movs	r2, #1
 8100506:	2180      	movs	r1, #128	; 0x80
 8100508:	4860      	ldr	r0, [pc, #384]	; (810068c <MC14515_Latch+0x384>)
 810050a:	f003 f9c7 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810050e:	e0a7      	b.n	8100660 <MC14515_Latch+0x358>
		case 9:
			// Set Data 1001
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100510:	2201      	movs	r2, #1
 8100512:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100516:	485c      	ldr	r0, [pc, #368]	; (8100688 <MC14515_Latch+0x380>)
 8100518:	f003 f9c0 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 810051c:	2200      	movs	r2, #0
 810051e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100522:	4859      	ldr	r0, [pc, #356]	; (8100688 <MC14515_Latch+0x380>)
 8100524:	f003 f9ba 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 8100528:	2200      	movs	r2, #0
 810052a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810052e:	4856      	ldr	r0, [pc, #344]	; (8100688 <MC14515_Latch+0x380>)
 8100530:	f003 f9b4 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100534:	2201      	movs	r2, #1
 8100536:	2180      	movs	r1, #128	; 0x80
 8100538:	4854      	ldr	r0, [pc, #336]	; (810068c <MC14515_Latch+0x384>)
 810053a:	f003 f9af 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810053e:	e08f      	b.n	8100660 <MC14515_Latch+0x358>
		case 10:
			// Set Data 1010
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 8100540:	2200      	movs	r2, #0
 8100542:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100546:	4850      	ldr	r0, [pc, #320]	; (8100688 <MC14515_Latch+0x380>)
 8100548:	f003 f9a8 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 810054c:	2201      	movs	r2, #1
 810054e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100552:	484d      	ldr	r0, [pc, #308]	; (8100688 <MC14515_Latch+0x380>)
 8100554:	f003 f9a2 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 8100558:	2200      	movs	r2, #0
 810055a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810055e:	484a      	ldr	r0, [pc, #296]	; (8100688 <MC14515_Latch+0x380>)
 8100560:	f003 f99c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100564:	2201      	movs	r2, #1
 8100566:	2180      	movs	r1, #128	; 0x80
 8100568:	4848      	ldr	r0, [pc, #288]	; (810068c <MC14515_Latch+0x384>)
 810056a:	f003 f997 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810056e:	e077      	b.n	8100660 <MC14515_Latch+0x358>
		case 11:
			// Set Data 1011
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100570:	2201      	movs	r2, #1
 8100572:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100576:	4844      	ldr	r0, [pc, #272]	; (8100688 <MC14515_Latch+0x380>)
 8100578:	f003 f990 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 810057c:	2201      	movs	r2, #1
 810057e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100582:	4841      	ldr	r0, [pc, #260]	; (8100688 <MC14515_Latch+0x380>)
 8100584:	f003 f98a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_RESET);
 8100588:	2200      	movs	r2, #0
 810058a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810058e:	483e      	ldr	r0, [pc, #248]	; (8100688 <MC14515_Latch+0x380>)
 8100590:	f003 f984 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100594:	2201      	movs	r2, #1
 8100596:	2180      	movs	r1, #128	; 0x80
 8100598:	483c      	ldr	r0, [pc, #240]	; (810068c <MC14515_Latch+0x384>)
 810059a:	f003 f97f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810059e:	e05f      	b.n	8100660 <MC14515_Latch+0x358>
		case 12:
			// Set Data 1100
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_RESET);
 81005a0:	2200      	movs	r2, #0
 81005a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81005a6:	4838      	ldr	r0, [pc, #224]	; (8100688 <MC14515_Latch+0x380>)
 81005a8:	f003 f978 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 81005ac:	2200      	movs	r2, #0
 81005ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81005b2:	4835      	ldr	r0, [pc, #212]	; (8100688 <MC14515_Latch+0x380>)
 81005b4:	f003 f972 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 81005b8:	2201      	movs	r2, #1
 81005ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 81005be:	4832      	ldr	r0, [pc, #200]	; (8100688 <MC14515_Latch+0x380>)
 81005c0:	f003 f96c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 81005c4:	2201      	movs	r2, #1
 81005c6:	2180      	movs	r1, #128	; 0x80
 81005c8:	4830      	ldr	r0, [pc, #192]	; (810068c <MC14515_Latch+0x384>)
 81005ca:	f003 f967 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81005ce:	e047      	b.n	8100660 <MC14515_Latch+0x358>
		case 13:
			// Set Data 1101
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 81005d0:	2201      	movs	r2, #1
 81005d2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 81005d6:	482c      	ldr	r0, [pc, #176]	; (8100688 <MC14515_Latch+0x380>)
 81005d8:	f003 f960 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_RESET);
 81005dc:	2200      	movs	r2, #0
 81005de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81005e2:	4829      	ldr	r0, [pc, #164]	; (8100688 <MC14515_Latch+0x380>)
 81005e4:	f003 f95a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 81005e8:	2201      	movs	r2, #1
 81005ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 81005ee:	4826      	ldr	r0, [pc, #152]	; (8100688 <MC14515_Latch+0x380>)
 81005f0:	f003 f954 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 81005f4:	2201      	movs	r2, #1
 81005f6:	2180      	movs	r1, #128	; 0x80
 81005f8:	4824      	ldr	r0, [pc, #144]	; (810068c <MC14515_Latch+0x384>)
 81005fa:	f003 f94f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 81005fe:	e02f      	b.n	8100660 <MC14515_Latch+0x358>
		case 14:
			// Set Data 1110
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100600:	2201      	movs	r2, #1
 8100602:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100606:	4820      	ldr	r0, [pc, #128]	; (8100688 <MC14515_Latch+0x380>)
 8100608:	f003 f948 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 810060c:	2201      	movs	r2, #1
 810060e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100612:	481d      	ldr	r0, [pc, #116]	; (8100688 <MC14515_Latch+0x380>)
 8100614:	f003 f942 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 8100618:	2201      	movs	r2, #1
 810061a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810061e:	481a      	ldr	r0, [pc, #104]	; (8100688 <MC14515_Latch+0x380>)
 8100620:	f003 f93c 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100624:	2201      	movs	r2, #1
 8100626:	2180      	movs	r1, #128	; 0x80
 8100628:	4818      	ldr	r0, [pc, #96]	; (810068c <MC14515_Latch+0x384>)
 810062a:	f003 f937 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810062e:	e017      	b.n	8100660 <MC14515_Latch+0x358>
		case 15:
			// Set Data 1111
			HAL_GPIO_WritePin(MC14515_D1_PORT, MC14515_D1_PIN, GPIO_PIN_SET);
 8100630:	2201      	movs	r2, #1
 8100632:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8100636:	4814      	ldr	r0, [pc, #80]	; (8100688 <MC14515_Latch+0x380>)
 8100638:	f003 f930 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D2_PORT, MC14515_D2_PIN, GPIO_PIN_SET);
 810063c:	2201      	movs	r2, #1
 810063e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100642:	4811      	ldr	r0, [pc, #68]	; (8100688 <MC14515_Latch+0x380>)
 8100644:	f003 f92a 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D3_PORT, MC14515_D3_PIN, GPIO_PIN_SET);
 8100648:	2201      	movs	r2, #1
 810064a:	f44f 7100 	mov.w	r1, #512	; 0x200
 810064e:	480e      	ldr	r0, [pc, #56]	; (8100688 <MC14515_Latch+0x380>)
 8100650:	f003 f924 	bl	810389c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MC14515_D4_PORT, MC14515_D4_PIN, GPIO_PIN_SET);
 8100654:	2201      	movs	r2, #1
 8100656:	2180      	movs	r1, #128	; 0x80
 8100658:	480c      	ldr	r0, [pc, #48]	; (810068c <MC14515_Latch+0x384>)
 810065a:	f003 f91f 	bl	810389c <HAL_GPIO_WritePin>
			break;
 810065e:	bf00      	nop
	}

	// Set ST to High ready to store data
	HAL_GPIO_WritePin(MC14515_ST_PORT, MC14515_ST_PIN, GPIO_PIN_SET);
 8100660:	2201      	movs	r2, #1
 8100662:	2140      	movs	r1, #64	; 0x40
 8100664:	4809      	ldr	r0, [pc, #36]	; (810068c <MC14515_Latch+0x384>)
 8100666:	f003 f919 	bl	810389c <HAL_GPIO_WritePin>

	// Set INH to Low
	HAL_GPIO_WritePin(MC14515_INH_PORT, MC14515_INH_PIN, GPIO_PIN_RESET);
 810066a:	2200      	movs	r2, #0
 810066c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8100670:	4805      	ldr	r0, [pc, #20]	; (8100688 <MC14515_Latch+0x380>)
 8100672:	f003 f913 	bl	810389c <HAL_GPIO_WritePin>

	// Latch Data
	HAL_GPIO_WritePin(MC14515_ST_PORT, MC14515_ST_PIN, GPIO_PIN_RESET);
 8100676:	2200      	movs	r2, #0
 8100678:	2140      	movs	r1, #64	; 0x40
 810067a:	4804      	ldr	r0, [pc, #16]	; (810068c <MC14515_Latch+0x384>)
 810067c:	f003 f90e 	bl	810389c <HAL_GPIO_WritePin>

}
 8100680:	bf00      	nop
 8100682:	3708      	adds	r7, #8
 8100684:	46bd      	mov	sp, r7
 8100686:	bd80      	pop	{r7, pc}
 8100688:	58020400 	.word	0x58020400
 810068c:	58020800 	.word	0x58020800

08100690 <MC14515_Set_Output_All_High>:

void MC14515_Set_Output_All_High()
{
 8100690:	b580      	push	{r7, lr}
 8100692:	af00      	add	r7, sp, #0
	// Set INH to High
	HAL_GPIO_WritePin(MC14515_INH_PORT, MC14515_INH_PIN, GPIO_PIN_SET);
 8100694:	2201      	movs	r2, #1
 8100696:	f44f 7180 	mov.w	r1, #256	; 0x100
 810069a:	4807      	ldr	r0, [pc, #28]	; (81006b8 <MC14515_Set_Output_All_High+0x28>)
 810069c:	f003 f8fe 	bl	810389c <HAL_GPIO_WritePin>

	// Set ST to High ready to store data
	HAL_GPIO_WritePin(MC14515_ST_PORT, MC14515_ST_PIN, GPIO_PIN_SET);
 81006a0:	2201      	movs	r2, #1
 81006a2:	2140      	movs	r1, #64	; 0x40
 81006a4:	4805      	ldr	r0, [pc, #20]	; (81006bc <MC14515_Set_Output_All_High+0x2c>)
 81006a6:	f003 f8f9 	bl	810389c <HAL_GPIO_WritePin>

	// Latch Data
	HAL_GPIO_WritePin(MC14515_ST_PORT, MC14515_ST_PIN, GPIO_PIN_RESET);
 81006aa:	2200      	movs	r2, #0
 81006ac:	2140      	movs	r1, #64	; 0x40
 81006ae:	4803      	ldr	r0, [pc, #12]	; (81006bc <MC14515_Set_Output_All_High+0x2c>)
 81006b0:	f003 f8f4 	bl	810389c <HAL_GPIO_WritePin>
}
 81006b4:	bf00      	nop
 81006b6:	bd80      	pop	{r7, pc}
 81006b8:	58020400 	.word	0x58020400
 81006bc:	58020800 	.word	0x58020800

081006c0 <MFRC522_Write_Data>:
 * Function Name: MFRC522_Write_Data
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void MFRC522_Write_Data(uint8_t addr, uint8_t val, uint16_t nss_num) {
 81006c0:	b580      	push	{r7, lr}
 81006c2:	b084      	sub	sp, #16
 81006c4:	af00      	add	r7, sp, #0
 81006c6:	4603      	mov	r3, r0
 81006c8:	71fb      	strb	r3, [r7, #7]
 81006ca:	460b      	mov	r3, r1
 81006cc:	71bb      	strb	r3, [r7, #6]
 81006ce:	4613      	mov	r3, r2
 81006d0:	80bb      	strh	r3, [r7, #4]

	uint8_t addr_bits = (((addr<<1) & 0x7E));
 81006d2:	79fb      	ldrb	r3, [r7, #7]
 81006d4:	005b      	lsls	r3, r3, #1
 81006d6:	b2db      	uxtb	r3, r3
 81006d8:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 81006dc:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuff[2] = {addr_bits,val};
 81006de:	7bfb      	ldrb	r3, [r7, #15]
 81006e0:	733b      	strb	r3, [r7, #12]
 81006e2:	79bb      	ldrb	r3, [r7, #6]
 81006e4:	737b      	strb	r3, [r7, #13]
#endif

#ifdef MC14515USE

	// Slave select Low
	MC14515_Latch(nss_num);
 81006e6:	88bb      	ldrh	r3, [r7, #4]
 81006e8:	4618      	mov	r0, r3
 81006ea:	f7ff fe0d 	bl	8100308 <MC14515_Latch>

#endif

	// Transmit Data
	HAL_SPI_Transmit(&MFRC522_PORT, TxBuff, 2, 500);
 81006ee:	f107 010c 	add.w	r1, r7, #12
 81006f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 81006f6:	2202      	movs	r2, #2
 81006f8:	4804      	ldr	r0, [pc, #16]	; (810070c <MFRC522_Write_Data+0x4c>)
 81006fa:	f003 fc1d 	bl	8103f38 <HAL_SPI_Transmit>
#endif

#ifdef MC14515USE

	// Slave select High
	MC14515_Set_Output_All_High();
 81006fe:	f7ff ffc7 	bl	8100690 <MC14515_Set_Output_All_High>

#endif

}
 8100702:	bf00      	nop
 8100704:	3710      	adds	r7, #16
 8100706:	46bd      	mov	sp, r7
 8100708:	bd80      	pop	{r7, pc}
 810070a:	bf00      	nop
 810070c:	1000002c 	.word	0x1000002c

08100710 <MFRC522_Read_Data>:
 * Function Name: MFRC522_Read_Data
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the
 */
uint8_t MFRC522_Read_Data(uint8_t addr, uint16_t nss_num) {
 8100710:	b580      	push	{r7, lr}
 8100712:	b088      	sub	sp, #32
 8100714:	af02      	add	r7, sp, #8
 8100716:	4603      	mov	r3, r0
 8100718:	460a      	mov	r2, r1
 810071a:	71fb      	strb	r3, [r7, #7]
 810071c:	4613      	mov	r3, r2
 810071e:	80bb      	strh	r3, [r7, #4]

	HAL_StatusTypeDef hal_status;

	uint8_t addr_bits = (((addr<<1) & 0x7E) | 0x80);
 8100720:	79fb      	ldrb	r3, [r7, #7]
 8100722:	005b      	lsls	r3, r3, #1
 8100724:	b25b      	sxtb	r3, r3
 8100726:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 810072a:	b25b      	sxtb	r3, r3
 810072c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8100730:	b25b      	sxtb	r3, r3
 8100732:	75bb      	strb	r3, [r7, #22]

	uint8_t Txbuff[2] = {addr_bits,0};
 8100734:	7dbb      	ldrb	r3, [r7, #22]
 8100736:	743b      	strb	r3, [r7, #16]
 8100738:	2300      	movs	r3, #0
 810073a:	747b      	strb	r3, [r7, #17]
#endif

#ifdef MC14515USE

	// Slave select Low
	MC14515_Latch(nss_num);
 810073c:	88bb      	ldrh	r3, [r7, #4]
 810073e:	4618      	mov	r0, r3
 8100740:	f7ff fde2 	bl	8100308 <MC14515_Latch>

#endif

	hal_status = HAL_SPI_TransmitReceive(&MFRC522_PORT, Txbuff, Rxbuff, 2, 500);
 8100744:	f107 020c 	add.w	r2, r7, #12
 8100748:	f107 0110 	add.w	r1, r7, #16
 810074c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8100750:	9300      	str	r3, [sp, #0]
 8100752:	2302      	movs	r3, #2
 8100754:	4808      	ldr	r0, [pc, #32]	; (8100778 <MFRC522_Read_Data+0x68>)
 8100756:	f003 fddd 	bl	8104314 <HAL_SPI_TransmitReceive>
 810075a:	4603      	mov	r3, r0
 810075c:	757b      	strb	r3, [r7, #21]

	if (hal_status == HAL_OK)
 810075e:	7d7b      	ldrb	r3, [r7, #21]
 8100760:	2b00      	cmp	r3, #0
 8100762:	d101      	bne.n	8100768 <MFRC522_Read_Data+0x58>
	  {
		  rx_bits = Rxbuff[1];    // response is in the second byte
 8100764:	7b7b      	ldrb	r3, [r7, #13]
 8100766:	75fb      	strb	r3, [r7, #23]
#endif

#ifdef MC14515USE

	// Slave select High
	MC14515_Set_Output_All_High();
 8100768:	f7ff ff92 	bl	8100690 <MC14515_Set_Output_All_High>

#endif

	return (uint8_t) rx_bits; // return the rx bits, casting to an 8 bit int
 810076c:	7dfb      	ldrb	r3, [r7, #23]
}
 810076e:	4618      	mov	r0, r3
 8100770:	3718      	adds	r7, #24
 8100772:	46bd      	mov	sp, r7
 8100774:	bd80      	pop	{r7, pc}
 8100776:	bf00      	nop
 8100778:	1000002c 	.word	0x1000002c

0810077c <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uint8_t reg, uint8_t mask, uint16_t nss_num)
{
 810077c:	b580      	push	{r7, lr}
 810077e:	b084      	sub	sp, #16
 8100780:	af00      	add	r7, sp, #0
 8100782:	4603      	mov	r3, r0
 8100784:	71fb      	strb	r3, [r7, #7]
 8100786:	460b      	mov	r3, r1
 8100788:	71bb      	strb	r3, [r7, #6]
 810078a:	4613      	mov	r3, r2
 810078c:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp;
    tmp = MFRC522_Read_Data(reg, nss_num);
 810078e:	88ba      	ldrh	r2, [r7, #4]
 8100790:	79fb      	ldrb	r3, [r7, #7]
 8100792:	4611      	mov	r1, r2
 8100794:	4618      	mov	r0, r3
 8100796:	f7ff ffbb 	bl	8100710 <MFRC522_Read_Data>
 810079a:	4603      	mov	r3, r0
 810079c:	73fb      	strb	r3, [r7, #15]
    MFRC522_Write_Data(reg, tmp | mask, nss_num);  // set bit mask
 810079e:	7bfa      	ldrb	r2, [r7, #15]
 81007a0:	79bb      	ldrb	r3, [r7, #6]
 81007a2:	4313      	orrs	r3, r2
 81007a4:	b2d9      	uxtb	r1, r3
 81007a6:	88ba      	ldrh	r2, [r7, #4]
 81007a8:	79fb      	ldrb	r3, [r7, #7]
 81007aa:	4618      	mov	r0, r3
 81007ac:	f7ff ff88 	bl	81006c0 <MFRC522_Write_Data>
}
 81007b0:	bf00      	nop
 81007b2:	3710      	adds	r7, #16
 81007b4:	46bd      	mov	sp, r7
 81007b6:	bd80      	pop	{r7, pc}

081007b8 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uint8_t reg, uint8_t mask, uint16_t nss_num)
{
 81007b8:	b580      	push	{r7, lr}
 81007ba:	b084      	sub	sp, #16
 81007bc:	af00      	add	r7, sp, #0
 81007be:	4603      	mov	r3, r0
 81007c0:	71fb      	strb	r3, [r7, #7]
 81007c2:	460b      	mov	r3, r1
 81007c4:	71bb      	strb	r3, [r7, #6]
 81007c6:	4613      	mov	r3, r2
 81007c8:	80bb      	strh	r3, [r7, #4]
    uint8_t tmp;
    tmp = MFRC522_Read_Data(reg, nss_num);
 81007ca:	88ba      	ldrh	r2, [r7, #4]
 81007cc:	79fb      	ldrb	r3, [r7, #7]
 81007ce:	4611      	mov	r1, r2
 81007d0:	4618      	mov	r0, r3
 81007d2:	f7ff ff9d 	bl	8100710 <MFRC522_Read_Data>
 81007d6:	4603      	mov	r3, r0
 81007d8:	73fb      	strb	r3, [r7, #15]
    MFRC522_Write_Data(reg, tmp & (~mask), nss_num);  // clear bit mask
 81007da:	f997 3006 	ldrsb.w	r3, [r7, #6]
 81007de:	43db      	mvns	r3, r3
 81007e0:	b25a      	sxtb	r2, r3
 81007e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 81007e6:	4013      	ands	r3, r2
 81007e8:	b25b      	sxtb	r3, r3
 81007ea:	b2d9      	uxtb	r1, r3
 81007ec:	88ba      	ldrh	r2, [r7, #4]
 81007ee:	79fb      	ldrb	r3, [r7, #7]
 81007f0:	4618      	mov	r0, r3
 81007f2:	f7ff ff65 	bl	81006c0 <MFRC522_Write_Data>
}
 81007f6:	bf00      	nop
 81007f8:	3710      	adds	r7, #16
 81007fa:	46bd      	mov	sp, r7
 81007fc:	bd80      	pop	{r7, pc}

081007fe <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(uint16_t nss_num)
{
 81007fe:	b580      	push	{r7, lr}
 8100800:	b082      	sub	sp, #8
 8100802:	af00      	add	r7, sp, #0
 8100804:	4603      	mov	r3, r0
 8100806:	80fb      	strh	r3, [r7, #6]
  SetBitMask(TxControlReg, 0x03,nss_num);
 8100808:	88fb      	ldrh	r3, [r7, #6]
 810080a:	461a      	mov	r2, r3
 810080c:	2103      	movs	r1, #3
 810080e:	2014      	movs	r0, #20
 8100810:	f7ff ffb4 	bl	810077c <SetBitMask>
}
 8100814:	bf00      	nop
 8100816:	3708      	adds	r7, #8
 8100818:	46bd      	mov	sp, r7
 810081a:	bd80      	pop	{r7, pc}

0810081c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(uint16_t nss_num)
{
 810081c:	b580      	push	{r7, lr}
 810081e:	b082      	sub	sp, #8
 8100820:	af00      	add	r7, sp, #0
 8100822:	4603      	mov	r3, r0
 8100824:	80fb      	strh	r3, [r7, #6]
  MFRC522_Write_Data(CommandReg, PCD_RESETPHASE, nss_num);
 8100826:	88fb      	ldrh	r3, [r7, #6]
 8100828:	461a      	mov	r2, r3
 810082a:	210f      	movs	r1, #15
 810082c:	2001      	movs	r0, #1
 810082e:	f7ff ff47 	bl	81006c0 <MFRC522_Write_Data>
}
 8100832:	bf00      	nop
 8100834:	3708      	adds	r7, #8
 8100836:	46bd      	mov	sp, r7
 8100838:	bd80      	pop	{r7, pc}

0810083a <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(uint16_t nss_num)
{
 810083a:	b580      	push	{r7, lr}
 810083c:	b082      	sub	sp, #8
 810083e:	af00      	add	r7, sp, #0
 8100840:	4603      	mov	r3, r0
 8100842:	80fb      	strh	r3, [r7, #6]
  MFRC522_Reset(nss_num);
 8100844:	88fb      	ldrh	r3, [r7, #6]
 8100846:	4618      	mov	r0, r3
 8100848:	f7ff ffe8 	bl	810081c <MFRC522_Reset>

  // Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
  MFRC522_Write_Data(TModeReg, 0x80, nss_num); // 0x8D);      // Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 810084c:	88fb      	ldrh	r3, [r7, #6]
 810084e:	461a      	mov	r2, r3
 8100850:	2180      	movs	r1, #128	; 0x80
 8100852:	202a      	movs	r0, #42	; 0x2a
 8100854:	f7ff ff34 	bl	81006c0 <MFRC522_Write_Data>
  MFRC522_Write_Data(TPrescalerReg, 0xA9, nss_num); //0x34); // TModeReg[3..0] + TPrescalerReg
 8100858:	88fb      	ldrh	r3, [r7, #6]
 810085a:	461a      	mov	r2, r3
 810085c:	21a9      	movs	r1, #169	; 0xa9
 810085e:	202b      	movs	r0, #43	; 0x2b
 8100860:	f7ff ff2e 	bl	81006c0 <MFRC522_Write_Data>
  MFRC522_Write_Data(TReloadRegL, 0x03, nss_num); //30);
 8100864:	88fb      	ldrh	r3, [r7, #6]
 8100866:	461a      	mov	r2, r3
 8100868:	2103      	movs	r1, #3
 810086a:	202d      	movs	r0, #45	; 0x2d
 810086c:	f7ff ff28 	bl	81006c0 <MFRC522_Write_Data>
  MFRC522_Write_Data(TReloadRegH, 0xE8, nss_num); //0);
 8100870:	88fb      	ldrh	r3, [r7, #6]
 8100872:	461a      	mov	r2, r3
 8100874:	21e8      	movs	r1, #232	; 0xe8
 8100876:	202c      	movs	r0, #44	; 0x2c
 8100878:	f7ff ff22 	bl	81006c0 <MFRC522_Write_Data>
  MFRC522_Write_Data(TxAutoReg, 0x40, nss_num);     // force 100% ASK modulation
 810087c:	88fb      	ldrh	r3, [r7, #6]
 810087e:	461a      	mov	r2, r3
 8100880:	2140      	movs	r1, #64	; 0x40
 8100882:	2015      	movs	r0, #21
 8100884:	f7ff ff1c 	bl	81006c0 <MFRC522_Write_Data>
  MFRC522_Write_Data(ModeReg, 0x3D, nss_num);       // CRC Initial value 0x6363
 8100888:	88fb      	ldrh	r3, [r7, #6]
 810088a:	461a      	mov	r2, r3
 810088c:	213d      	movs	r1, #61	; 0x3d
 810088e:	2011      	movs	r0, #17
 8100890:	f7ff ff16 	bl	81006c0 <MFRC522_Write_Data>
  ////  MFRC522_Write_Data(DivlEnReg, 0x14);
  //  MFRC522_Write_Data(DivlEnReg, 0x00, nss_num);
  //  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);

  // turn antenna on
  AntennaOn(nss_num);
 8100894:	88fb      	ldrh	r3, [r7, #6]
 8100896:	4618      	mov	r0, r3
 8100898:	f7ff ffb1 	bl	81007fe <AntennaOn>
//  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
}
 810089c:	bf00      	nop
 810089e:	3708      	adds	r7, #8
 81008a0:	46bd      	mov	sp, r7
 81008a2:	bd80      	pop	{r7, pc}

081008a4 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_Request(uint8_t reqMode, uint8_t *TagType, uint16_t nss_num)
{
 81008a4:	b580      	push	{r7, lr}
 81008a6:	b086      	sub	sp, #24
 81008a8:	af02      	add	r7, sp, #8
 81008aa:	4603      	mov	r3, r0
 81008ac:	6039      	str	r1, [r7, #0]
 81008ae:	71fb      	strb	r3, [r7, #7]
 81008b0:	4613      	mov	r3, r2
 81008b2:	80bb      	strh	r3, [r7, #4]
  uint8_t status;
  uint backBits; // The received data bits

  MFRC522_Write_Data(BitFramingReg, 0x07, nss_num);   // TxLastBists = BitFramingReg[2..0]
 81008b4:	88bb      	ldrh	r3, [r7, #4]
 81008b6:	461a      	mov	r2, r3
 81008b8:	2107      	movs	r1, #7
 81008ba:	200d      	movs	r0, #13
 81008bc:	f7ff ff00 	bl	81006c0 <MFRC522_Write_Data>

  TagType[0] = reqMode;
 81008c0:	683b      	ldr	r3, [r7, #0]
 81008c2:	79fa      	ldrb	r2, [r7, #7]
 81008c4:	701a      	strb	r2, [r3, #0]

  status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits, nss_num);
 81008c6:	88bb      	ldrh	r3, [r7, #4]
 81008c8:	9301      	str	r3, [sp, #4]
 81008ca:	f107 0308 	add.w	r3, r7, #8
 81008ce:	9300      	str	r3, [sp, #0]
 81008d0:	683b      	ldr	r3, [r7, #0]
 81008d2:	2201      	movs	r2, #1
 81008d4:	6839      	ldr	r1, [r7, #0]
 81008d6:	200c      	movs	r0, #12
 81008d8:	f000 f80f 	bl	81008fa <MFRC522_ToCard>
 81008dc:	4603      	mov	r3, r0
 81008de:	73fb      	strb	r3, [r7, #15]
  if ((status != MI_OK) || (backBits != 0x10)) {
 81008e0:	7bfb      	ldrb	r3, [r7, #15]
 81008e2:	2b00      	cmp	r3, #0
 81008e4:	d102      	bne.n	81008ec <MFRC522_Request+0x48>
 81008e6:	68bb      	ldr	r3, [r7, #8]
 81008e8:	2b10      	cmp	r3, #16
 81008ea:	d001      	beq.n	81008f0 <MFRC522_Request+0x4c>
    status = MI_ERR;
 81008ec:	2302      	movs	r3, #2
 81008ee:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 81008f0:	7bfb      	ldrb	r3, [r7, #15]
}
 81008f2:	4618      	mov	r0, r3
 81008f4:	3710      	adds	r7, #16
 81008f6:	46bd      	mov	sp, r7
 81008f8:	bd80      	pop	{r7, pc}

081008fa <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen, uint8_t *backData, uint *backLen, uint16_t nss_num)
{
 81008fa:	b590      	push	{r4, r7, lr}
 81008fc:	b089      	sub	sp, #36	; 0x24
 81008fe:	af00      	add	r7, sp, #0
 8100900:	60b9      	str	r1, [r7, #8]
 8100902:	607b      	str	r3, [r7, #4]
 8100904:	4603      	mov	r3, r0
 8100906:	73fb      	strb	r3, [r7, #15]
 8100908:	4613      	mov	r3, r2
 810090a:	73bb      	strb	r3, [r7, #14]
  uint8_t status = MI_ERR;
 810090c:	2302      	movs	r3, #2
 810090e:	77fb      	strb	r3, [r7, #31]
  uint8_t irqEn = 0x00;
 8100910:	2300      	movs	r3, #0
 8100912:	77bb      	strb	r3, [r7, #30]
  uint8_t waitIRq = 0x00;
 8100914:	2300      	movs	r3, #0
 8100916:	777b      	strb	r3, [r7, #29]
  uint8_t lastBits;
  uint8_t n;
  uint i;

  switch (command)
 8100918:	7bfb      	ldrb	r3, [r7, #15]
 810091a:	2b0c      	cmp	r3, #12
 810091c:	d006      	beq.n	810092c <MFRC522_ToCard+0x32>
 810091e:	2b0e      	cmp	r3, #14
 8100920:	d109      	bne.n	8100936 <MFRC522_ToCard+0x3c>
  {
    case PCD_AUTHENT:     // Certification cards close
      {
        irqEn = 0x12;
 8100922:	2312      	movs	r3, #18
 8100924:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x10;
 8100926:	2310      	movs	r3, #16
 8100928:	777b      	strb	r3, [r7, #29]
        break;
 810092a:	e005      	b.n	8100938 <MFRC522_ToCard+0x3e>
      }
    case PCD_TRANSCEIVE:  // Transmit FIFO data
      {
        irqEn = 0x77;
 810092c:	2377      	movs	r3, #119	; 0x77
 810092e:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x30;
 8100930:	2330      	movs	r3, #48	; 0x30
 8100932:	777b      	strb	r3, [r7, #29]
        break;
 8100934:	e000      	b.n	8100938 <MFRC522_ToCard+0x3e>
      }
    default:
      break;
 8100936:	bf00      	nop
  }

  MFRC522_Write_Data(CommIEnReg, irqEn|0x80, nss_num);  // Interrupt request
 8100938:	7fbb      	ldrb	r3, [r7, #30]
 810093a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 810093e:	b2db      	uxtb	r3, r3
 8100940:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8100942:	4619      	mov	r1, r3
 8100944:	2002      	movs	r0, #2
 8100946:	f7ff febb 	bl	81006c0 <MFRC522_Write_Data>
//  MFRC522_Write_Data(CommIEnReg, 0x7F); //Edit Some

  ClearBitMask(CommIrqReg, 0x80, nss_num);         // Clear all interrupt request bit
 810094a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 810094c:	461a      	mov	r2, r3
 810094e:	2180      	movs	r1, #128	; 0x80
 8100950:	2004      	movs	r0, #4
 8100952:	f7ff ff31 	bl	81007b8 <ClearBitMask>

  SetBitMask(FIFOLevelReg, 0x80, nss_num);         // FlushBuffer=1, FIFO Initialization
 8100956:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100958:	461a      	mov	r2, r3
 810095a:	2180      	movs	r1, #128	; 0x80
 810095c:	200a      	movs	r0, #10
 810095e:	f7ff ff0d 	bl	810077c <SetBitMask>


  MFRC522_Write_Data(CommandReg, PCD_IDLE, nss_num);    // NO action; Cancel the current command
 8100962:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100964:	461a      	mov	r2, r3
 8100966:	2100      	movs	r1, #0
 8100968:	2001      	movs	r0, #1
 810096a:	f7ff fea9 	bl	81006c0 <MFRC522_Write_Data>

  // Writing data to the FIFO
  for (i=0; i<sendLen; i++)
 810096e:	2300      	movs	r3, #0
 8100970:	61bb      	str	r3, [r7, #24]
 8100972:	e00b      	b.n	810098c <MFRC522_ToCard+0x92>
  {
    MFRC522_Write_Data(FIFODataReg, sendData[i], nss_num);
 8100974:	68ba      	ldr	r2, [r7, #8]
 8100976:	69bb      	ldr	r3, [r7, #24]
 8100978:	4413      	add	r3, r2
 810097a:	781b      	ldrb	r3, [r3, #0]
 810097c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 810097e:	4619      	mov	r1, r3
 8100980:	2009      	movs	r0, #9
 8100982:	f7ff fe9d 	bl	81006c0 <MFRC522_Write_Data>
  for (i=0; i<sendLen; i++)
 8100986:	69bb      	ldr	r3, [r7, #24]
 8100988:	3301      	adds	r3, #1
 810098a:	61bb      	str	r3, [r7, #24]
 810098c:	7bbb      	ldrb	r3, [r7, #14]
 810098e:	69ba      	ldr	r2, [r7, #24]
 8100990:	429a      	cmp	r2, r3
 8100992:	d3ef      	bcc.n	8100974 <MFRC522_ToCard+0x7a>
  }

  // Execute the command
  MFRC522_Write_Data(CommandReg, command, nss_num);
 8100994:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8100996:	7bfb      	ldrb	r3, [r7, #15]
 8100998:	4619      	mov	r1, r3
 810099a:	2001      	movs	r0, #1
 810099c:	f7ff fe90 	bl	81006c0 <MFRC522_Write_Data>
  if (command == PCD_TRANSCEIVE)
 81009a0:	7bfb      	ldrb	r3, [r7, #15]
 81009a2:	2b0c      	cmp	r3, #12
 81009a4:	d105      	bne.n	81009b2 <MFRC522_ToCard+0xb8>
  {
    SetBitMask(BitFramingReg, 0x80, nss_num);      // StartSend=1,transmission of data starts
 81009a6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81009a8:	461a      	mov	r2, r3
 81009aa:	2180      	movs	r1, #128	; 0x80
 81009ac:	200d      	movs	r0, #13
 81009ae:	f7ff fee5 	bl	810077c <SetBitMask>
  }

  // Waiting to receive data to complete
  i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 81009b2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 81009b6:	61bb      	str	r3, [r7, #24]
  do
  {
    // CommIrqReg[7..0]
    // Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
    n = MFRC522_Read_Data(CommIrqReg, nss_num);
 81009b8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81009ba:	4619      	mov	r1, r3
 81009bc:	2004      	movs	r0, #4
 81009be:	f7ff fea7 	bl	8100710 <MFRC522_Read_Data>
 81009c2:	4603      	mov	r3, r0
 81009c4:	773b      	strb	r3, [r7, #28]
    i--;
 81009c6:	69bb      	ldr	r3, [r7, #24]
 81009c8:	3b01      	subs	r3, #1
 81009ca:	61bb      	str	r3, [r7, #24]
  }
  while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 81009cc:	69bb      	ldr	r3, [r7, #24]
 81009ce:	2b00      	cmp	r3, #0
 81009d0:	d00a      	beq.n	81009e8 <MFRC522_ToCard+0xee>
 81009d2:	7f3b      	ldrb	r3, [r7, #28]
 81009d4:	f003 0301 	and.w	r3, r3, #1
 81009d8:	2b00      	cmp	r3, #0
 81009da:	d105      	bne.n	81009e8 <MFRC522_ToCard+0xee>
 81009dc:	7f3a      	ldrb	r2, [r7, #28]
 81009de:	7f7b      	ldrb	r3, [r7, #29]
 81009e0:	4013      	ands	r3, r2
 81009e2:	b2db      	uxtb	r3, r3
 81009e4:	2b00      	cmp	r3, #0
 81009e6:	d0e7      	beq.n	81009b8 <MFRC522_ToCard+0xbe>

  ClearBitMask(BitFramingReg, 0x80, nss_num);      // StartSend=0
 81009e8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81009ea:	461a      	mov	r2, r3
 81009ec:	2180      	movs	r1, #128	; 0x80
 81009ee:	200d      	movs	r0, #13
 81009f0:	f7ff fee2 	bl	81007b8 <ClearBitMask>

  if (i != 0)
 81009f4:	69bb      	ldr	r3, [r7, #24]
 81009f6:	2b00      	cmp	r3, #0
 81009f8:	d05a      	beq.n	8100ab0 <MFRC522_ToCard+0x1b6>
  {
    if(!(MFRC522_Read_Data(ErrorReg, nss_num) & 0x1B))  // BufferOvfl Collerr CRCErr ProtecolErr
 81009fa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 81009fc:	4619      	mov	r1, r3
 81009fe:	2006      	movs	r0, #6
 8100a00:	f7ff fe86 	bl	8100710 <MFRC522_Read_Data>
 8100a04:	4603      	mov	r3, r0
 8100a06:	f003 031b 	and.w	r3, r3, #27
 8100a0a:	2b00      	cmp	r3, #0
 8100a0c:	d14e      	bne.n	8100aac <MFRC522_ToCard+0x1b2>
    {
      status = MI_OK;
 8100a0e:	2300      	movs	r3, #0
 8100a10:	77fb      	strb	r3, [r7, #31]
      if (n & irqEn & 0x01)
 8100a12:	7f3a      	ldrb	r2, [r7, #28]
 8100a14:	7fbb      	ldrb	r3, [r7, #30]
 8100a16:	4013      	ands	r3, r2
 8100a18:	b2db      	uxtb	r3, r3
 8100a1a:	f003 0301 	and.w	r3, r3, #1
 8100a1e:	2b00      	cmp	r3, #0
 8100a20:	d001      	beq.n	8100a26 <MFRC522_ToCard+0x12c>
      {
        status = MI_NOTAGERR;             // ??
 8100a22:	2301      	movs	r3, #1
 8100a24:	77fb      	strb	r3, [r7, #31]
      }

      if (command == PCD_TRANSCEIVE)
 8100a26:	7bfb      	ldrb	r3, [r7, #15]
 8100a28:	2b0c      	cmp	r3, #12
 8100a2a:	d141      	bne.n	8100ab0 <MFRC522_ToCard+0x1b6>
      {
        n = MFRC522_Read_Data(FIFOLevelReg, nss_num);
 8100a2c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100a2e:	4619      	mov	r1, r3
 8100a30:	200a      	movs	r0, #10
 8100a32:	f7ff fe6d 	bl	8100710 <MFRC522_Read_Data>
 8100a36:	4603      	mov	r3, r0
 8100a38:	773b      	strb	r3, [r7, #28]
        lastBits = MFRC522_Read_Data(ControlReg, nss_num) & 0x07;
 8100a3a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100a3c:	4619      	mov	r1, r3
 8100a3e:	200c      	movs	r0, #12
 8100a40:	f7ff fe66 	bl	8100710 <MFRC522_Read_Data>
 8100a44:	4603      	mov	r3, r0
 8100a46:	f003 0307 	and.w	r3, r3, #7
 8100a4a:	75fb      	strb	r3, [r7, #23]
        if (lastBits)
 8100a4c:	7dfb      	ldrb	r3, [r7, #23]
 8100a4e:	2b00      	cmp	r3, #0
 8100a50:	d008      	beq.n	8100a64 <MFRC522_ToCard+0x16a>
        {
          *backLen = (n-1)*8 + lastBits;
 8100a52:	7f3b      	ldrb	r3, [r7, #28]
 8100a54:	3b01      	subs	r3, #1
 8100a56:	00da      	lsls	r2, r3, #3
 8100a58:	7dfb      	ldrb	r3, [r7, #23]
 8100a5a:	4413      	add	r3, r2
 8100a5c:	461a      	mov	r2, r3
 8100a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8100a60:	601a      	str	r2, [r3, #0]
 8100a62:	e004      	b.n	8100a6e <MFRC522_ToCard+0x174>
        }
        else
        {
          *backLen = n*8;
 8100a64:	7f3b      	ldrb	r3, [r7, #28]
 8100a66:	00db      	lsls	r3, r3, #3
 8100a68:	461a      	mov	r2, r3
 8100a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8100a6c:	601a      	str	r2, [r3, #0]
        }

        if (n == 0)
 8100a6e:	7f3b      	ldrb	r3, [r7, #28]
 8100a70:	2b00      	cmp	r3, #0
 8100a72:	d101      	bne.n	8100a78 <MFRC522_ToCard+0x17e>
        {
          n = 1;
 8100a74:	2301      	movs	r3, #1
 8100a76:	773b      	strb	r3, [r7, #28]
        }
        if (n > MAX_LEN)
 8100a78:	7f3b      	ldrb	r3, [r7, #28]
 8100a7a:	2b10      	cmp	r3, #16
 8100a7c:	d901      	bls.n	8100a82 <MFRC522_ToCard+0x188>
        {
          n = MAX_LEN;
 8100a7e:	2310      	movs	r3, #16
 8100a80:	773b      	strb	r3, [r7, #28]
        }

        // Reading the received data in FIFO
        for (i=0; i<n; i++)
 8100a82:	2300      	movs	r3, #0
 8100a84:	61bb      	str	r3, [r7, #24]
 8100a86:	e00c      	b.n	8100aa2 <MFRC522_ToCard+0x1a8>
        {
          backData[i] = MFRC522_Read_Data(FIFODataReg, nss_num);
 8100a88:	687a      	ldr	r2, [r7, #4]
 8100a8a:	69bb      	ldr	r3, [r7, #24]
 8100a8c:	18d4      	adds	r4, r2, r3
 8100a8e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8100a90:	4619      	mov	r1, r3
 8100a92:	2009      	movs	r0, #9
 8100a94:	f7ff fe3c 	bl	8100710 <MFRC522_Read_Data>
 8100a98:	4603      	mov	r3, r0
 8100a9a:	7023      	strb	r3, [r4, #0]
        for (i=0; i<n; i++)
 8100a9c:	69bb      	ldr	r3, [r7, #24]
 8100a9e:	3301      	adds	r3, #1
 8100aa0:	61bb      	str	r3, [r7, #24]
 8100aa2:	7f3b      	ldrb	r3, [r7, #28]
 8100aa4:	69ba      	ldr	r2, [r7, #24]
 8100aa6:	429a      	cmp	r2, r3
 8100aa8:	d3ee      	bcc.n	8100a88 <MFRC522_ToCard+0x18e>
 8100aaa:	e001      	b.n	8100ab0 <MFRC522_ToCard+0x1b6>
        }
      }
    }
    else {
      //printf("~~~ buffer overflow, collerr, crcerr, or protecolerr\r\n");
      status = MI_ERR;
 8100aac:	2302      	movs	r3, #2
 8100aae:	77fb      	strb	r3, [r7, #31]
  }
  else {
    //printf("~~~ request timed out\r\n");
  }

  return status;
 8100ab0:	7ffb      	ldrb	r3, [r7, #31]
}
 8100ab2:	4618      	mov	r0, r3
 8100ab4:	3724      	adds	r7, #36	; 0x24
 8100ab6:	46bd      	mov	sp, r7
 8100ab8:	bd90      	pop	{r4, r7, pc}

08100aba <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uint8_t MFRC522_Anticoll(uint8_t *serNum, uint16_t nss_num)
{
 8100aba:	b580      	push	{r7, lr}
 8100abc:	b086      	sub	sp, #24
 8100abe:	af02      	add	r7, sp, #8
 8100ac0:	6078      	str	r0, [r7, #4]
 8100ac2:	460b      	mov	r3, r1
 8100ac4:	807b      	strh	r3, [r7, #2]
  uint8_t status;
  uint8_t i;
  uint8_t serNumCheck=0;
 8100ac6:	2300      	movs	r3, #0
 8100ac8:	737b      	strb	r3, [r7, #13]
  uint unLen;


  //ClearBitMask(Status2Reg, 0x08);		//TempSensclear
  //ClearBitMask(CollReg,0x80);			//ValuesAfterColl
  MFRC522_Write_Data(BitFramingReg, 0x00, nss_num);		//TxLastBists = BitFramingReg[2..0]
 8100aca:	887b      	ldrh	r3, [r7, #2]
 8100acc:	461a      	mov	r2, r3
 8100ace:	2100      	movs	r1, #0
 8100ad0:	200d      	movs	r0, #13
 8100ad2:	f7ff fdf5 	bl	81006c0 <MFRC522_Write_Data>

  serNum[0] = PICC_ANTICOLL;
 8100ad6:	687b      	ldr	r3, [r7, #4]
 8100ad8:	2293      	movs	r2, #147	; 0x93
 8100ada:	701a      	strb	r2, [r3, #0]
  serNum[1] = 0x20;
 8100adc:	687b      	ldr	r3, [r7, #4]
 8100ade:	3301      	adds	r3, #1
 8100ae0:	2220      	movs	r2, #32
 8100ae2:	701a      	strb	r2, [r3, #0]
  status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen, nss_num);
 8100ae4:	887b      	ldrh	r3, [r7, #2]
 8100ae6:	9301      	str	r3, [sp, #4]
 8100ae8:	f107 0308 	add.w	r3, r7, #8
 8100aec:	9300      	str	r3, [sp, #0]
 8100aee:	687b      	ldr	r3, [r7, #4]
 8100af0:	2202      	movs	r2, #2
 8100af2:	6879      	ldr	r1, [r7, #4]
 8100af4:	200c      	movs	r0, #12
 8100af6:	f7ff ff00 	bl	81008fa <MFRC522_ToCard>
 8100afa:	4603      	mov	r3, r0
 8100afc:	73fb      	strb	r3, [r7, #15]

  if (status == MI_OK)
 8100afe:	7bfb      	ldrb	r3, [r7, #15]
 8100b00:	2b00      	cmp	r3, #0
 8100b02:	d118      	bne.n	8100b36 <MFRC522_Anticoll+0x7c>
  {
    //Check card serial number
    for (i=0; i<4; i++)
 8100b04:	2300      	movs	r3, #0
 8100b06:	73bb      	strb	r3, [r7, #14]
 8100b08:	e009      	b.n	8100b1e <MFRC522_Anticoll+0x64>
    {
      serNumCheck ^= serNum[i];
 8100b0a:	7bbb      	ldrb	r3, [r7, #14]
 8100b0c:	687a      	ldr	r2, [r7, #4]
 8100b0e:	4413      	add	r3, r2
 8100b10:	781a      	ldrb	r2, [r3, #0]
 8100b12:	7b7b      	ldrb	r3, [r7, #13]
 8100b14:	4053      	eors	r3, r2
 8100b16:	737b      	strb	r3, [r7, #13]
    for (i=0; i<4; i++)
 8100b18:	7bbb      	ldrb	r3, [r7, #14]
 8100b1a:	3301      	adds	r3, #1
 8100b1c:	73bb      	strb	r3, [r7, #14]
 8100b1e:	7bbb      	ldrb	r3, [r7, #14]
 8100b20:	2b03      	cmp	r3, #3
 8100b22:	d9f2      	bls.n	8100b0a <MFRC522_Anticoll+0x50>
    }
    if (serNumCheck != serNum[i])
 8100b24:	7bbb      	ldrb	r3, [r7, #14]
 8100b26:	687a      	ldr	r2, [r7, #4]
 8100b28:	4413      	add	r3, r2
 8100b2a:	781b      	ldrb	r3, [r3, #0]
 8100b2c:	7b7a      	ldrb	r2, [r7, #13]
 8100b2e:	429a      	cmp	r2, r3
 8100b30:	d001      	beq.n	8100b36 <MFRC522_Anticoll+0x7c>
    {
      status = MI_ERR;
 8100b32:	2302      	movs	r3, #2
 8100b34:	73fb      	strb	r3, [r7, #15]
    }
  }

  //SetBitMask(CollReg, 0x80);		//ValuesAfterColl=1

  return status;
 8100b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8100b38:	4618      	mov	r0, r3
 8100b3a:	3710      	adds	r7, #16
 8100b3c:	46bd      	mov	sp, r7
 8100b3e:	bd80      	pop	{r7, pc}

08100b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100b40:	b580      	push	{r7, lr}
 8100b42:	b084      	sub	sp, #16
 8100b44:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100b46:	4b95      	ldr	r3, [pc, #596]	; (8100d9c <main+0x25c>)
 8100b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b4c:	4a93      	ldr	r2, [pc, #588]	; (8100d9c <main+0x25c>)
 8100b4e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100b52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b56:	4b91      	ldr	r3, [pc, #580]	; (8100d9c <main+0x25c>)
 8100b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100b60:	607b      	str	r3, [r7, #4]
 8100b62:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100b64:	2001      	movs	r0, #1
 8100b66:	f002 fecd 	bl	8103904 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100b6a:	f002 ff57 	bl	8103a1c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100b6e:	2201      	movs	r2, #1
 8100b70:	2102      	movs	r1, #2
 8100b72:	2000      	movs	r0, #0
 8100b74:	f002 fed8 	bl	8103928 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100b78:	4b89      	ldr	r3, [pc, #548]	; (8100da0 <main+0x260>)
 8100b7a:	681b      	ldr	r3, [r3, #0]
 8100b7c:	091b      	lsrs	r3, r3, #4
 8100b7e:	f003 030f 	and.w	r3, r3, #15
 8100b82:	2b07      	cmp	r3, #7
 8100b84:	d108      	bne.n	8100b98 <main+0x58>
 8100b86:	4b87      	ldr	r3, [pc, #540]	; (8100da4 <main+0x264>)
 8100b88:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100b8c:	4a85      	ldr	r2, [pc, #532]	; (8100da4 <main+0x264>)
 8100b8e:	f043 0301 	orr.w	r3, r3, #1
 8100b92:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100b96:	e007      	b.n	8100ba8 <main+0x68>
 8100b98:	4b82      	ldr	r3, [pc, #520]	; (8100da4 <main+0x264>)
 8100b9a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100b9e:	4a81      	ldr	r2, [pc, #516]	; (8100da4 <main+0x264>)
 8100ba0:	f043 0301 	orr.w	r3, r3, #1
 8100ba4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100ba8:	f000 fbae 	bl	8101308 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100bac:	f000 f99a 	bl	8100ee4 <MX_GPIO_Init>
  MX_DMA_Init();
 8100bb0:	f000 f970 	bl	8100e94 <MX_DMA_Init>
  MX_SPI1_Init();
 8100bb4:	f000 f918 	bl	8100de8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // Reset MC14515
  MC14515_Set_Output_All_High();
 8100bb8:	f7ff fd6a 	bl	8100690 <MC14515_Set_Output_All_High>

  // Reset MFRC522
  HAL_GPIO_WritePin(RC522_Rst_GPIO_Port, RC522_Rst_Pin, GPIO_PIN_SET);
 8100bbc:	2201      	movs	r2, #1
 8100bbe:	2120      	movs	r1, #32
 8100bc0:	4879      	ldr	r0, [pc, #484]	; (8100da8 <main+0x268>)
 8100bc2:	f002 fe6b 	bl	810389c <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8100bc6:	200a      	movs	r0, #10
 8100bc8:	f000 fc52 	bl	8101470 <HAL_Delay>

  // Init MFRC522
  for (int i = 0; i < MFRC522_SLAVE_MAX; ++i)
 8100bcc:	2300      	movs	r3, #0
 8100bce:	60fb      	str	r3, [r7, #12]
 8100bd0:	e007      	b.n	8100be2 <main+0xa2>
  {
	MFRC522_Init(i);
 8100bd2:	68fb      	ldr	r3, [r7, #12]
 8100bd4:	b29b      	uxth	r3, r3
 8100bd6:	4618      	mov	r0, r3
 8100bd8:	f7ff fe2f 	bl	810083a <MFRC522_Init>
  for (int i = 0; i < MFRC522_SLAVE_MAX; ++i)
 8100bdc:	68fb      	ldr	r3, [r7, #12]
 8100bde:	3301      	adds	r3, #1
 8100be0:	60fb      	str	r3, [r7, #12]
 8100be2:	68fb      	ldr	r3, [r7, #12]
 8100be4:	2b0b      	cmp	r3, #11
 8100be6:	ddf4      	ble.n	8100bd2 <main+0x92>
  }

 // Test Code
  status = MFRC522_Read_Data(VersionReg,slave_num);
 8100be8:	4b70      	ldr	r3, [pc, #448]	; (8100dac <main+0x26c>)
 8100bea:	881b      	ldrh	r3, [r3, #0]
 8100bec:	4619      	mov	r1, r3
 8100bee:	2037      	movs	r0, #55	; 0x37
 8100bf0:	f7ff fd8e 	bl	8100710 <MFRC522_Read_Data>
 8100bf4:	4603      	mov	r3, r0
 8100bf6:	461a      	mov	r2, r3
 8100bf8:	4b6d      	ldr	r3, [pc, #436]	; (8100db0 <main+0x270>)
 8100bfa:	701a      	strb	r2, [r3, #0]

   testFlag = 1;
 8100bfc:	4b6d      	ldr	r3, [pc, #436]	; (8100db4 <main+0x274>)
 8100bfe:	2201      	movs	r2, #1
 8100c00:	701a      	strb	r2, [r3, #0]
   testStatus= 99;
 8100c02:	4b6d      	ldr	r3, [pc, #436]	; (8100db8 <main+0x278>)
 8100c04:	2263      	movs	r2, #99	; 0x63
 8100c06:	701a      	strb	r2, [r3, #0]
   testCount=0;
 8100c08:	4b6c      	ldr	r3, [pc, #432]	; (8100dbc <main+0x27c>)
 8100c0a:	2200      	movs	r2, #0
 8100c0c:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      if(HAL_GetTick() - timemsM4_LED > 1000)
 8100c0e:	f000 fc23 	bl	8101458 <HAL_GetTick>
 8100c12:	4602      	mov	r2, r0
 8100c14:	4b6a      	ldr	r3, [pc, #424]	; (8100dc0 <main+0x280>)
 8100c16:	681b      	ldr	r3, [r3, #0]
 8100c18:	1ad3      	subs	r3, r2, r3
 8100c1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8100c1e:	d908      	bls.n	8100c32 <main+0xf2>
      {
    	  timemsM4_LED = HAL_GetTick();
 8100c20:	f000 fc1a 	bl	8101458 <HAL_GetTick>
 8100c24:	4603      	mov	r3, r0
 8100c26:	4a66      	ldr	r2, [pc, #408]	; (8100dc0 <main+0x280>)
 8100c28:	6013      	str	r3, [r2, #0]
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8100c2a:	2102      	movs	r1, #2
 8100c2c:	4865      	ldr	r0, [pc, #404]	; (8100dc4 <main+0x284>)
 8100c2e:	f002 fe4e 	bl	81038ce <HAL_GPIO_TogglePin>
      }

   	  //////
      if(HAL_GetTick() - timemsM4 > 100)
 8100c32:	f000 fc11 	bl	8101458 <HAL_GetTick>
 8100c36:	4602      	mov	r2, r0
 8100c38:	4b63      	ldr	r3, [pc, #396]	; (8100dc8 <main+0x288>)
 8100c3a:	681b      	ldr	r3, [r3, #0]
 8100c3c:	1ad3      	subs	r3, r2, r3
 8100c3e:	2b64      	cmp	r3, #100	; 0x64
 8100c40:	d9e5      	bls.n	8100c0e <main+0xce>
      {
    	timemsM4 = HAL_GetTick();
 8100c42:	f000 fc09 	bl	8101458 <HAL_GetTick>
 8100c46:	4603      	mov	r3, r0
 8100c48:	4a5f      	ldr	r2, [pc, #380]	; (8100dc8 <main+0x288>)
 8100c4a:	6013      	str	r3, [r2, #0]
    	slave_num = (slave_num + 1)%MFRC522_SLAVE_MAX ;
 8100c4c:	4b57      	ldr	r3, [pc, #348]	; (8100dac <main+0x26c>)
 8100c4e:	881b      	ldrh	r3, [r3, #0]
 8100c50:	1c5a      	adds	r2, r3, #1
 8100c52:	4b5e      	ldr	r3, [pc, #376]	; (8100dcc <main+0x28c>)
 8100c54:	fb83 1302 	smull	r1, r3, r3, r2
 8100c58:	1059      	asrs	r1, r3, #1
 8100c5a:	17d3      	asrs	r3, r2, #31
 8100c5c:	1ac9      	subs	r1, r1, r3
 8100c5e:	460b      	mov	r3, r1
 8100c60:	005b      	lsls	r3, r3, #1
 8100c62:	440b      	add	r3, r1
 8100c64:	009b      	lsls	r3, r3, #2
 8100c66:	1ad1      	subs	r1, r2, r3
 8100c68:	b28a      	uxth	r2, r1
 8100c6a:	4b50      	ldr	r3, [pc, #320]	; (8100dac <main+0x26c>)
 8100c6c:	801a      	strh	r2, [r3, #0]
		if(hspi1.State == HAL_SPI_STATE_READY)
 8100c6e:	4b58      	ldr	r3, [pc, #352]	; (8100dd0 <main+0x290>)
 8100c70:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8100c74:	b2db      	uxtb	r3, r3
 8100c76:	2b01      	cmp	r3, #1
 8100c78:	d148      	bne.n	8100d0c <main+0x1cc>
		{
			for (int i = 0; i < 16; i++)
 8100c7a:	2300      	movs	r3, #0
 8100c7c:	60bb      	str	r3, [r7, #8]
 8100c7e:	e007      	b.n	8100c90 <main+0x150>
			{
				cardstr[i] = 0;
 8100c80:	4a54      	ldr	r2, [pc, #336]	; (8100dd4 <main+0x294>)
 8100c82:	68bb      	ldr	r3, [r7, #8]
 8100c84:	4413      	add	r3, r2
 8100c86:	2200      	movs	r2, #0
 8100c88:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < 16; i++)
 8100c8a:	68bb      	ldr	r3, [r7, #8]
 8100c8c:	3301      	adds	r3, #1
 8100c8e:	60bb      	str	r3, [r7, #8]
 8100c90:	68bb      	ldr	r3, [r7, #8]
 8100c92:	2b0f      	cmp	r3, #15
 8100c94:	ddf4      	ble.n	8100c80 <main+0x140>
			}
			status = 0;
 8100c96:	4b46      	ldr	r3, [pc, #280]	; (8100db0 <main+0x270>)
 8100c98:	2200      	movs	r2, #0
 8100c9a:	701a      	strb	r2, [r3, #0]
			// Find cards
			status = MFRC522_Request(PICC_REQIDL, cardstr,slave_num);
 8100c9c:	4b43      	ldr	r3, [pc, #268]	; (8100dac <main+0x26c>)
 8100c9e:	881b      	ldrh	r3, [r3, #0]
 8100ca0:	461a      	mov	r2, r3
 8100ca2:	494c      	ldr	r1, [pc, #304]	; (8100dd4 <main+0x294>)
 8100ca4:	2026      	movs	r0, #38	; 0x26
 8100ca6:	f7ff fdfd 	bl	81008a4 <MFRC522_Request>
 8100caa:	4603      	mov	r3, r0
 8100cac:	461a      	mov	r2, r3
 8100cae:	4b40      	ldr	r3, [pc, #256]	; (8100db0 <main+0x270>)
 8100cb0:	701a      	strb	r2, [r3, #0]
				if(status == MI_OK)
 8100cb2:	4b3f      	ldr	r3, [pc, #252]	; (8100db0 <main+0x270>)
 8100cb4:	781b      	ldrb	r3, [r3, #0]
 8100cb6:	2b00      	cmp	r3, #0
 8100cb8:	d128      	bne.n	8100d0c <main+0x1cc>
				{
				result = 0;
 8100cba:	4b47      	ldr	r3, [pc, #284]	; (8100dd8 <main+0x298>)
 8100cbc:	2200      	movs	r2, #0
 8100cbe:	801a      	strh	r2, [r3, #0]
				result++;
 8100cc0:	4b45      	ldr	r3, [pc, #276]	; (8100dd8 <main+0x298>)
 8100cc2:	881b      	ldrh	r3, [r3, #0]
 8100cc4:	3301      	adds	r3, #1
 8100cc6:	b29a      	uxth	r2, r3
 8100cc8:	4b43      	ldr	r3, [pc, #268]	; (8100dd8 <main+0x298>)
 8100cca:	801a      	strh	r2, [r3, #0]
				status = MFRC522_Anticoll(cardstr,slave_num);
 8100ccc:	4b37      	ldr	r3, [pc, #220]	; (8100dac <main+0x26c>)
 8100cce:	881b      	ldrh	r3, [r3, #0]
 8100cd0:	4619      	mov	r1, r3
 8100cd2:	4840      	ldr	r0, [pc, #256]	; (8100dd4 <main+0x294>)
 8100cd4:	f7ff fef1 	bl	8100aba <MFRC522_Anticoll>
 8100cd8:	4603      	mov	r3, r0
 8100cda:	461a      	mov	r2, r3
 8100cdc:	4b34      	ldr	r3, [pc, #208]	; (8100db0 <main+0x270>)
 8100cde:	701a      	strb	r2, [r3, #0]
					if(status == MI_OK)
 8100ce0:	4b33      	ldr	r3, [pc, #204]	; (8100db0 <main+0x270>)
 8100ce2:	781b      	ldrb	r3, [r3, #0]
 8100ce4:	2b00      	cmp	r3, #0
 8100ce6:	d111      	bne.n	8100d0c <main+0x1cc>
					{
					  result++;
 8100ce8:	4b3b      	ldr	r3, [pc, #236]	; (8100dd8 <main+0x298>)
 8100cea:	881b      	ldrh	r3, [r3, #0]
 8100cec:	3301      	adds	r3, #1
 8100cee:	b29a      	uxth	r2, r3
 8100cf0:	4b39      	ldr	r3, [pc, #228]	; (8100dd8 <main+0x298>)
 8100cf2:	801a      	strh	r2, [r3, #0]
					  UID[0] = cardstr[0];
 8100cf4:	4b37      	ldr	r3, [pc, #220]	; (8100dd4 <main+0x294>)
 8100cf6:	781a      	ldrb	r2, [r3, #0]
 8100cf8:	4b38      	ldr	r3, [pc, #224]	; (8100ddc <main+0x29c>)
 8100cfa:	701a      	strb	r2, [r3, #0]
					  UID[1] = cardstr[1];
 8100cfc:	4b35      	ldr	r3, [pc, #212]	; (8100dd4 <main+0x294>)
 8100cfe:	785a      	ldrb	r2, [r3, #1]
 8100d00:	4b36      	ldr	r3, [pc, #216]	; (8100ddc <main+0x29c>)
 8100d02:	705a      	strb	r2, [r3, #1]
					  UID[2] = cardstr[2];
 8100d04:	4b33      	ldr	r3, [pc, #204]	; (8100dd4 <main+0x294>)
 8100d06:	789a      	ldrb	r2, [r3, #2]
 8100d08:	4b34      	ldr	r3, [pc, #208]	; (8100ddc <main+0x29c>)
 8100d0a:	709a      	strb	r2, [r3, #2]
				}
		}



      	 testvar = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8100d0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8100d10:	4833      	ldr	r0, [pc, #204]	; (8100de0 <main+0x2a0>)
 8100d12:	f002 fdab 	bl	810386c <HAL_GPIO_ReadPin>
 8100d16:	4603      	mov	r3, r0
 8100d18:	461a      	mov	r2, r3
 8100d1a:	4b32      	ldr	r3, [pc, #200]	; (8100de4 <main+0x2a4>)
 8100d1c:	701a      	strb	r2, [r3, #0]
      	 if(testvar == GPIO_PIN_SET && testFlag == 1)
 8100d1e:	4b31      	ldr	r3, [pc, #196]	; (8100de4 <main+0x2a4>)
 8100d20:	781b      	ldrb	r3, [r3, #0]
 8100d22:	2b01      	cmp	r3, #1
 8100d24:	d114      	bne.n	8100d50 <main+0x210>
 8100d26:	4b23      	ldr	r3, [pc, #140]	; (8100db4 <main+0x274>)
 8100d28:	781b      	ldrb	r3, [r3, #0]
 8100d2a:	2b01      	cmp	r3, #1
 8100d2c:	d110      	bne.n	8100d50 <main+0x210>
      	 {
      		testCount+=1;
 8100d2e:	4b23      	ldr	r3, [pc, #140]	; (8100dbc <main+0x27c>)
 8100d30:	681b      	ldr	r3, [r3, #0]
 8100d32:	3301      	adds	r3, #1
 8100d34:	4a21      	ldr	r2, [pc, #132]	; (8100dbc <main+0x27c>)
 8100d36:	6013      	str	r3, [r2, #0]
      		testStatus= 1;
 8100d38:	4b1f      	ldr	r3, [pc, #124]	; (8100db8 <main+0x278>)
 8100d3a:	2201      	movs	r2, #1
 8100d3c:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 8100d3e:	4b1d      	ldr	r3, [pc, #116]	; (8100db4 <main+0x274>)
 8100d40:	2200      	movs	r2, #0
 8100d42:	701a      	strb	r2, [r3, #0]
      		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 8100d44:	2200      	movs	r2, #0
 8100d46:	2101      	movs	r1, #1
 8100d48:	4817      	ldr	r0, [pc, #92]	; (8100da8 <main+0x268>)
 8100d4a:	f002 fda7 	bl	810389c <HAL_GPIO_WritePin>
 8100d4e:	e023      	b.n	8100d98 <main+0x258>
//						}
//					}
//			}

      	 }
      	 else if (testvar == GPIO_PIN_RESET && testFlag == 0)
 8100d50:	4b24      	ldr	r3, [pc, #144]	; (8100de4 <main+0x2a4>)
 8100d52:	781b      	ldrb	r3, [r3, #0]
 8100d54:	2b00      	cmp	r3, #0
 8100d56:	d10f      	bne.n	8100d78 <main+0x238>
 8100d58:	4b16      	ldr	r3, [pc, #88]	; (8100db4 <main+0x274>)
 8100d5a:	781b      	ldrb	r3, [r3, #0]
 8100d5c:	2b00      	cmp	r3, #0
 8100d5e:	d10b      	bne.n	8100d78 <main+0x238>
      	 {
      		testStatus=2;
 8100d60:	4b15      	ldr	r3, [pc, #84]	; (8100db8 <main+0x278>)
 8100d62:	2202      	movs	r2, #2
 8100d64:	701a      	strb	r2, [r3, #0]
      		testFlag = 1;
 8100d66:	4b13      	ldr	r3, [pc, #76]	; (8100db4 <main+0x274>)
 8100d68:	2201      	movs	r2, #1
 8100d6a:	701a      	strb	r2, [r3, #0]
      		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8100d6c:	2201      	movs	r2, #1
 8100d6e:	2101      	movs	r1, #1
 8100d70:	480d      	ldr	r0, [pc, #52]	; (8100da8 <main+0x268>)
 8100d72:	f002 fd93 	bl	810389c <HAL_GPIO_WritePin>
 8100d76:	e00f      	b.n	8100d98 <main+0x258>
      	 }
      	 else if (testvar == GPIO_PIN_SET && testFlag == 0)
 8100d78:	4b1a      	ldr	r3, [pc, #104]	; (8100de4 <main+0x2a4>)
 8100d7a:	781b      	ldrb	r3, [r3, #0]
 8100d7c:	2b01      	cmp	r3, #1
 8100d7e:	f47f af46 	bne.w	8100c0e <main+0xce>
 8100d82:	4b0c      	ldr	r3, [pc, #48]	; (8100db4 <main+0x274>)
 8100d84:	781b      	ldrb	r3, [r3, #0]
 8100d86:	2b00      	cmp	r3, #0
 8100d88:	f47f af41 	bne.w	8100c0e <main+0xce>
      	 {
      		testStatus= 3;
 8100d8c:	4b0a      	ldr	r3, [pc, #40]	; (8100db8 <main+0x278>)
 8100d8e:	2203      	movs	r2, #3
 8100d90:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 8100d92:	4b08      	ldr	r3, [pc, #32]	; (8100db4 <main+0x274>)
 8100d94:	2200      	movs	r2, #0
 8100d96:	701a      	strb	r2, [r3, #0]
      if(HAL_GetTick() - timemsM4_LED > 1000)
 8100d98:	e739      	b.n	8100c0e <main+0xce>
 8100d9a:	bf00      	nop
 8100d9c:	58024400 	.word	0x58024400
 8100da0:	e000ed00 	.word	0xe000ed00
 8100da4:	58026400 	.word	0x58026400
 8100da8:	58020400 	.word	0x58020400
 8100dac:	100001b4 	.word	0x100001b4
 8100db0:	100001b6 	.word	0x100001b6
 8100db4:	100001a5 	.word	0x100001a5
 8100db8:	100001a6 	.word	0x100001a6
 8100dbc:	100001a8 	.word	0x100001a8
 8100dc0:	100001b0 	.word	0x100001b0
 8100dc4:	58021000 	.word	0x58021000
 8100dc8:	100001ac 	.word	0x100001ac
 8100dcc:	2aaaaaab 	.word	0x2aaaaaab
 8100dd0:	1000002c 	.word	0x1000002c
 8100dd4:	100001b8 	.word	0x100001b8
 8100dd8:	100001ca 	.word	0x100001ca
 8100ddc:	100001cc 	.word	0x100001cc
 8100de0:	58020800 	.word	0x58020800
 8100de4:	100001a4 	.word	0x100001a4

08100de8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8100de8:	b580      	push	{r7, lr}
 8100dea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8100dec:	4b27      	ldr	r3, [pc, #156]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100dee:	4a28      	ldr	r2, [pc, #160]	; (8100e90 <MX_SPI1_Init+0xa8>)
 8100df0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8100df2:	4b26      	ldr	r3, [pc, #152]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100df4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100df8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8100dfa:	4b24      	ldr	r3, [pc, #144]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8100e00:	4b22      	ldr	r3, [pc, #136]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e02:	2207      	movs	r2, #7
 8100e04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100e06:	4b21      	ldr	r3, [pc, #132]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e08:	2200      	movs	r2, #0
 8100e0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100e0c:	4b1f      	ldr	r3, [pc, #124]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e0e:	2200      	movs	r2, #0
 8100e10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8100e12:	4b1e      	ldr	r3, [pc, #120]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e14:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8100e18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8100e1a:	4b1c      	ldr	r3, [pc, #112]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e1c:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8100e20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100e22:	4b1a      	ldr	r3, [pc, #104]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e24:	2200      	movs	r2, #0
 8100e26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8100e28:	4b18      	ldr	r3, [pc, #96]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e2a:	2200      	movs	r2, #0
 8100e2c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100e2e:	4b17      	ldr	r3, [pc, #92]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e30:	2200      	movs	r2, #0
 8100e32:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8100e34:	4b15      	ldr	r3, [pc, #84]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e36:	2200      	movs	r2, #0
 8100e38:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100e3a:	4b14      	ldr	r3, [pc, #80]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100e40:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100e42:	4b12      	ldr	r3, [pc, #72]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e44:	2200      	movs	r2, #0
 8100e46:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100e48:	4b10      	ldr	r3, [pc, #64]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e4a:	2200      	movs	r2, #0
 8100e4c:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100e4e:	4b0f      	ldr	r3, [pc, #60]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e50:	2200      	movs	r2, #0
 8100e52:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100e54:	4b0d      	ldr	r3, [pc, #52]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e56:	2200      	movs	r2, #0
 8100e58:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100e5a:	4b0c      	ldr	r3, [pc, #48]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e5c:	2200      	movs	r2, #0
 8100e5e:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100e60:	4b0a      	ldr	r3, [pc, #40]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e62:	2200      	movs	r2, #0
 8100e64:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100e66:	4b09      	ldr	r3, [pc, #36]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e68:	2200      	movs	r2, #0
 8100e6a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100e6c:	4b07      	ldr	r3, [pc, #28]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e6e:	2200      	movs	r2, #0
 8100e70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100e72:	4b06      	ldr	r3, [pc, #24]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e74:	2200      	movs	r2, #0
 8100e76:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8100e78:	4804      	ldr	r0, [pc, #16]	; (8100e8c <MX_SPI1_Init+0xa4>)
 8100e7a:	f002 ff57 	bl	8103d2c <HAL_SPI_Init>
 8100e7e:	4603      	mov	r3, r0
 8100e80:	2b00      	cmp	r3, #0
 8100e82:	d001      	beq.n	8100e88 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8100e84:	f000 f8d8 	bl	8101038 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8100e88:	bf00      	nop
 8100e8a:	bd80      	pop	{r7, pc}
 8100e8c:	1000002c 	.word	0x1000002c
 8100e90:	40013000 	.word	0x40013000

08100e94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8100e94:	b580      	push	{r7, lr}
 8100e96:	b082      	sub	sp, #8
 8100e98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8100e9a:	4b11      	ldr	r3, [pc, #68]	; (8100ee0 <MX_DMA_Init+0x4c>)
 8100e9c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100ea0:	4a0f      	ldr	r2, [pc, #60]	; (8100ee0 <MX_DMA_Init+0x4c>)
 8100ea2:	f043 0301 	orr.w	r3, r3, #1
 8100ea6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100eaa:	4b0d      	ldr	r3, [pc, #52]	; (8100ee0 <MX_DMA_Init+0x4c>)
 8100eac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100eb0:	f003 0301 	and.w	r3, r3, #1
 8100eb4:	607b      	str	r3, [r7, #4]
 8100eb6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8100eb8:	2200      	movs	r2, #0
 8100eba:	2100      	movs	r1, #0
 8100ebc:	200b      	movs	r0, #11
 8100ebe:	f000 fbd6 	bl	810166e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8100ec2:	200b      	movs	r0, #11
 8100ec4:	f000 fbed 	bl	81016a2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8100ec8:	2200      	movs	r2, #0
 8100eca:	2100      	movs	r1, #0
 8100ecc:	200c      	movs	r0, #12
 8100ece:	f000 fbce 	bl	810166e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8100ed2:	200c      	movs	r0, #12
 8100ed4:	f000 fbe5 	bl	81016a2 <HAL_NVIC_EnableIRQ>

}
 8100ed8:	bf00      	nop
 8100eda:	3708      	adds	r7, #8
 8100edc:	46bd      	mov	sp, r7
 8100ede:	bd80      	pop	{r7, pc}
 8100ee0:	58024400 	.word	0x58024400

08100ee4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100ee4:	b580      	push	{r7, lr}
 8100ee6:	b08a      	sub	sp, #40	; 0x28
 8100ee8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100eea:	f107 0314 	add.w	r3, r7, #20
 8100eee:	2200      	movs	r2, #0
 8100ef0:	601a      	str	r2, [r3, #0]
 8100ef2:	605a      	str	r2, [r3, #4]
 8100ef4:	609a      	str	r2, [r3, #8]
 8100ef6:	60da      	str	r2, [r3, #12]
 8100ef8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100efa:	4b4b      	ldr	r3, [pc, #300]	; (8101028 <MX_GPIO_Init+0x144>)
 8100efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f00:	4a49      	ldr	r2, [pc, #292]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f02:	f043 0304 	orr.w	r3, r3, #4
 8100f06:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f0a:	4b47      	ldr	r3, [pc, #284]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f10:	f003 0304 	and.w	r3, r3, #4
 8100f14:	613b      	str	r3, [r7, #16]
 8100f16:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100f18:	4b43      	ldr	r3, [pc, #268]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f1e:	4a42      	ldr	r2, [pc, #264]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f20:	f043 0301 	orr.w	r3, r3, #1
 8100f24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f28:	4b3f      	ldr	r3, [pc, #252]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f2e:	f003 0301 	and.w	r3, r3, #1
 8100f32:	60fb      	str	r3, [r7, #12]
 8100f34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100f36:	4b3c      	ldr	r3, [pc, #240]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f3c:	4a3a      	ldr	r2, [pc, #232]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f3e:	f043 0302 	orr.w	r3, r3, #2
 8100f42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f46:	4b38      	ldr	r3, [pc, #224]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f4c:	f003 0302 	and.w	r3, r3, #2
 8100f50:	60bb      	str	r3, [r7, #8]
 8100f52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100f54:	4b34      	ldr	r3, [pc, #208]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f5a:	4a33      	ldr	r2, [pc, #204]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f5c:	f043 0308 	orr.w	r3, r3, #8
 8100f60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f64:	4b30      	ldr	r3, [pc, #192]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f6a:	f003 0308 	and.w	r3, r3, #8
 8100f6e:	607b      	str	r3, [r7, #4]
 8100f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100f72:	4b2d      	ldr	r3, [pc, #180]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f78:	4a2b      	ldr	r2, [pc, #172]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f7a:	f043 0310 	orr.w	r3, r3, #16
 8100f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f82:	4b29      	ldr	r3, [pc, #164]	; (8101028 <MX_GPIO_Init+0x144>)
 8100f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f88:	f003 0310 	and.w	r3, r3, #16
 8100f8c:	603b      	str	r3, [r7, #0]
 8100f8e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MC14515_D2_Pin|MC14515_D1_Pin|RC522_Rst_Pin
 8100f90:	2200      	movs	r2, #0
 8100f92:	f249 3121 	movw	r1, #37665	; 0x9321
 8100f96:	4825      	ldr	r0, [pc, #148]	; (810102c <MX_GPIO_Init+0x148>)
 8100f98:	f002 fc80 	bl	810389c <HAL_GPIO_WritePin>
                          |MC14515_INH_Pin|MC14515_D3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MC14515_ST_Pin|MC14515_D4_Pin, GPIO_PIN_RESET);
 8100f9c:	2200      	movs	r2, #0
 8100f9e:	21c0      	movs	r1, #192	; 0xc0
 8100fa0:	4823      	ldr	r0, [pc, #140]	; (8101030 <MX_GPIO_Init+0x14c>)
 8100fa2:	f002 fc7b 	bl	810389c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8100fa6:	2200      	movs	r2, #0
 8100fa8:	2102      	movs	r1, #2
 8100faa:	4822      	ldr	r0, [pc, #136]	; (8101034 <MX_GPIO_Init+0x150>)
 8100fac:	f002 fc76 	bl	810389c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8100fb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100fb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100fb6:	2300      	movs	r3, #0
 8100fb8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fba:	2300      	movs	r3, #0
 8100fbc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8100fbe:	f107 0314 	add.w	r3, r7, #20
 8100fc2:	4619      	mov	r1, r3
 8100fc4:	481a      	ldr	r0, [pc, #104]	; (8101030 <MX_GPIO_Init+0x14c>)
 8100fc6:	f002 faa1 	bl	810350c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin MC14515_D2_Pin MC14515_D1_Pin RC522_Rst_Pin
                           MC14515_INH_Pin MC14515_D3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|MC14515_D2_Pin|MC14515_D1_Pin|RC522_Rst_Pin
 8100fca:	f249 3321 	movw	r3, #37665	; 0x9321
 8100fce:	617b      	str	r3, [r7, #20]
                          |MC14515_INH_Pin|MC14515_D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100fd0:	2301      	movs	r3, #1
 8100fd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fd4:	2300      	movs	r3, #0
 8100fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100fd8:	2300      	movs	r3, #0
 8100fda:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100fdc:	f107 0314 	add.w	r3, r7, #20
 8100fe0:	4619      	mov	r1, r3
 8100fe2:	4812      	ldr	r0, [pc, #72]	; (810102c <MX_GPIO_Init+0x148>)
 8100fe4:	f002 fa92 	bl	810350c <HAL_GPIO_Init>

  /*Configure GPIO pins : MC14515_ST_Pin MC14515_D4_Pin */
  GPIO_InitStruct.Pin = MC14515_ST_Pin|MC14515_D4_Pin;
 8100fe8:	23c0      	movs	r3, #192	; 0xc0
 8100fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100fec:	2301      	movs	r3, #1
 8100fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ff0:	2300      	movs	r3, #0
 8100ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100ff4:	2300      	movs	r3, #0
 8100ff6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100ff8:	f107 0314 	add.w	r3, r7, #20
 8100ffc:	4619      	mov	r1, r3
 8100ffe:	480c      	ldr	r0, [pc, #48]	; (8101030 <MX_GPIO_Init+0x14c>)
 8101000:	f002 fa84 	bl	810350c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8101004:	2302      	movs	r3, #2
 8101006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101008:	2301      	movs	r3, #1
 810100a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810100c:	2300      	movs	r3, #0
 810100e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101010:	2300      	movs	r3, #0
 8101012:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8101014:	f107 0314 	add.w	r3, r7, #20
 8101018:	4619      	mov	r1, r3
 810101a:	4806      	ldr	r0, [pc, #24]	; (8101034 <MX_GPIO_Init+0x150>)
 810101c:	f002 fa76 	bl	810350c <HAL_GPIO_Init>

}
 8101020:	bf00      	nop
 8101022:	3728      	adds	r7, #40	; 0x28
 8101024:	46bd      	mov	sp, r7
 8101026:	bd80      	pop	{r7, pc}
 8101028:	58024400 	.word	0x58024400
 810102c:	58020400 	.word	0x58020400
 8101030:	58020800 	.word	0x58020800
 8101034:	58021000 	.word	0x58021000

08101038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101038:	b480      	push	{r7}
 810103a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 810103c:	b672      	cpsid	i
}
 810103e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101040:	e7fe      	b.n	8101040 <Error_Handler+0x8>
	...

08101044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101044:	b480      	push	{r7}
 8101046:	b083      	sub	sp, #12
 8101048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810104a:	4b0a      	ldr	r3, [pc, #40]	; (8101074 <HAL_MspInit+0x30>)
 810104c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101050:	4a08      	ldr	r2, [pc, #32]	; (8101074 <HAL_MspInit+0x30>)
 8101052:	f043 0302 	orr.w	r3, r3, #2
 8101056:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810105a:	4b06      	ldr	r3, [pc, #24]	; (8101074 <HAL_MspInit+0x30>)
 810105c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101060:	f003 0302 	and.w	r3, r3, #2
 8101064:	607b      	str	r3, [r7, #4]
 8101066:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101068:	bf00      	nop
 810106a:	370c      	adds	r7, #12
 810106c:	46bd      	mov	sp, r7
 810106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101072:	4770      	bx	lr
 8101074:	58024400 	.word	0x58024400

08101078 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8101078:	b580      	push	{r7, lr}
 810107a:	b08a      	sub	sp, #40	; 0x28
 810107c:	af00      	add	r7, sp, #0
 810107e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101080:	f107 0314 	add.w	r3, r7, #20
 8101084:	2200      	movs	r2, #0
 8101086:	601a      	str	r2, [r3, #0]
 8101088:	605a      	str	r2, [r3, #4]
 810108a:	609a      	str	r2, [r3, #8]
 810108c:	60da      	str	r2, [r3, #12]
 810108e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8101090:	687b      	ldr	r3, [r7, #4]
 8101092:	681b      	ldr	r3, [r3, #0]
 8101094:	4a5b      	ldr	r2, [pc, #364]	; (8101204 <HAL_SPI_MspInit+0x18c>)
 8101096:	4293      	cmp	r3, r2
 8101098:	f040 80af 	bne.w	81011fa <HAL_SPI_MspInit+0x182>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 810109c:	4b5a      	ldr	r3, [pc, #360]	; (8101208 <HAL_SPI_MspInit+0x190>)
 810109e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81010a2:	4a59      	ldr	r2, [pc, #356]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 81010a8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81010ac:	4b56      	ldr	r3, [pc, #344]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81010b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81010b6:	613b      	str	r3, [r7, #16]
 81010b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81010ba:	4b53      	ldr	r3, [pc, #332]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010c0:	4a51      	ldr	r2, [pc, #324]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010c2:	f043 0301 	orr.w	r3, r3, #1
 81010c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81010ca:	4b4f      	ldr	r3, [pc, #316]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010d0:	f003 0301 	and.w	r3, r3, #1
 81010d4:	60fb      	str	r3, [r7, #12]
 81010d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81010d8:	4b4b      	ldr	r3, [pc, #300]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010de:	4a4a      	ldr	r2, [pc, #296]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010e0:	f043 0308 	orr.w	r3, r3, #8
 81010e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81010e8:	4b47      	ldr	r3, [pc, #284]	; (8101208 <HAL_SPI_MspInit+0x190>)
 81010ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81010ee:	f003 0308 	and.w	r3, r3, #8
 81010f2:	60bb      	str	r3, [r7, #8]
 81010f4:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 81010f6:	2370      	movs	r3, #112	; 0x70
 81010f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81010fa:	2302      	movs	r3, #2
 81010fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81010fe:	2300      	movs	r3, #0
 8101100:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101102:	2300      	movs	r3, #0
 8101104:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101106:	2305      	movs	r3, #5
 8101108:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810110a:	f107 0314 	add.w	r3, r7, #20
 810110e:	4619      	mov	r1, r3
 8101110:	483e      	ldr	r0, [pc, #248]	; (810120c <HAL_SPI_MspInit+0x194>)
 8101112:	f002 f9fb 	bl	810350c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8101116:	2380      	movs	r3, #128	; 0x80
 8101118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810111a:	2302      	movs	r3, #2
 810111c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810111e:	2300      	movs	r3, #0
 8101120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101122:	2300      	movs	r3, #0
 8101124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8101126:	2305      	movs	r3, #5
 8101128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810112a:	f107 0314 	add.w	r3, r7, #20
 810112e:	4619      	mov	r1, r3
 8101130:	4837      	ldr	r0, [pc, #220]	; (8101210 <HAL_SPI_MspInit+0x198>)
 8101132:	f002 f9eb 	bl	810350c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8101136:	4b37      	ldr	r3, [pc, #220]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101138:	4a37      	ldr	r2, [pc, #220]	; (8101218 <HAL_SPI_MspInit+0x1a0>)
 810113a:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 810113c:	4b35      	ldr	r3, [pc, #212]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 810113e:	2225      	movs	r2, #37	; 0x25
 8101140:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8101142:	4b34      	ldr	r3, [pc, #208]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101144:	2200      	movs	r2, #0
 8101146:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8101148:	4b32      	ldr	r3, [pc, #200]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 810114a:	2200      	movs	r2, #0
 810114c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 810114e:	4b31      	ldr	r3, [pc, #196]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101150:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8101154:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8101156:	4b2f      	ldr	r3, [pc, #188]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101158:	2200      	movs	r2, #0
 810115a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 810115c:	4b2d      	ldr	r3, [pc, #180]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 810115e:	2200      	movs	r2, #0
 8101160:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8101162:	4b2c      	ldr	r3, [pc, #176]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101164:	2200      	movs	r2, #0
 8101166:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8101168:	4b2a      	ldr	r3, [pc, #168]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 810116a:	2200      	movs	r2, #0
 810116c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 810116e:	4b29      	ldr	r3, [pc, #164]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101170:	2200      	movs	r2, #0
 8101172:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8101174:	4827      	ldr	r0, [pc, #156]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101176:	f000 fac3 	bl	8101700 <HAL_DMA_Init>
 810117a:	4603      	mov	r3, r0
 810117c:	2b00      	cmp	r3, #0
 810117e:	d001      	beq.n	8101184 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8101180:	f7ff ff5a 	bl	8101038 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8101184:	687b      	ldr	r3, [r7, #4]
 8101186:	4a23      	ldr	r2, [pc, #140]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 8101188:	67da      	str	r2, [r3, #124]	; 0x7c
 810118a:	4a22      	ldr	r2, [pc, #136]	; (8101214 <HAL_SPI_MspInit+0x19c>)
 810118c:	687b      	ldr	r3, [r7, #4]
 810118e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8101190:	4b22      	ldr	r3, [pc, #136]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 8101192:	4a23      	ldr	r2, [pc, #140]	; (8101220 <HAL_SPI_MspInit+0x1a8>)
 8101194:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8101196:	4b21      	ldr	r3, [pc, #132]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 8101198:	2226      	movs	r2, #38	; 0x26
 810119a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 810119c:	4b1f      	ldr	r3, [pc, #124]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 810119e:	2240      	movs	r2, #64	; 0x40
 81011a0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 81011a2:	4b1e      	ldr	r3, [pc, #120]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011a4:	2200      	movs	r2, #0
 81011a6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 81011a8:	4b1c      	ldr	r3, [pc, #112]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81011ae:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 81011b0:	4b1a      	ldr	r3, [pc, #104]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011b2:	2200      	movs	r2, #0
 81011b4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 81011b6:	4b19      	ldr	r3, [pc, #100]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011b8:	2200      	movs	r2, #0
 81011ba:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 81011bc:	4b17      	ldr	r3, [pc, #92]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011be:	2200      	movs	r2, #0
 81011c0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 81011c2:	4b16      	ldr	r3, [pc, #88]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011c4:	2200      	movs	r2, #0
 81011c6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 81011c8:	4b14      	ldr	r3, [pc, #80]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011ca:	2200      	movs	r2, #0
 81011cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 81011ce:	4813      	ldr	r0, [pc, #76]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011d0:	f000 fa96 	bl	8101700 <HAL_DMA_Init>
 81011d4:	4603      	mov	r3, r0
 81011d6:	2b00      	cmp	r3, #0
 81011d8:	d001      	beq.n	81011de <HAL_SPI_MspInit+0x166>
    {
      Error_Handler();
 81011da:	f7ff ff2d 	bl	8101038 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 81011de:	687b      	ldr	r3, [r7, #4]
 81011e0:	4a0e      	ldr	r2, [pc, #56]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011e2:	679a      	str	r2, [r3, #120]	; 0x78
 81011e4:	4a0d      	ldr	r2, [pc, #52]	; (810121c <HAL_SPI_MspInit+0x1a4>)
 81011e6:	687b      	ldr	r3, [r7, #4]
 81011e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 81011ea:	2200      	movs	r2, #0
 81011ec:	2100      	movs	r1, #0
 81011ee:	2023      	movs	r0, #35	; 0x23
 81011f0:	f000 fa3d 	bl	810166e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 81011f4:	2023      	movs	r0, #35	; 0x23
 81011f6:	f000 fa54 	bl	81016a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 81011fa:	bf00      	nop
 81011fc:	3728      	adds	r7, #40	; 0x28
 81011fe:	46bd      	mov	sp, r7
 8101200:	bd80      	pop	{r7, pc}
 8101202:	bf00      	nop
 8101204:	40013000 	.word	0x40013000
 8101208:	58024400 	.word	0x58024400
 810120c:	58020000 	.word	0x58020000
 8101210:	58020c00 	.word	0x58020c00
 8101214:	100000b4 	.word	0x100000b4
 8101218:	40020010 	.word	0x40020010
 810121c:	1000012c 	.word	0x1000012c
 8101220:	40020028 	.word	0x40020028

08101224 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101224:	b480      	push	{r7}
 8101226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101228:	e7fe      	b.n	8101228 <NMI_Handler+0x4>

0810122a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810122a:	b480      	push	{r7}
 810122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 810122e:	e7fe      	b.n	810122e <HardFault_Handler+0x4>

08101230 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101230:	b480      	push	{r7}
 8101232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101234:	e7fe      	b.n	8101234 <MemManage_Handler+0x4>

08101236 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101236:	b480      	push	{r7}
 8101238:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810123a:	e7fe      	b.n	810123a <BusFault_Handler+0x4>

0810123c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810123c:	b480      	push	{r7}
 810123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101240:	e7fe      	b.n	8101240 <UsageFault_Handler+0x4>

08101242 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101242:	b480      	push	{r7}
 8101244:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101246:	bf00      	nop
 8101248:	46bd      	mov	sp, r7
 810124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810124e:	4770      	bx	lr

08101250 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101250:	b480      	push	{r7}
 8101252:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101254:	bf00      	nop
 8101256:	46bd      	mov	sp, r7
 8101258:	f85d 7b04 	ldr.w	r7, [sp], #4
 810125c:	4770      	bx	lr

0810125e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 810125e:	b480      	push	{r7}
 8101260:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101262:	bf00      	nop
 8101264:	46bd      	mov	sp, r7
 8101266:	f85d 7b04 	ldr.w	r7, [sp], #4
 810126a:	4770      	bx	lr

0810126c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 810126c:	b580      	push	{r7, lr}
 810126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101270:	f000 f8de 	bl	8101430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101274:	bf00      	nop
 8101276:	bd80      	pop	{r7, pc}

08101278 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8101278:	b580      	push	{r7, lr}
 810127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 810127c:	4802      	ldr	r0, [pc, #8]	; (8101288 <DMA1_Stream0_IRQHandler+0x10>)
 810127e:	f000 ffdf 	bl	8102240 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8101282:	bf00      	nop
 8101284:	bd80      	pop	{r7, pc}
 8101286:	bf00      	nop
 8101288:	100000b4 	.word	0x100000b4

0810128c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 810128c:	b580      	push	{r7, lr}
 810128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8101290:	4802      	ldr	r0, [pc, #8]	; (810129c <DMA1_Stream1_IRQHandler+0x10>)
 8101292:	f000 ffd5 	bl	8102240 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8101296:	bf00      	nop
 8101298:	bd80      	pop	{r7, pc}
 810129a:	bf00      	nop
 810129c:	1000012c 	.word	0x1000012c

081012a0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 81012a0:	b580      	push	{r7, lr}
 81012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 81012a4:	4802      	ldr	r0, [pc, #8]	; (81012b0 <SPI1_IRQHandler+0x10>)
 81012a6:	f003 fa5b 	bl	8104760 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 81012aa:	bf00      	nop
 81012ac:	bd80      	pop	{r7, pc}
 81012ae:	bf00      	nop
 81012b0:	1000002c 	.word	0x1000002c

081012b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81012b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 81012ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 81012b8:	f7ff f80e 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81012bc:	480c      	ldr	r0, [pc, #48]	; (81012f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81012be:	490d      	ldr	r1, [pc, #52]	; (81012f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81012c0:	4a0d      	ldr	r2, [pc, #52]	; (81012f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81012c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81012c4:	e002      	b.n	81012cc <LoopCopyDataInit>

081012c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81012c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81012c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81012ca:	3304      	adds	r3, #4

081012cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81012cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81012ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81012d0:	d3f9      	bcc.n	81012c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81012d2:	4a0a      	ldr	r2, [pc, #40]	; (81012fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81012d4:	4c0a      	ldr	r4, [pc, #40]	; (8101300 <LoopFillZerobss+0x22>)
  movs r3, #0
 81012d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 81012d8:	e001      	b.n	81012de <LoopFillZerobss>

081012da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81012da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81012dc:	3204      	adds	r2, #4

081012de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81012de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 81012e0:	d3fb      	bcc.n	81012da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 81012e2:	f003 fd35 	bl	8104d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 81012e6:	f7ff fc2b 	bl	8100b40 <main>
  bx  lr
 81012ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 81012ec:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 81012f0:	10000000 	.word	0x10000000
  ldr r1, =_edata
 81012f4:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 81012f8:	08104dd0 	.word	0x08104dd0
  ldr r2, =_sbss
 81012fc:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8101300:	100001d4 	.word	0x100001d4

08101304 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101304:	e7fe      	b.n	8101304 <ADC3_IRQHandler>
	...

08101308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101308:	b580      	push	{r7, lr}
 810130a:	b082      	sub	sp, #8
 810130c:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810130e:	4b28      	ldr	r3, [pc, #160]	; (81013b0 <HAL_Init+0xa8>)
 8101310:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101314:	4a26      	ldr	r2, [pc, #152]	; (81013b0 <HAL_Init+0xa8>)
 8101316:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 810131a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810131e:	4b24      	ldr	r3, [pc, #144]	; (81013b0 <HAL_Init+0xa8>)
 8101320:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101324:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101328:	603b      	str	r3, [r7, #0]
 810132a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810132c:	4b21      	ldr	r3, [pc, #132]	; (81013b4 <HAL_Init+0xac>)
 810132e:	681b      	ldr	r3, [r3, #0]
 8101330:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101334:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101338:	4a1e      	ldr	r2, [pc, #120]	; (81013b4 <HAL_Init+0xac>)
 810133a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 810133e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101340:	4b1c      	ldr	r3, [pc, #112]	; (81013b4 <HAL_Init+0xac>)
 8101342:	681b      	ldr	r3, [r3, #0]
 8101344:	4a1b      	ldr	r2, [pc, #108]	; (81013b4 <HAL_Init+0xac>)
 8101346:	f043 0301 	orr.w	r3, r3, #1
 810134a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810134c:	2003      	movs	r0, #3
 810134e:	f000 f983 	bl	8101658 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101352:	f002 fb71 	bl	8103a38 <HAL_RCC_GetSysClockFreq>
 8101356:	4602      	mov	r2, r0
 8101358:	4b15      	ldr	r3, [pc, #84]	; (81013b0 <HAL_Init+0xa8>)
 810135a:	699b      	ldr	r3, [r3, #24]
 810135c:	0a1b      	lsrs	r3, r3, #8
 810135e:	f003 030f 	and.w	r3, r3, #15
 8101362:	4915      	ldr	r1, [pc, #84]	; (81013b8 <HAL_Init+0xb0>)
 8101364:	5ccb      	ldrb	r3, [r1, r3]
 8101366:	f003 031f 	and.w	r3, r3, #31
 810136a:	fa22 f303 	lsr.w	r3, r2, r3
 810136e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101370:	4b0f      	ldr	r3, [pc, #60]	; (81013b0 <HAL_Init+0xa8>)
 8101372:	699b      	ldr	r3, [r3, #24]
 8101374:	f003 030f 	and.w	r3, r3, #15
 8101378:	4a0f      	ldr	r2, [pc, #60]	; (81013b8 <HAL_Init+0xb0>)
 810137a:	5cd3      	ldrb	r3, [r2, r3]
 810137c:	f003 031f 	and.w	r3, r3, #31
 8101380:	687a      	ldr	r2, [r7, #4]
 8101382:	fa22 f303 	lsr.w	r3, r2, r3
 8101386:	4a0d      	ldr	r2, [pc, #52]	; (81013bc <HAL_Init+0xb4>)
 8101388:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810138a:	4b0c      	ldr	r3, [pc, #48]	; (81013bc <HAL_Init+0xb4>)
 810138c:	681b      	ldr	r3, [r3, #0]
 810138e:	4a0c      	ldr	r2, [pc, #48]	; (81013c0 <HAL_Init+0xb8>)
 8101390:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101392:	2000      	movs	r0, #0
 8101394:	f000 f816 	bl	81013c4 <HAL_InitTick>
 8101398:	4603      	mov	r3, r0
 810139a:	2b00      	cmp	r3, #0
 810139c:	d001      	beq.n	81013a2 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810139e:	2301      	movs	r3, #1
 81013a0:	e002      	b.n	81013a8 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81013a2:	f7ff fe4f 	bl	8101044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81013a6:	2300      	movs	r3, #0
}
 81013a8:	4618      	mov	r0, r3
 81013aa:	3708      	adds	r7, #8
 81013ac:	46bd      	mov	sp, r7
 81013ae:	bd80      	pop	{r7, pc}
 81013b0:	58024400 	.word	0x58024400
 81013b4:	40024400 	.word	0x40024400
 81013b8:	08104db0 	.word	0x08104db0
 81013bc:	10000004 	.word	0x10000004
 81013c0:	10000000 	.word	0x10000000

081013c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81013c4:	b580      	push	{r7, lr}
 81013c6:	b082      	sub	sp, #8
 81013c8:	af00      	add	r7, sp, #0
 81013ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81013cc:	4b15      	ldr	r3, [pc, #84]	; (8101424 <HAL_InitTick+0x60>)
 81013ce:	781b      	ldrb	r3, [r3, #0]
 81013d0:	2b00      	cmp	r3, #0
 81013d2:	d101      	bne.n	81013d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81013d4:	2301      	movs	r3, #1
 81013d6:	e021      	b.n	810141c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81013d8:	4b13      	ldr	r3, [pc, #76]	; (8101428 <HAL_InitTick+0x64>)
 81013da:	681a      	ldr	r2, [r3, #0]
 81013dc:	4b11      	ldr	r3, [pc, #68]	; (8101424 <HAL_InitTick+0x60>)
 81013de:	781b      	ldrb	r3, [r3, #0]
 81013e0:	4619      	mov	r1, r3
 81013e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 81013e6:	fbb3 f3f1 	udiv	r3, r3, r1
 81013ea:	fbb2 f3f3 	udiv	r3, r2, r3
 81013ee:	4618      	mov	r0, r3
 81013f0:	f000 f965 	bl	81016be <HAL_SYSTICK_Config>
 81013f4:	4603      	mov	r3, r0
 81013f6:	2b00      	cmp	r3, #0
 81013f8:	d001      	beq.n	81013fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 81013fa:	2301      	movs	r3, #1
 81013fc:	e00e      	b.n	810141c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 81013fe:	687b      	ldr	r3, [r7, #4]
 8101400:	2b0f      	cmp	r3, #15
 8101402:	d80a      	bhi.n	810141a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101404:	2200      	movs	r2, #0
 8101406:	6879      	ldr	r1, [r7, #4]
 8101408:	f04f 30ff 	mov.w	r0, #4294967295
 810140c:	f000 f92f 	bl	810166e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101410:	4a06      	ldr	r2, [pc, #24]	; (810142c <HAL_InitTick+0x68>)
 8101412:	687b      	ldr	r3, [r7, #4]
 8101414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101416:	2300      	movs	r3, #0
 8101418:	e000      	b.n	810141c <HAL_InitTick+0x58>
    return HAL_ERROR;
 810141a:	2301      	movs	r3, #1
}
 810141c:	4618      	mov	r0, r3
 810141e:	3708      	adds	r7, #8
 8101420:	46bd      	mov	sp, r7
 8101422:	bd80      	pop	{r7, pc}
 8101424:	1000000c 	.word	0x1000000c
 8101428:	10000000 	.word	0x10000000
 810142c:	10000008 	.word	0x10000008

08101430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101430:	b480      	push	{r7}
 8101432:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101434:	4b06      	ldr	r3, [pc, #24]	; (8101450 <HAL_IncTick+0x20>)
 8101436:	781b      	ldrb	r3, [r3, #0]
 8101438:	461a      	mov	r2, r3
 810143a:	4b06      	ldr	r3, [pc, #24]	; (8101454 <HAL_IncTick+0x24>)
 810143c:	681b      	ldr	r3, [r3, #0]
 810143e:	4413      	add	r3, r2
 8101440:	4a04      	ldr	r2, [pc, #16]	; (8101454 <HAL_IncTick+0x24>)
 8101442:	6013      	str	r3, [r2, #0]
}
 8101444:	bf00      	nop
 8101446:	46bd      	mov	sp, r7
 8101448:	f85d 7b04 	ldr.w	r7, [sp], #4
 810144c:	4770      	bx	lr
 810144e:	bf00      	nop
 8101450:	1000000c 	.word	0x1000000c
 8101454:	100001d0 	.word	0x100001d0

08101458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101458:	b480      	push	{r7}
 810145a:	af00      	add	r7, sp, #0
  return uwTick;
 810145c:	4b03      	ldr	r3, [pc, #12]	; (810146c <HAL_GetTick+0x14>)
 810145e:	681b      	ldr	r3, [r3, #0]
}
 8101460:	4618      	mov	r0, r3
 8101462:	46bd      	mov	sp, r7
 8101464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101468:	4770      	bx	lr
 810146a:	bf00      	nop
 810146c:	100001d0 	.word	0x100001d0

08101470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101470:	b580      	push	{r7, lr}
 8101472:	b084      	sub	sp, #16
 8101474:	af00      	add	r7, sp, #0
 8101476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101478:	f7ff ffee 	bl	8101458 <HAL_GetTick>
 810147c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810147e:	687b      	ldr	r3, [r7, #4]
 8101480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101482:	68fb      	ldr	r3, [r7, #12]
 8101484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101488:	d005      	beq.n	8101496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810148a:	4b0a      	ldr	r3, [pc, #40]	; (81014b4 <HAL_Delay+0x44>)
 810148c:	781b      	ldrb	r3, [r3, #0]
 810148e:	461a      	mov	r2, r3
 8101490:	68fb      	ldr	r3, [r7, #12]
 8101492:	4413      	add	r3, r2
 8101494:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101496:	bf00      	nop
 8101498:	f7ff ffde 	bl	8101458 <HAL_GetTick>
 810149c:	4602      	mov	r2, r0
 810149e:	68bb      	ldr	r3, [r7, #8]
 81014a0:	1ad3      	subs	r3, r2, r3
 81014a2:	68fa      	ldr	r2, [r7, #12]
 81014a4:	429a      	cmp	r2, r3
 81014a6:	d8f7      	bhi.n	8101498 <HAL_Delay+0x28>
  {
  }
}
 81014a8:	bf00      	nop
 81014aa:	bf00      	nop
 81014ac:	3710      	adds	r7, #16
 81014ae:	46bd      	mov	sp, r7
 81014b0:	bd80      	pop	{r7, pc}
 81014b2:	bf00      	nop
 81014b4:	1000000c 	.word	0x1000000c

081014b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81014b8:	b480      	push	{r7}
 81014ba:	b085      	sub	sp, #20
 81014bc:	af00      	add	r7, sp, #0
 81014be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81014c0:	687b      	ldr	r3, [r7, #4]
 81014c2:	f003 0307 	and.w	r3, r3, #7
 81014c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81014c8:	4b0c      	ldr	r3, [pc, #48]	; (81014fc <__NVIC_SetPriorityGrouping+0x44>)
 81014ca:	68db      	ldr	r3, [r3, #12]
 81014cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81014ce:	68ba      	ldr	r2, [r7, #8]
 81014d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81014d4:	4013      	ands	r3, r2
 81014d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81014d8:	68fb      	ldr	r3, [r7, #12]
 81014da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81014dc:	68bb      	ldr	r3, [r7, #8]
 81014de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81014e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81014e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81014e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81014ea:	4a04      	ldr	r2, [pc, #16]	; (81014fc <__NVIC_SetPriorityGrouping+0x44>)
 81014ec:	68bb      	ldr	r3, [r7, #8]
 81014ee:	60d3      	str	r3, [r2, #12]
}
 81014f0:	bf00      	nop
 81014f2:	3714      	adds	r7, #20
 81014f4:	46bd      	mov	sp, r7
 81014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81014fa:	4770      	bx	lr
 81014fc:	e000ed00 	.word	0xe000ed00

08101500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101500:	b480      	push	{r7}
 8101502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101504:	4b04      	ldr	r3, [pc, #16]	; (8101518 <__NVIC_GetPriorityGrouping+0x18>)
 8101506:	68db      	ldr	r3, [r3, #12]
 8101508:	0a1b      	lsrs	r3, r3, #8
 810150a:	f003 0307 	and.w	r3, r3, #7
}
 810150e:	4618      	mov	r0, r3
 8101510:	46bd      	mov	sp, r7
 8101512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101516:	4770      	bx	lr
 8101518:	e000ed00 	.word	0xe000ed00

0810151c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810151c:	b480      	push	{r7}
 810151e:	b083      	sub	sp, #12
 8101520:	af00      	add	r7, sp, #0
 8101522:	4603      	mov	r3, r0
 8101524:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101526:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810152a:	2b00      	cmp	r3, #0
 810152c:	db0b      	blt.n	8101546 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810152e:	88fb      	ldrh	r3, [r7, #6]
 8101530:	f003 021f 	and.w	r2, r3, #31
 8101534:	4907      	ldr	r1, [pc, #28]	; (8101554 <__NVIC_EnableIRQ+0x38>)
 8101536:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810153a:	095b      	lsrs	r3, r3, #5
 810153c:	2001      	movs	r0, #1
 810153e:	fa00 f202 	lsl.w	r2, r0, r2
 8101542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8101546:	bf00      	nop
 8101548:	370c      	adds	r7, #12
 810154a:	46bd      	mov	sp, r7
 810154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101550:	4770      	bx	lr
 8101552:	bf00      	nop
 8101554:	e000e100 	.word	0xe000e100

08101558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101558:	b480      	push	{r7}
 810155a:	b083      	sub	sp, #12
 810155c:	af00      	add	r7, sp, #0
 810155e:	4603      	mov	r3, r0
 8101560:	6039      	str	r1, [r7, #0]
 8101562:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101564:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101568:	2b00      	cmp	r3, #0
 810156a:	db0a      	blt.n	8101582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810156c:	683b      	ldr	r3, [r7, #0]
 810156e:	b2da      	uxtb	r2, r3
 8101570:	490c      	ldr	r1, [pc, #48]	; (81015a4 <__NVIC_SetPriority+0x4c>)
 8101572:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101576:	0112      	lsls	r2, r2, #4
 8101578:	b2d2      	uxtb	r2, r2
 810157a:	440b      	add	r3, r1
 810157c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101580:	e00a      	b.n	8101598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101582:	683b      	ldr	r3, [r7, #0]
 8101584:	b2da      	uxtb	r2, r3
 8101586:	4908      	ldr	r1, [pc, #32]	; (81015a8 <__NVIC_SetPriority+0x50>)
 8101588:	88fb      	ldrh	r3, [r7, #6]
 810158a:	f003 030f 	and.w	r3, r3, #15
 810158e:	3b04      	subs	r3, #4
 8101590:	0112      	lsls	r2, r2, #4
 8101592:	b2d2      	uxtb	r2, r2
 8101594:	440b      	add	r3, r1
 8101596:	761a      	strb	r2, [r3, #24]
}
 8101598:	bf00      	nop
 810159a:	370c      	adds	r7, #12
 810159c:	46bd      	mov	sp, r7
 810159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015a2:	4770      	bx	lr
 81015a4:	e000e100 	.word	0xe000e100
 81015a8:	e000ed00 	.word	0xe000ed00

081015ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81015ac:	b480      	push	{r7}
 81015ae:	b089      	sub	sp, #36	; 0x24
 81015b0:	af00      	add	r7, sp, #0
 81015b2:	60f8      	str	r0, [r7, #12]
 81015b4:	60b9      	str	r1, [r7, #8]
 81015b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81015b8:	68fb      	ldr	r3, [r7, #12]
 81015ba:	f003 0307 	and.w	r3, r3, #7
 81015be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81015c0:	69fb      	ldr	r3, [r7, #28]
 81015c2:	f1c3 0307 	rsb	r3, r3, #7
 81015c6:	2b04      	cmp	r3, #4
 81015c8:	bf28      	it	cs
 81015ca:	2304      	movcs	r3, #4
 81015cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81015ce:	69fb      	ldr	r3, [r7, #28]
 81015d0:	3304      	adds	r3, #4
 81015d2:	2b06      	cmp	r3, #6
 81015d4:	d902      	bls.n	81015dc <NVIC_EncodePriority+0x30>
 81015d6:	69fb      	ldr	r3, [r7, #28]
 81015d8:	3b03      	subs	r3, #3
 81015da:	e000      	b.n	81015de <NVIC_EncodePriority+0x32>
 81015dc:	2300      	movs	r3, #0
 81015de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81015e0:	f04f 32ff 	mov.w	r2, #4294967295
 81015e4:	69bb      	ldr	r3, [r7, #24]
 81015e6:	fa02 f303 	lsl.w	r3, r2, r3
 81015ea:	43da      	mvns	r2, r3
 81015ec:	68bb      	ldr	r3, [r7, #8]
 81015ee:	401a      	ands	r2, r3
 81015f0:	697b      	ldr	r3, [r7, #20]
 81015f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81015f4:	f04f 31ff 	mov.w	r1, #4294967295
 81015f8:	697b      	ldr	r3, [r7, #20]
 81015fa:	fa01 f303 	lsl.w	r3, r1, r3
 81015fe:	43d9      	mvns	r1, r3
 8101600:	687b      	ldr	r3, [r7, #4]
 8101602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101604:	4313      	orrs	r3, r2
         );
}
 8101606:	4618      	mov	r0, r3
 8101608:	3724      	adds	r7, #36	; 0x24
 810160a:	46bd      	mov	sp, r7
 810160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101610:	4770      	bx	lr
	...

08101614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101614:	b580      	push	{r7, lr}
 8101616:	b082      	sub	sp, #8
 8101618:	af00      	add	r7, sp, #0
 810161a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 810161c:	687b      	ldr	r3, [r7, #4]
 810161e:	3b01      	subs	r3, #1
 8101620:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101624:	d301      	bcc.n	810162a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101626:	2301      	movs	r3, #1
 8101628:	e00f      	b.n	810164a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 810162a:	4a0a      	ldr	r2, [pc, #40]	; (8101654 <SysTick_Config+0x40>)
 810162c:	687b      	ldr	r3, [r7, #4]
 810162e:	3b01      	subs	r3, #1
 8101630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101632:	210f      	movs	r1, #15
 8101634:	f04f 30ff 	mov.w	r0, #4294967295
 8101638:	f7ff ff8e 	bl	8101558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 810163c:	4b05      	ldr	r3, [pc, #20]	; (8101654 <SysTick_Config+0x40>)
 810163e:	2200      	movs	r2, #0
 8101640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101642:	4b04      	ldr	r3, [pc, #16]	; (8101654 <SysTick_Config+0x40>)
 8101644:	2207      	movs	r2, #7
 8101646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101648:	2300      	movs	r3, #0
}
 810164a:	4618      	mov	r0, r3
 810164c:	3708      	adds	r7, #8
 810164e:	46bd      	mov	sp, r7
 8101650:	bd80      	pop	{r7, pc}
 8101652:	bf00      	nop
 8101654:	e000e010 	.word	0xe000e010

08101658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101658:	b580      	push	{r7, lr}
 810165a:	b082      	sub	sp, #8
 810165c:	af00      	add	r7, sp, #0
 810165e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101660:	6878      	ldr	r0, [r7, #4]
 8101662:	f7ff ff29 	bl	81014b8 <__NVIC_SetPriorityGrouping>
}
 8101666:	bf00      	nop
 8101668:	3708      	adds	r7, #8
 810166a:	46bd      	mov	sp, r7
 810166c:	bd80      	pop	{r7, pc}

0810166e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810166e:	b580      	push	{r7, lr}
 8101670:	b086      	sub	sp, #24
 8101672:	af00      	add	r7, sp, #0
 8101674:	4603      	mov	r3, r0
 8101676:	60b9      	str	r1, [r7, #8]
 8101678:	607a      	str	r2, [r7, #4]
 810167a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810167c:	f7ff ff40 	bl	8101500 <__NVIC_GetPriorityGrouping>
 8101680:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101682:	687a      	ldr	r2, [r7, #4]
 8101684:	68b9      	ldr	r1, [r7, #8]
 8101686:	6978      	ldr	r0, [r7, #20]
 8101688:	f7ff ff90 	bl	81015ac <NVIC_EncodePriority>
 810168c:	4602      	mov	r2, r0
 810168e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101692:	4611      	mov	r1, r2
 8101694:	4618      	mov	r0, r3
 8101696:	f7ff ff5f 	bl	8101558 <__NVIC_SetPriority>
}
 810169a:	bf00      	nop
 810169c:	3718      	adds	r7, #24
 810169e:	46bd      	mov	sp, r7
 81016a0:	bd80      	pop	{r7, pc}

081016a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81016a2:	b580      	push	{r7, lr}
 81016a4:	b082      	sub	sp, #8
 81016a6:	af00      	add	r7, sp, #0
 81016a8:	4603      	mov	r3, r0
 81016aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81016ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81016b0:	4618      	mov	r0, r3
 81016b2:	f7ff ff33 	bl	810151c <__NVIC_EnableIRQ>
}
 81016b6:	bf00      	nop
 81016b8:	3708      	adds	r7, #8
 81016ba:	46bd      	mov	sp, r7
 81016bc:	bd80      	pop	{r7, pc}

081016be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81016be:	b580      	push	{r7, lr}
 81016c0:	b082      	sub	sp, #8
 81016c2:	af00      	add	r7, sp, #0
 81016c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81016c6:	6878      	ldr	r0, [r7, #4]
 81016c8:	f7ff ffa4 	bl	8101614 <SysTick_Config>
 81016cc:	4603      	mov	r3, r0
}
 81016ce:	4618      	mov	r0, r3
 81016d0:	3708      	adds	r7, #8
 81016d2:	46bd      	mov	sp, r7
 81016d4:	bd80      	pop	{r7, pc}
	...

081016d8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81016d8:	b480      	push	{r7}
 81016da:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81016dc:	4b07      	ldr	r3, [pc, #28]	; (81016fc <HAL_GetCurrentCPUID+0x24>)
 81016de:	681b      	ldr	r3, [r3, #0]
 81016e0:	091b      	lsrs	r3, r3, #4
 81016e2:	f003 030f 	and.w	r3, r3, #15
 81016e6:	2b07      	cmp	r3, #7
 81016e8:	d101      	bne.n	81016ee <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81016ea:	2303      	movs	r3, #3
 81016ec:	e000      	b.n	81016f0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81016ee:	2301      	movs	r3, #1
  }
}
 81016f0:	4618      	mov	r0, r3
 81016f2:	46bd      	mov	sp, r7
 81016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016f8:	4770      	bx	lr
 81016fa:	bf00      	nop
 81016fc:	e000ed00 	.word	0xe000ed00

08101700 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8101700:	b580      	push	{r7, lr}
 8101702:	b086      	sub	sp, #24
 8101704:	af00      	add	r7, sp, #0
 8101706:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8101708:	f7ff fea6 	bl	8101458 <HAL_GetTick>
 810170c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	2b00      	cmp	r3, #0
 8101712:	d101      	bne.n	8101718 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8101714:	2301      	movs	r3, #1
 8101716:	e314      	b.n	8101d42 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101718:	687b      	ldr	r3, [r7, #4]
 810171a:	681b      	ldr	r3, [r3, #0]
 810171c:	4a66      	ldr	r2, [pc, #408]	; (81018b8 <HAL_DMA_Init+0x1b8>)
 810171e:	4293      	cmp	r3, r2
 8101720:	d04a      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101722:	687b      	ldr	r3, [r7, #4]
 8101724:	681b      	ldr	r3, [r3, #0]
 8101726:	4a65      	ldr	r2, [pc, #404]	; (81018bc <HAL_DMA_Init+0x1bc>)
 8101728:	4293      	cmp	r3, r2
 810172a:	d045      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 810172c:	687b      	ldr	r3, [r7, #4]
 810172e:	681b      	ldr	r3, [r3, #0]
 8101730:	4a63      	ldr	r2, [pc, #396]	; (81018c0 <HAL_DMA_Init+0x1c0>)
 8101732:	4293      	cmp	r3, r2
 8101734:	d040      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101736:	687b      	ldr	r3, [r7, #4]
 8101738:	681b      	ldr	r3, [r3, #0]
 810173a:	4a62      	ldr	r2, [pc, #392]	; (81018c4 <HAL_DMA_Init+0x1c4>)
 810173c:	4293      	cmp	r3, r2
 810173e:	d03b      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101740:	687b      	ldr	r3, [r7, #4]
 8101742:	681b      	ldr	r3, [r3, #0]
 8101744:	4a60      	ldr	r2, [pc, #384]	; (81018c8 <HAL_DMA_Init+0x1c8>)
 8101746:	4293      	cmp	r3, r2
 8101748:	d036      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 810174a:	687b      	ldr	r3, [r7, #4]
 810174c:	681b      	ldr	r3, [r3, #0]
 810174e:	4a5f      	ldr	r2, [pc, #380]	; (81018cc <HAL_DMA_Init+0x1cc>)
 8101750:	4293      	cmp	r3, r2
 8101752:	d031      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101754:	687b      	ldr	r3, [r7, #4]
 8101756:	681b      	ldr	r3, [r3, #0]
 8101758:	4a5d      	ldr	r2, [pc, #372]	; (81018d0 <HAL_DMA_Init+0x1d0>)
 810175a:	4293      	cmp	r3, r2
 810175c:	d02c      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 810175e:	687b      	ldr	r3, [r7, #4]
 8101760:	681b      	ldr	r3, [r3, #0]
 8101762:	4a5c      	ldr	r2, [pc, #368]	; (81018d4 <HAL_DMA_Init+0x1d4>)
 8101764:	4293      	cmp	r3, r2
 8101766:	d027      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101768:	687b      	ldr	r3, [r7, #4]
 810176a:	681b      	ldr	r3, [r3, #0]
 810176c:	4a5a      	ldr	r2, [pc, #360]	; (81018d8 <HAL_DMA_Init+0x1d8>)
 810176e:	4293      	cmp	r3, r2
 8101770:	d022      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	681b      	ldr	r3, [r3, #0]
 8101776:	4a59      	ldr	r2, [pc, #356]	; (81018dc <HAL_DMA_Init+0x1dc>)
 8101778:	4293      	cmp	r3, r2
 810177a:	d01d      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 810177c:	687b      	ldr	r3, [r7, #4]
 810177e:	681b      	ldr	r3, [r3, #0]
 8101780:	4a57      	ldr	r2, [pc, #348]	; (81018e0 <HAL_DMA_Init+0x1e0>)
 8101782:	4293      	cmp	r3, r2
 8101784:	d018      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101786:	687b      	ldr	r3, [r7, #4]
 8101788:	681b      	ldr	r3, [r3, #0]
 810178a:	4a56      	ldr	r2, [pc, #344]	; (81018e4 <HAL_DMA_Init+0x1e4>)
 810178c:	4293      	cmp	r3, r2
 810178e:	d013      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 8101790:	687b      	ldr	r3, [r7, #4]
 8101792:	681b      	ldr	r3, [r3, #0]
 8101794:	4a54      	ldr	r2, [pc, #336]	; (81018e8 <HAL_DMA_Init+0x1e8>)
 8101796:	4293      	cmp	r3, r2
 8101798:	d00e      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 810179a:	687b      	ldr	r3, [r7, #4]
 810179c:	681b      	ldr	r3, [r3, #0]
 810179e:	4a53      	ldr	r2, [pc, #332]	; (81018ec <HAL_DMA_Init+0x1ec>)
 81017a0:	4293      	cmp	r3, r2
 81017a2:	d009      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 81017a4:	687b      	ldr	r3, [r7, #4]
 81017a6:	681b      	ldr	r3, [r3, #0]
 81017a8:	4a51      	ldr	r2, [pc, #324]	; (81018f0 <HAL_DMA_Init+0x1f0>)
 81017aa:	4293      	cmp	r3, r2
 81017ac:	d004      	beq.n	81017b8 <HAL_DMA_Init+0xb8>
 81017ae:	687b      	ldr	r3, [r7, #4]
 81017b0:	681b      	ldr	r3, [r3, #0]
 81017b2:	4a50      	ldr	r2, [pc, #320]	; (81018f4 <HAL_DMA_Init+0x1f4>)
 81017b4:	4293      	cmp	r3, r2
 81017b6:	d101      	bne.n	81017bc <HAL_DMA_Init+0xbc>
 81017b8:	2301      	movs	r3, #1
 81017ba:	e000      	b.n	81017be <HAL_DMA_Init+0xbe>
 81017bc:	2300      	movs	r3, #0
 81017be:	2b00      	cmp	r3, #0
 81017c0:	f000 813b 	beq.w	8101a3a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 81017c4:	687b      	ldr	r3, [r7, #4]
 81017c6:	2202      	movs	r2, #2
 81017c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 81017cc:	687b      	ldr	r3, [r7, #4]
 81017ce:	2200      	movs	r2, #0
 81017d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81017d4:	687b      	ldr	r3, [r7, #4]
 81017d6:	681b      	ldr	r3, [r3, #0]
 81017d8:	4a37      	ldr	r2, [pc, #220]	; (81018b8 <HAL_DMA_Init+0x1b8>)
 81017da:	4293      	cmp	r3, r2
 81017dc:	d04a      	beq.n	8101874 <HAL_DMA_Init+0x174>
 81017de:	687b      	ldr	r3, [r7, #4]
 81017e0:	681b      	ldr	r3, [r3, #0]
 81017e2:	4a36      	ldr	r2, [pc, #216]	; (81018bc <HAL_DMA_Init+0x1bc>)
 81017e4:	4293      	cmp	r3, r2
 81017e6:	d045      	beq.n	8101874 <HAL_DMA_Init+0x174>
 81017e8:	687b      	ldr	r3, [r7, #4]
 81017ea:	681b      	ldr	r3, [r3, #0]
 81017ec:	4a34      	ldr	r2, [pc, #208]	; (81018c0 <HAL_DMA_Init+0x1c0>)
 81017ee:	4293      	cmp	r3, r2
 81017f0:	d040      	beq.n	8101874 <HAL_DMA_Init+0x174>
 81017f2:	687b      	ldr	r3, [r7, #4]
 81017f4:	681b      	ldr	r3, [r3, #0]
 81017f6:	4a33      	ldr	r2, [pc, #204]	; (81018c4 <HAL_DMA_Init+0x1c4>)
 81017f8:	4293      	cmp	r3, r2
 81017fa:	d03b      	beq.n	8101874 <HAL_DMA_Init+0x174>
 81017fc:	687b      	ldr	r3, [r7, #4]
 81017fe:	681b      	ldr	r3, [r3, #0]
 8101800:	4a31      	ldr	r2, [pc, #196]	; (81018c8 <HAL_DMA_Init+0x1c8>)
 8101802:	4293      	cmp	r3, r2
 8101804:	d036      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101806:	687b      	ldr	r3, [r7, #4]
 8101808:	681b      	ldr	r3, [r3, #0]
 810180a:	4a30      	ldr	r2, [pc, #192]	; (81018cc <HAL_DMA_Init+0x1cc>)
 810180c:	4293      	cmp	r3, r2
 810180e:	d031      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101810:	687b      	ldr	r3, [r7, #4]
 8101812:	681b      	ldr	r3, [r3, #0]
 8101814:	4a2e      	ldr	r2, [pc, #184]	; (81018d0 <HAL_DMA_Init+0x1d0>)
 8101816:	4293      	cmp	r3, r2
 8101818:	d02c      	beq.n	8101874 <HAL_DMA_Init+0x174>
 810181a:	687b      	ldr	r3, [r7, #4]
 810181c:	681b      	ldr	r3, [r3, #0]
 810181e:	4a2d      	ldr	r2, [pc, #180]	; (81018d4 <HAL_DMA_Init+0x1d4>)
 8101820:	4293      	cmp	r3, r2
 8101822:	d027      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101824:	687b      	ldr	r3, [r7, #4]
 8101826:	681b      	ldr	r3, [r3, #0]
 8101828:	4a2b      	ldr	r2, [pc, #172]	; (81018d8 <HAL_DMA_Init+0x1d8>)
 810182a:	4293      	cmp	r3, r2
 810182c:	d022      	beq.n	8101874 <HAL_DMA_Init+0x174>
 810182e:	687b      	ldr	r3, [r7, #4]
 8101830:	681b      	ldr	r3, [r3, #0]
 8101832:	4a2a      	ldr	r2, [pc, #168]	; (81018dc <HAL_DMA_Init+0x1dc>)
 8101834:	4293      	cmp	r3, r2
 8101836:	d01d      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101838:	687b      	ldr	r3, [r7, #4]
 810183a:	681b      	ldr	r3, [r3, #0]
 810183c:	4a28      	ldr	r2, [pc, #160]	; (81018e0 <HAL_DMA_Init+0x1e0>)
 810183e:	4293      	cmp	r3, r2
 8101840:	d018      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101842:	687b      	ldr	r3, [r7, #4]
 8101844:	681b      	ldr	r3, [r3, #0]
 8101846:	4a27      	ldr	r2, [pc, #156]	; (81018e4 <HAL_DMA_Init+0x1e4>)
 8101848:	4293      	cmp	r3, r2
 810184a:	d013      	beq.n	8101874 <HAL_DMA_Init+0x174>
 810184c:	687b      	ldr	r3, [r7, #4]
 810184e:	681b      	ldr	r3, [r3, #0]
 8101850:	4a25      	ldr	r2, [pc, #148]	; (81018e8 <HAL_DMA_Init+0x1e8>)
 8101852:	4293      	cmp	r3, r2
 8101854:	d00e      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101856:	687b      	ldr	r3, [r7, #4]
 8101858:	681b      	ldr	r3, [r3, #0]
 810185a:	4a24      	ldr	r2, [pc, #144]	; (81018ec <HAL_DMA_Init+0x1ec>)
 810185c:	4293      	cmp	r3, r2
 810185e:	d009      	beq.n	8101874 <HAL_DMA_Init+0x174>
 8101860:	687b      	ldr	r3, [r7, #4]
 8101862:	681b      	ldr	r3, [r3, #0]
 8101864:	4a22      	ldr	r2, [pc, #136]	; (81018f0 <HAL_DMA_Init+0x1f0>)
 8101866:	4293      	cmp	r3, r2
 8101868:	d004      	beq.n	8101874 <HAL_DMA_Init+0x174>
 810186a:	687b      	ldr	r3, [r7, #4]
 810186c:	681b      	ldr	r3, [r3, #0]
 810186e:	4a21      	ldr	r2, [pc, #132]	; (81018f4 <HAL_DMA_Init+0x1f4>)
 8101870:	4293      	cmp	r3, r2
 8101872:	d108      	bne.n	8101886 <HAL_DMA_Init+0x186>
 8101874:	687b      	ldr	r3, [r7, #4]
 8101876:	681b      	ldr	r3, [r3, #0]
 8101878:	681a      	ldr	r2, [r3, #0]
 810187a:	687b      	ldr	r3, [r7, #4]
 810187c:	681b      	ldr	r3, [r3, #0]
 810187e:	f022 0201 	bic.w	r2, r2, #1
 8101882:	601a      	str	r2, [r3, #0]
 8101884:	e007      	b.n	8101896 <HAL_DMA_Init+0x196>
 8101886:	687b      	ldr	r3, [r7, #4]
 8101888:	681b      	ldr	r3, [r3, #0]
 810188a:	681a      	ldr	r2, [r3, #0]
 810188c:	687b      	ldr	r3, [r7, #4]
 810188e:	681b      	ldr	r3, [r3, #0]
 8101890:	f022 0201 	bic.w	r2, r2, #1
 8101894:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8101896:	e02f      	b.n	81018f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8101898:	f7ff fdde 	bl	8101458 <HAL_GetTick>
 810189c:	4602      	mov	r2, r0
 810189e:	693b      	ldr	r3, [r7, #16]
 81018a0:	1ad3      	subs	r3, r2, r3
 81018a2:	2b05      	cmp	r3, #5
 81018a4:	d928      	bls.n	81018f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 81018a6:	687b      	ldr	r3, [r7, #4]
 81018a8:	2220      	movs	r2, #32
 81018aa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 81018ac:	687b      	ldr	r3, [r7, #4]
 81018ae:	2203      	movs	r2, #3
 81018b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 81018b4:	2301      	movs	r3, #1
 81018b6:	e244      	b.n	8101d42 <HAL_DMA_Init+0x642>
 81018b8:	40020010 	.word	0x40020010
 81018bc:	40020028 	.word	0x40020028
 81018c0:	40020040 	.word	0x40020040
 81018c4:	40020058 	.word	0x40020058
 81018c8:	40020070 	.word	0x40020070
 81018cc:	40020088 	.word	0x40020088
 81018d0:	400200a0 	.word	0x400200a0
 81018d4:	400200b8 	.word	0x400200b8
 81018d8:	40020410 	.word	0x40020410
 81018dc:	40020428 	.word	0x40020428
 81018e0:	40020440 	.word	0x40020440
 81018e4:	40020458 	.word	0x40020458
 81018e8:	40020470 	.word	0x40020470
 81018ec:	40020488 	.word	0x40020488
 81018f0:	400204a0 	.word	0x400204a0
 81018f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 81018f8:	687b      	ldr	r3, [r7, #4]
 81018fa:	681b      	ldr	r3, [r3, #0]
 81018fc:	681b      	ldr	r3, [r3, #0]
 81018fe:	f003 0301 	and.w	r3, r3, #1
 8101902:	2b00      	cmp	r3, #0
 8101904:	d1c8      	bne.n	8101898 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8101906:	687b      	ldr	r3, [r7, #4]
 8101908:	681b      	ldr	r3, [r3, #0]
 810190a:	681b      	ldr	r3, [r3, #0]
 810190c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 810190e:	697a      	ldr	r2, [r7, #20]
 8101910:	4b84      	ldr	r3, [pc, #528]	; (8101b24 <HAL_DMA_Init+0x424>)
 8101912:	4013      	ands	r3, r2
 8101914:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8101916:	687b      	ldr	r3, [r7, #4]
 8101918:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810191a:	687b      	ldr	r3, [r7, #4]
 810191c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 810191e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8101920:	687b      	ldr	r3, [r7, #4]
 8101922:	691b      	ldr	r3, [r3, #16]
 8101924:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8101926:	687b      	ldr	r3, [r7, #4]
 8101928:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 810192a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 810192c:	687b      	ldr	r3, [r7, #4]
 810192e:	699b      	ldr	r3, [r3, #24]
 8101930:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8101932:	687b      	ldr	r3, [r7, #4]
 8101934:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8101936:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8101938:	687b      	ldr	r3, [r7, #4]
 810193a:	6a1b      	ldr	r3, [r3, #32]
 810193c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 810193e:	697a      	ldr	r2, [r7, #20]
 8101940:	4313      	orrs	r3, r2
 8101942:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8101944:	687b      	ldr	r3, [r7, #4]
 8101946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101948:	2b04      	cmp	r3, #4
 810194a:	d107      	bne.n	810195c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 810194c:	687b      	ldr	r3, [r7, #4]
 810194e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8101950:	687b      	ldr	r3, [r7, #4]
 8101952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101954:	4313      	orrs	r3, r2
 8101956:	697a      	ldr	r2, [r7, #20]
 8101958:	4313      	orrs	r3, r2
 810195a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 810195c:	4b72      	ldr	r3, [pc, #456]	; (8101b28 <HAL_DMA_Init+0x428>)
 810195e:	681b      	ldr	r3, [r3, #0]
 8101960:	0c1b      	lsrs	r3, r3, #16
 8101962:	041b      	lsls	r3, r3, #16
 8101964:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8101968:	d328      	bcc.n	81019bc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 810196a:	687b      	ldr	r3, [r7, #4]
 810196c:	685b      	ldr	r3, [r3, #4]
 810196e:	2b28      	cmp	r3, #40	; 0x28
 8101970:	d903      	bls.n	810197a <HAL_DMA_Init+0x27a>
 8101972:	687b      	ldr	r3, [r7, #4]
 8101974:	685b      	ldr	r3, [r3, #4]
 8101976:	2b2e      	cmp	r3, #46	; 0x2e
 8101978:	d917      	bls.n	81019aa <HAL_DMA_Init+0x2aa>
 810197a:	687b      	ldr	r3, [r7, #4]
 810197c:	685b      	ldr	r3, [r3, #4]
 810197e:	2b3e      	cmp	r3, #62	; 0x3e
 8101980:	d903      	bls.n	810198a <HAL_DMA_Init+0x28a>
 8101982:	687b      	ldr	r3, [r7, #4]
 8101984:	685b      	ldr	r3, [r3, #4]
 8101986:	2b42      	cmp	r3, #66	; 0x42
 8101988:	d90f      	bls.n	81019aa <HAL_DMA_Init+0x2aa>
 810198a:	687b      	ldr	r3, [r7, #4]
 810198c:	685b      	ldr	r3, [r3, #4]
 810198e:	2b46      	cmp	r3, #70	; 0x46
 8101990:	d903      	bls.n	810199a <HAL_DMA_Init+0x29a>
 8101992:	687b      	ldr	r3, [r7, #4]
 8101994:	685b      	ldr	r3, [r3, #4]
 8101996:	2b48      	cmp	r3, #72	; 0x48
 8101998:	d907      	bls.n	81019aa <HAL_DMA_Init+0x2aa>
 810199a:	687b      	ldr	r3, [r7, #4]
 810199c:	685b      	ldr	r3, [r3, #4]
 810199e:	2b4e      	cmp	r3, #78	; 0x4e
 81019a0:	d905      	bls.n	81019ae <HAL_DMA_Init+0x2ae>
 81019a2:	687b      	ldr	r3, [r7, #4]
 81019a4:	685b      	ldr	r3, [r3, #4]
 81019a6:	2b52      	cmp	r3, #82	; 0x52
 81019a8:	d801      	bhi.n	81019ae <HAL_DMA_Init+0x2ae>
 81019aa:	2301      	movs	r3, #1
 81019ac:	e000      	b.n	81019b0 <HAL_DMA_Init+0x2b0>
 81019ae:	2300      	movs	r3, #0
 81019b0:	2b00      	cmp	r3, #0
 81019b2:	d003      	beq.n	81019bc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 81019b4:	697b      	ldr	r3, [r7, #20]
 81019b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 81019ba:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 81019bc:	687b      	ldr	r3, [r7, #4]
 81019be:	681b      	ldr	r3, [r3, #0]
 81019c0:	697a      	ldr	r2, [r7, #20]
 81019c2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 81019c4:	687b      	ldr	r3, [r7, #4]
 81019c6:	681b      	ldr	r3, [r3, #0]
 81019c8:	695b      	ldr	r3, [r3, #20]
 81019ca:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 81019cc:	697b      	ldr	r3, [r7, #20]
 81019ce:	f023 0307 	bic.w	r3, r3, #7
 81019d2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 81019d4:	687b      	ldr	r3, [r7, #4]
 81019d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81019d8:	697a      	ldr	r2, [r7, #20]
 81019da:	4313      	orrs	r3, r2
 81019dc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 81019de:	687b      	ldr	r3, [r7, #4]
 81019e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81019e2:	2b04      	cmp	r3, #4
 81019e4:	d117      	bne.n	8101a16 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 81019e6:	687b      	ldr	r3, [r7, #4]
 81019e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81019ea:	697a      	ldr	r2, [r7, #20]
 81019ec:	4313      	orrs	r3, r2
 81019ee:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 81019f0:	687b      	ldr	r3, [r7, #4]
 81019f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81019f4:	2b00      	cmp	r3, #0
 81019f6:	d00e      	beq.n	8101a16 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 81019f8:	6878      	ldr	r0, [r7, #4]
 81019fa:	f001 fbfd 	bl	81031f8 <DMA_CheckFifoParam>
 81019fe:	4603      	mov	r3, r0
 8101a00:	2b00      	cmp	r3, #0
 8101a02:	d008      	beq.n	8101a16 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8101a04:	687b      	ldr	r3, [r7, #4]
 8101a06:	2240      	movs	r2, #64	; 0x40
 8101a08:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8101a0a:	687b      	ldr	r3, [r7, #4]
 8101a0c:	2201      	movs	r2, #1
 8101a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8101a12:	2301      	movs	r3, #1
 8101a14:	e195      	b.n	8101d42 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8101a16:	687b      	ldr	r3, [r7, #4]
 8101a18:	681b      	ldr	r3, [r3, #0]
 8101a1a:	697a      	ldr	r2, [r7, #20]
 8101a1c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8101a1e:	6878      	ldr	r0, [r7, #4]
 8101a20:	f001 fb38 	bl	8103094 <DMA_CalcBaseAndBitshift>
 8101a24:	4603      	mov	r3, r0
 8101a26:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8101a28:	687b      	ldr	r3, [r7, #4]
 8101a2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101a2c:	f003 031f 	and.w	r3, r3, #31
 8101a30:	223f      	movs	r2, #63	; 0x3f
 8101a32:	409a      	lsls	r2, r3
 8101a34:	68bb      	ldr	r3, [r7, #8]
 8101a36:	609a      	str	r2, [r3, #8]
 8101a38:	e0cb      	b.n	8101bd2 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8101a3a:	687b      	ldr	r3, [r7, #4]
 8101a3c:	681b      	ldr	r3, [r3, #0]
 8101a3e:	4a3b      	ldr	r2, [pc, #236]	; (8101b2c <HAL_DMA_Init+0x42c>)
 8101a40:	4293      	cmp	r3, r2
 8101a42:	d022      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a44:	687b      	ldr	r3, [r7, #4]
 8101a46:	681b      	ldr	r3, [r3, #0]
 8101a48:	4a39      	ldr	r2, [pc, #228]	; (8101b30 <HAL_DMA_Init+0x430>)
 8101a4a:	4293      	cmp	r3, r2
 8101a4c:	d01d      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a4e:	687b      	ldr	r3, [r7, #4]
 8101a50:	681b      	ldr	r3, [r3, #0]
 8101a52:	4a38      	ldr	r2, [pc, #224]	; (8101b34 <HAL_DMA_Init+0x434>)
 8101a54:	4293      	cmp	r3, r2
 8101a56:	d018      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a58:	687b      	ldr	r3, [r7, #4]
 8101a5a:	681b      	ldr	r3, [r3, #0]
 8101a5c:	4a36      	ldr	r2, [pc, #216]	; (8101b38 <HAL_DMA_Init+0x438>)
 8101a5e:	4293      	cmp	r3, r2
 8101a60:	d013      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a62:	687b      	ldr	r3, [r7, #4]
 8101a64:	681b      	ldr	r3, [r3, #0]
 8101a66:	4a35      	ldr	r2, [pc, #212]	; (8101b3c <HAL_DMA_Init+0x43c>)
 8101a68:	4293      	cmp	r3, r2
 8101a6a:	d00e      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a6c:	687b      	ldr	r3, [r7, #4]
 8101a6e:	681b      	ldr	r3, [r3, #0]
 8101a70:	4a33      	ldr	r2, [pc, #204]	; (8101b40 <HAL_DMA_Init+0x440>)
 8101a72:	4293      	cmp	r3, r2
 8101a74:	d009      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a76:	687b      	ldr	r3, [r7, #4]
 8101a78:	681b      	ldr	r3, [r3, #0]
 8101a7a:	4a32      	ldr	r2, [pc, #200]	; (8101b44 <HAL_DMA_Init+0x444>)
 8101a7c:	4293      	cmp	r3, r2
 8101a7e:	d004      	beq.n	8101a8a <HAL_DMA_Init+0x38a>
 8101a80:	687b      	ldr	r3, [r7, #4]
 8101a82:	681b      	ldr	r3, [r3, #0]
 8101a84:	4a30      	ldr	r2, [pc, #192]	; (8101b48 <HAL_DMA_Init+0x448>)
 8101a86:	4293      	cmp	r3, r2
 8101a88:	d101      	bne.n	8101a8e <HAL_DMA_Init+0x38e>
 8101a8a:	2301      	movs	r3, #1
 8101a8c:	e000      	b.n	8101a90 <HAL_DMA_Init+0x390>
 8101a8e:	2300      	movs	r3, #0
 8101a90:	2b00      	cmp	r3, #0
 8101a92:	f000 8095 	beq.w	8101bc0 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8101a96:	687b      	ldr	r3, [r7, #4]
 8101a98:	681b      	ldr	r3, [r3, #0]
 8101a9a:	4a24      	ldr	r2, [pc, #144]	; (8101b2c <HAL_DMA_Init+0x42c>)
 8101a9c:	4293      	cmp	r3, r2
 8101a9e:	d021      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	681b      	ldr	r3, [r3, #0]
 8101aa4:	4a22      	ldr	r2, [pc, #136]	; (8101b30 <HAL_DMA_Init+0x430>)
 8101aa6:	4293      	cmp	r3, r2
 8101aa8:	d01c      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101aaa:	687b      	ldr	r3, [r7, #4]
 8101aac:	681b      	ldr	r3, [r3, #0]
 8101aae:	4a21      	ldr	r2, [pc, #132]	; (8101b34 <HAL_DMA_Init+0x434>)
 8101ab0:	4293      	cmp	r3, r2
 8101ab2:	d017      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101ab4:	687b      	ldr	r3, [r7, #4]
 8101ab6:	681b      	ldr	r3, [r3, #0]
 8101ab8:	4a1f      	ldr	r2, [pc, #124]	; (8101b38 <HAL_DMA_Init+0x438>)
 8101aba:	4293      	cmp	r3, r2
 8101abc:	d012      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101abe:	687b      	ldr	r3, [r7, #4]
 8101ac0:	681b      	ldr	r3, [r3, #0]
 8101ac2:	4a1e      	ldr	r2, [pc, #120]	; (8101b3c <HAL_DMA_Init+0x43c>)
 8101ac4:	4293      	cmp	r3, r2
 8101ac6:	d00d      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101ac8:	687b      	ldr	r3, [r7, #4]
 8101aca:	681b      	ldr	r3, [r3, #0]
 8101acc:	4a1c      	ldr	r2, [pc, #112]	; (8101b40 <HAL_DMA_Init+0x440>)
 8101ace:	4293      	cmp	r3, r2
 8101ad0:	d008      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101ad2:	687b      	ldr	r3, [r7, #4]
 8101ad4:	681b      	ldr	r3, [r3, #0]
 8101ad6:	4a1b      	ldr	r2, [pc, #108]	; (8101b44 <HAL_DMA_Init+0x444>)
 8101ad8:	4293      	cmp	r3, r2
 8101ada:	d003      	beq.n	8101ae4 <HAL_DMA_Init+0x3e4>
 8101adc:	687b      	ldr	r3, [r7, #4]
 8101ade:	681b      	ldr	r3, [r3, #0]
 8101ae0:	4a19      	ldr	r2, [pc, #100]	; (8101b48 <HAL_DMA_Init+0x448>)
 8101ae2:	4293      	cmp	r3, r2
 8101ae4:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8101ae6:	687b      	ldr	r3, [r7, #4]
 8101ae8:	2202      	movs	r2, #2
 8101aea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8101aee:	687b      	ldr	r3, [r7, #4]
 8101af0:	2200      	movs	r2, #0
 8101af2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8101af6:	687b      	ldr	r3, [r7, #4]
 8101af8:	681b      	ldr	r3, [r3, #0]
 8101afa:	681b      	ldr	r3, [r3, #0]
 8101afc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8101afe:	697b      	ldr	r3, [r7, #20]
 8101b00:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 8101b04:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8101b08:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8101b0a:	687b      	ldr	r3, [r7, #4]
 8101b0c:	689b      	ldr	r3, [r3, #8]
 8101b0e:	2b40      	cmp	r3, #64	; 0x40
 8101b10:	d01c      	beq.n	8101b4c <HAL_DMA_Init+0x44c>
 8101b12:	687b      	ldr	r3, [r7, #4]
 8101b14:	689b      	ldr	r3, [r3, #8]
 8101b16:	2b80      	cmp	r3, #128	; 0x80
 8101b18:	d102      	bne.n	8101b20 <HAL_DMA_Init+0x420>
 8101b1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8101b1e:	e016      	b.n	8101b4e <HAL_DMA_Init+0x44e>
 8101b20:	2300      	movs	r3, #0
 8101b22:	e014      	b.n	8101b4e <HAL_DMA_Init+0x44e>
 8101b24:	fe10803f 	.word	0xfe10803f
 8101b28:	5c001000 	.word	0x5c001000
 8101b2c:	58025408 	.word	0x58025408
 8101b30:	5802541c 	.word	0x5802541c
 8101b34:	58025430 	.word	0x58025430
 8101b38:	58025444 	.word	0x58025444
 8101b3c:	58025458 	.word	0x58025458
 8101b40:	5802546c 	.word	0x5802546c
 8101b44:	58025480 	.word	0x58025480
 8101b48:	58025494 	.word	0x58025494
 8101b4c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8101b4e:	687a      	ldr	r2, [r7, #4]
 8101b50:	68d2      	ldr	r2, [r2, #12]
 8101b52:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8101b54:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8101b56:	687b      	ldr	r3, [r7, #4]
 8101b58:	691b      	ldr	r3, [r3, #16]
 8101b5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8101b5c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8101b5e:	687b      	ldr	r3, [r7, #4]
 8101b60:	695b      	ldr	r3, [r3, #20]
 8101b62:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8101b64:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8101b66:	687b      	ldr	r3, [r7, #4]
 8101b68:	699b      	ldr	r3, [r3, #24]
 8101b6a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8101b6c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8101b6e:	687b      	ldr	r3, [r7, #4]
 8101b70:	69db      	ldr	r3, [r3, #28]
 8101b72:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8101b74:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8101b76:	687b      	ldr	r3, [r7, #4]
 8101b78:	6a1b      	ldr	r3, [r3, #32]
 8101b7a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8101b7c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8101b7e:	697a      	ldr	r2, [r7, #20]
 8101b80:	4313      	orrs	r3, r2
 8101b82:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8101b84:	687b      	ldr	r3, [r7, #4]
 8101b86:	681b      	ldr	r3, [r3, #0]
 8101b88:	697a      	ldr	r2, [r7, #20]
 8101b8a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8101b8c:	687b      	ldr	r3, [r7, #4]
 8101b8e:	681b      	ldr	r3, [r3, #0]
 8101b90:	461a      	mov	r2, r3
 8101b92:	4b6e      	ldr	r3, [pc, #440]	; (8101d4c <HAL_DMA_Init+0x64c>)
 8101b94:	4413      	add	r3, r2
 8101b96:	4a6e      	ldr	r2, [pc, #440]	; (8101d50 <HAL_DMA_Init+0x650>)
 8101b98:	fba2 2303 	umull	r2, r3, r2, r3
 8101b9c:	091b      	lsrs	r3, r3, #4
 8101b9e:	009a      	lsls	r2, r3, #2
 8101ba0:	687b      	ldr	r3, [r7, #4]
 8101ba2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8101ba4:	6878      	ldr	r0, [r7, #4]
 8101ba6:	f001 fa75 	bl	8103094 <DMA_CalcBaseAndBitshift>
 8101baa:	4603      	mov	r3, r0
 8101bac:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8101bae:	687b      	ldr	r3, [r7, #4]
 8101bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101bb2:	f003 031f 	and.w	r3, r3, #31
 8101bb6:	2201      	movs	r2, #1
 8101bb8:	409a      	lsls	r2, r3
 8101bba:	68fb      	ldr	r3, [r7, #12]
 8101bbc:	605a      	str	r2, [r3, #4]
 8101bbe:	e008      	b.n	8101bd2 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8101bc0:	687b      	ldr	r3, [r7, #4]
 8101bc2:	2240      	movs	r2, #64	; 0x40
 8101bc4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8101bc6:	687b      	ldr	r3, [r7, #4]
 8101bc8:	2203      	movs	r2, #3
 8101bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8101bce:	2301      	movs	r3, #1
 8101bd0:	e0b7      	b.n	8101d42 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8101bd2:	687b      	ldr	r3, [r7, #4]
 8101bd4:	681b      	ldr	r3, [r3, #0]
 8101bd6:	4a5f      	ldr	r2, [pc, #380]	; (8101d54 <HAL_DMA_Init+0x654>)
 8101bd8:	4293      	cmp	r3, r2
 8101bda:	d072      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101bdc:	687b      	ldr	r3, [r7, #4]
 8101bde:	681b      	ldr	r3, [r3, #0]
 8101be0:	4a5d      	ldr	r2, [pc, #372]	; (8101d58 <HAL_DMA_Init+0x658>)
 8101be2:	4293      	cmp	r3, r2
 8101be4:	d06d      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101be6:	687b      	ldr	r3, [r7, #4]
 8101be8:	681b      	ldr	r3, [r3, #0]
 8101bea:	4a5c      	ldr	r2, [pc, #368]	; (8101d5c <HAL_DMA_Init+0x65c>)
 8101bec:	4293      	cmp	r3, r2
 8101bee:	d068      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101bf0:	687b      	ldr	r3, [r7, #4]
 8101bf2:	681b      	ldr	r3, [r3, #0]
 8101bf4:	4a5a      	ldr	r2, [pc, #360]	; (8101d60 <HAL_DMA_Init+0x660>)
 8101bf6:	4293      	cmp	r3, r2
 8101bf8:	d063      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101bfa:	687b      	ldr	r3, [r7, #4]
 8101bfc:	681b      	ldr	r3, [r3, #0]
 8101bfe:	4a59      	ldr	r2, [pc, #356]	; (8101d64 <HAL_DMA_Init+0x664>)
 8101c00:	4293      	cmp	r3, r2
 8101c02:	d05e      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c04:	687b      	ldr	r3, [r7, #4]
 8101c06:	681b      	ldr	r3, [r3, #0]
 8101c08:	4a57      	ldr	r2, [pc, #348]	; (8101d68 <HAL_DMA_Init+0x668>)
 8101c0a:	4293      	cmp	r3, r2
 8101c0c:	d059      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c0e:	687b      	ldr	r3, [r7, #4]
 8101c10:	681b      	ldr	r3, [r3, #0]
 8101c12:	4a56      	ldr	r2, [pc, #344]	; (8101d6c <HAL_DMA_Init+0x66c>)
 8101c14:	4293      	cmp	r3, r2
 8101c16:	d054      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c18:	687b      	ldr	r3, [r7, #4]
 8101c1a:	681b      	ldr	r3, [r3, #0]
 8101c1c:	4a54      	ldr	r2, [pc, #336]	; (8101d70 <HAL_DMA_Init+0x670>)
 8101c1e:	4293      	cmp	r3, r2
 8101c20:	d04f      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c22:	687b      	ldr	r3, [r7, #4]
 8101c24:	681b      	ldr	r3, [r3, #0]
 8101c26:	4a53      	ldr	r2, [pc, #332]	; (8101d74 <HAL_DMA_Init+0x674>)
 8101c28:	4293      	cmp	r3, r2
 8101c2a:	d04a      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c2c:	687b      	ldr	r3, [r7, #4]
 8101c2e:	681b      	ldr	r3, [r3, #0]
 8101c30:	4a51      	ldr	r2, [pc, #324]	; (8101d78 <HAL_DMA_Init+0x678>)
 8101c32:	4293      	cmp	r3, r2
 8101c34:	d045      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c36:	687b      	ldr	r3, [r7, #4]
 8101c38:	681b      	ldr	r3, [r3, #0]
 8101c3a:	4a50      	ldr	r2, [pc, #320]	; (8101d7c <HAL_DMA_Init+0x67c>)
 8101c3c:	4293      	cmp	r3, r2
 8101c3e:	d040      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c40:	687b      	ldr	r3, [r7, #4]
 8101c42:	681b      	ldr	r3, [r3, #0]
 8101c44:	4a4e      	ldr	r2, [pc, #312]	; (8101d80 <HAL_DMA_Init+0x680>)
 8101c46:	4293      	cmp	r3, r2
 8101c48:	d03b      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c4a:	687b      	ldr	r3, [r7, #4]
 8101c4c:	681b      	ldr	r3, [r3, #0]
 8101c4e:	4a4d      	ldr	r2, [pc, #308]	; (8101d84 <HAL_DMA_Init+0x684>)
 8101c50:	4293      	cmp	r3, r2
 8101c52:	d036      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c54:	687b      	ldr	r3, [r7, #4]
 8101c56:	681b      	ldr	r3, [r3, #0]
 8101c58:	4a4b      	ldr	r2, [pc, #300]	; (8101d88 <HAL_DMA_Init+0x688>)
 8101c5a:	4293      	cmp	r3, r2
 8101c5c:	d031      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c5e:	687b      	ldr	r3, [r7, #4]
 8101c60:	681b      	ldr	r3, [r3, #0]
 8101c62:	4a4a      	ldr	r2, [pc, #296]	; (8101d8c <HAL_DMA_Init+0x68c>)
 8101c64:	4293      	cmp	r3, r2
 8101c66:	d02c      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c68:	687b      	ldr	r3, [r7, #4]
 8101c6a:	681b      	ldr	r3, [r3, #0]
 8101c6c:	4a48      	ldr	r2, [pc, #288]	; (8101d90 <HAL_DMA_Init+0x690>)
 8101c6e:	4293      	cmp	r3, r2
 8101c70:	d027      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c72:	687b      	ldr	r3, [r7, #4]
 8101c74:	681b      	ldr	r3, [r3, #0]
 8101c76:	4a47      	ldr	r2, [pc, #284]	; (8101d94 <HAL_DMA_Init+0x694>)
 8101c78:	4293      	cmp	r3, r2
 8101c7a:	d022      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c7c:	687b      	ldr	r3, [r7, #4]
 8101c7e:	681b      	ldr	r3, [r3, #0]
 8101c80:	4a45      	ldr	r2, [pc, #276]	; (8101d98 <HAL_DMA_Init+0x698>)
 8101c82:	4293      	cmp	r3, r2
 8101c84:	d01d      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c86:	687b      	ldr	r3, [r7, #4]
 8101c88:	681b      	ldr	r3, [r3, #0]
 8101c8a:	4a44      	ldr	r2, [pc, #272]	; (8101d9c <HAL_DMA_Init+0x69c>)
 8101c8c:	4293      	cmp	r3, r2
 8101c8e:	d018      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c90:	687b      	ldr	r3, [r7, #4]
 8101c92:	681b      	ldr	r3, [r3, #0]
 8101c94:	4a42      	ldr	r2, [pc, #264]	; (8101da0 <HAL_DMA_Init+0x6a0>)
 8101c96:	4293      	cmp	r3, r2
 8101c98:	d013      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101c9a:	687b      	ldr	r3, [r7, #4]
 8101c9c:	681b      	ldr	r3, [r3, #0]
 8101c9e:	4a41      	ldr	r2, [pc, #260]	; (8101da4 <HAL_DMA_Init+0x6a4>)
 8101ca0:	4293      	cmp	r3, r2
 8101ca2:	d00e      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101ca4:	687b      	ldr	r3, [r7, #4]
 8101ca6:	681b      	ldr	r3, [r3, #0]
 8101ca8:	4a3f      	ldr	r2, [pc, #252]	; (8101da8 <HAL_DMA_Init+0x6a8>)
 8101caa:	4293      	cmp	r3, r2
 8101cac:	d009      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101cae:	687b      	ldr	r3, [r7, #4]
 8101cb0:	681b      	ldr	r3, [r3, #0]
 8101cb2:	4a3e      	ldr	r2, [pc, #248]	; (8101dac <HAL_DMA_Init+0x6ac>)
 8101cb4:	4293      	cmp	r3, r2
 8101cb6:	d004      	beq.n	8101cc2 <HAL_DMA_Init+0x5c2>
 8101cb8:	687b      	ldr	r3, [r7, #4]
 8101cba:	681b      	ldr	r3, [r3, #0]
 8101cbc:	4a3c      	ldr	r2, [pc, #240]	; (8101db0 <HAL_DMA_Init+0x6b0>)
 8101cbe:	4293      	cmp	r3, r2
 8101cc0:	d101      	bne.n	8101cc6 <HAL_DMA_Init+0x5c6>
 8101cc2:	2301      	movs	r3, #1
 8101cc4:	e000      	b.n	8101cc8 <HAL_DMA_Init+0x5c8>
 8101cc6:	2300      	movs	r3, #0
 8101cc8:	2b00      	cmp	r3, #0
 8101cca:	d032      	beq.n	8101d32 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8101ccc:	6878      	ldr	r0, [r7, #4]
 8101cce:	f001 fb0f 	bl	81032f0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8101cd2:	687b      	ldr	r3, [r7, #4]
 8101cd4:	689b      	ldr	r3, [r3, #8]
 8101cd6:	2b80      	cmp	r3, #128	; 0x80
 8101cd8:	d102      	bne.n	8101ce0 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8101cda:	687b      	ldr	r3, [r7, #4]
 8101cdc:	2200      	movs	r2, #0
 8101cde:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8101ce0:	687b      	ldr	r3, [r7, #4]
 8101ce2:	685a      	ldr	r2, [r3, #4]
 8101ce4:	687b      	ldr	r3, [r7, #4]
 8101ce6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101ce8:	b2d2      	uxtb	r2, r2
 8101cea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8101cec:	687b      	ldr	r3, [r7, #4]
 8101cee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101cf0:	687a      	ldr	r2, [r7, #4]
 8101cf2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8101cf4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8101cf6:	687b      	ldr	r3, [r7, #4]
 8101cf8:	685b      	ldr	r3, [r3, #4]
 8101cfa:	2b00      	cmp	r3, #0
 8101cfc:	d010      	beq.n	8101d20 <HAL_DMA_Init+0x620>
 8101cfe:	687b      	ldr	r3, [r7, #4]
 8101d00:	685b      	ldr	r3, [r3, #4]
 8101d02:	2b08      	cmp	r3, #8
 8101d04:	d80c      	bhi.n	8101d20 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8101d06:	6878      	ldr	r0, [r7, #4]
 8101d08:	f001 fb8c 	bl	8103424 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8101d0c:	687b      	ldr	r3, [r7, #4]
 8101d0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101d10:	2200      	movs	r2, #0
 8101d12:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8101d14:	687b      	ldr	r3, [r7, #4]
 8101d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101d18:	687a      	ldr	r2, [r7, #4]
 8101d1a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8101d1c:	605a      	str	r2, [r3, #4]
 8101d1e:	e008      	b.n	8101d32 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8101d20:	687b      	ldr	r3, [r7, #4]
 8101d22:	2200      	movs	r2, #0
 8101d24:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8101d26:	687b      	ldr	r3, [r7, #4]
 8101d28:	2200      	movs	r2, #0
 8101d2a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8101d2c:	687b      	ldr	r3, [r7, #4]
 8101d2e:	2200      	movs	r2, #0
 8101d30:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8101d32:	687b      	ldr	r3, [r7, #4]
 8101d34:	2200      	movs	r2, #0
 8101d36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8101d38:	687b      	ldr	r3, [r7, #4]
 8101d3a:	2201      	movs	r2, #1
 8101d3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8101d40:	2300      	movs	r3, #0
}
 8101d42:	4618      	mov	r0, r3
 8101d44:	3718      	adds	r7, #24
 8101d46:	46bd      	mov	sp, r7
 8101d48:	bd80      	pop	{r7, pc}
 8101d4a:	bf00      	nop
 8101d4c:	a7fdabf8 	.word	0xa7fdabf8
 8101d50:	cccccccd 	.word	0xcccccccd
 8101d54:	40020010 	.word	0x40020010
 8101d58:	40020028 	.word	0x40020028
 8101d5c:	40020040 	.word	0x40020040
 8101d60:	40020058 	.word	0x40020058
 8101d64:	40020070 	.word	0x40020070
 8101d68:	40020088 	.word	0x40020088
 8101d6c:	400200a0 	.word	0x400200a0
 8101d70:	400200b8 	.word	0x400200b8
 8101d74:	40020410 	.word	0x40020410
 8101d78:	40020428 	.word	0x40020428
 8101d7c:	40020440 	.word	0x40020440
 8101d80:	40020458 	.word	0x40020458
 8101d84:	40020470 	.word	0x40020470
 8101d88:	40020488 	.word	0x40020488
 8101d8c:	400204a0 	.word	0x400204a0
 8101d90:	400204b8 	.word	0x400204b8
 8101d94:	58025408 	.word	0x58025408
 8101d98:	5802541c 	.word	0x5802541c
 8101d9c:	58025430 	.word	0x58025430
 8101da0:	58025444 	.word	0x58025444
 8101da4:	58025458 	.word	0x58025458
 8101da8:	5802546c 	.word	0x5802546c
 8101dac:	58025480 	.word	0x58025480
 8101db0:	58025494 	.word	0x58025494

08101db4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8101db4:	b580      	push	{r7, lr}
 8101db6:	b084      	sub	sp, #16
 8101db8:	af00      	add	r7, sp, #0
 8101dba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8101dbc:	687b      	ldr	r3, [r7, #4]
 8101dbe:	2b00      	cmp	r3, #0
 8101dc0:	d101      	bne.n	8101dc6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8101dc2:	2301      	movs	r3, #1
 8101dc4:	e237      	b.n	8102236 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8101dc6:	687b      	ldr	r3, [r7, #4]
 8101dc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8101dcc:	b2db      	uxtb	r3, r3
 8101dce:	2b02      	cmp	r3, #2
 8101dd0:	d004      	beq.n	8101ddc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8101dd2:	687b      	ldr	r3, [r7, #4]
 8101dd4:	2280      	movs	r2, #128	; 0x80
 8101dd6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8101dd8:	2301      	movs	r3, #1
 8101dda:	e22c      	b.n	8102236 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8101ddc:	687b      	ldr	r3, [r7, #4]
 8101dde:	681b      	ldr	r3, [r3, #0]
 8101de0:	4a5c      	ldr	r2, [pc, #368]	; (8101f54 <HAL_DMA_Abort_IT+0x1a0>)
 8101de2:	4293      	cmp	r3, r2
 8101de4:	d04a      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101de6:	687b      	ldr	r3, [r7, #4]
 8101de8:	681b      	ldr	r3, [r3, #0]
 8101dea:	4a5b      	ldr	r2, [pc, #364]	; (8101f58 <HAL_DMA_Abort_IT+0x1a4>)
 8101dec:	4293      	cmp	r3, r2
 8101dee:	d045      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101df0:	687b      	ldr	r3, [r7, #4]
 8101df2:	681b      	ldr	r3, [r3, #0]
 8101df4:	4a59      	ldr	r2, [pc, #356]	; (8101f5c <HAL_DMA_Abort_IT+0x1a8>)
 8101df6:	4293      	cmp	r3, r2
 8101df8:	d040      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101dfa:	687b      	ldr	r3, [r7, #4]
 8101dfc:	681b      	ldr	r3, [r3, #0]
 8101dfe:	4a58      	ldr	r2, [pc, #352]	; (8101f60 <HAL_DMA_Abort_IT+0x1ac>)
 8101e00:	4293      	cmp	r3, r2
 8101e02:	d03b      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e04:	687b      	ldr	r3, [r7, #4]
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	4a56      	ldr	r2, [pc, #344]	; (8101f64 <HAL_DMA_Abort_IT+0x1b0>)
 8101e0a:	4293      	cmp	r3, r2
 8101e0c:	d036      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e0e:	687b      	ldr	r3, [r7, #4]
 8101e10:	681b      	ldr	r3, [r3, #0]
 8101e12:	4a55      	ldr	r2, [pc, #340]	; (8101f68 <HAL_DMA_Abort_IT+0x1b4>)
 8101e14:	4293      	cmp	r3, r2
 8101e16:	d031      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e18:	687b      	ldr	r3, [r7, #4]
 8101e1a:	681b      	ldr	r3, [r3, #0]
 8101e1c:	4a53      	ldr	r2, [pc, #332]	; (8101f6c <HAL_DMA_Abort_IT+0x1b8>)
 8101e1e:	4293      	cmp	r3, r2
 8101e20:	d02c      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e22:	687b      	ldr	r3, [r7, #4]
 8101e24:	681b      	ldr	r3, [r3, #0]
 8101e26:	4a52      	ldr	r2, [pc, #328]	; (8101f70 <HAL_DMA_Abort_IT+0x1bc>)
 8101e28:	4293      	cmp	r3, r2
 8101e2a:	d027      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e2c:	687b      	ldr	r3, [r7, #4]
 8101e2e:	681b      	ldr	r3, [r3, #0]
 8101e30:	4a50      	ldr	r2, [pc, #320]	; (8101f74 <HAL_DMA_Abort_IT+0x1c0>)
 8101e32:	4293      	cmp	r3, r2
 8101e34:	d022      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e36:	687b      	ldr	r3, [r7, #4]
 8101e38:	681b      	ldr	r3, [r3, #0]
 8101e3a:	4a4f      	ldr	r2, [pc, #316]	; (8101f78 <HAL_DMA_Abort_IT+0x1c4>)
 8101e3c:	4293      	cmp	r3, r2
 8101e3e:	d01d      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e40:	687b      	ldr	r3, [r7, #4]
 8101e42:	681b      	ldr	r3, [r3, #0]
 8101e44:	4a4d      	ldr	r2, [pc, #308]	; (8101f7c <HAL_DMA_Abort_IT+0x1c8>)
 8101e46:	4293      	cmp	r3, r2
 8101e48:	d018      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e4a:	687b      	ldr	r3, [r7, #4]
 8101e4c:	681b      	ldr	r3, [r3, #0]
 8101e4e:	4a4c      	ldr	r2, [pc, #304]	; (8101f80 <HAL_DMA_Abort_IT+0x1cc>)
 8101e50:	4293      	cmp	r3, r2
 8101e52:	d013      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e54:	687b      	ldr	r3, [r7, #4]
 8101e56:	681b      	ldr	r3, [r3, #0]
 8101e58:	4a4a      	ldr	r2, [pc, #296]	; (8101f84 <HAL_DMA_Abort_IT+0x1d0>)
 8101e5a:	4293      	cmp	r3, r2
 8101e5c:	d00e      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e5e:	687b      	ldr	r3, [r7, #4]
 8101e60:	681b      	ldr	r3, [r3, #0]
 8101e62:	4a49      	ldr	r2, [pc, #292]	; (8101f88 <HAL_DMA_Abort_IT+0x1d4>)
 8101e64:	4293      	cmp	r3, r2
 8101e66:	d009      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e68:	687b      	ldr	r3, [r7, #4]
 8101e6a:	681b      	ldr	r3, [r3, #0]
 8101e6c:	4a47      	ldr	r2, [pc, #284]	; (8101f8c <HAL_DMA_Abort_IT+0x1d8>)
 8101e6e:	4293      	cmp	r3, r2
 8101e70:	d004      	beq.n	8101e7c <HAL_DMA_Abort_IT+0xc8>
 8101e72:	687b      	ldr	r3, [r7, #4]
 8101e74:	681b      	ldr	r3, [r3, #0]
 8101e76:	4a46      	ldr	r2, [pc, #280]	; (8101f90 <HAL_DMA_Abort_IT+0x1dc>)
 8101e78:	4293      	cmp	r3, r2
 8101e7a:	d101      	bne.n	8101e80 <HAL_DMA_Abort_IT+0xcc>
 8101e7c:	2301      	movs	r3, #1
 8101e7e:	e000      	b.n	8101e82 <HAL_DMA_Abort_IT+0xce>
 8101e80:	2300      	movs	r3, #0
 8101e82:	2b00      	cmp	r3, #0
 8101e84:	f000 8086 	beq.w	8101f94 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8101e88:	687b      	ldr	r3, [r7, #4]
 8101e8a:	2204      	movs	r2, #4
 8101e8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8101e90:	687b      	ldr	r3, [r7, #4]
 8101e92:	681b      	ldr	r3, [r3, #0]
 8101e94:	4a2f      	ldr	r2, [pc, #188]	; (8101f54 <HAL_DMA_Abort_IT+0x1a0>)
 8101e96:	4293      	cmp	r3, r2
 8101e98:	d04a      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101e9a:	687b      	ldr	r3, [r7, #4]
 8101e9c:	681b      	ldr	r3, [r3, #0]
 8101e9e:	4a2e      	ldr	r2, [pc, #184]	; (8101f58 <HAL_DMA_Abort_IT+0x1a4>)
 8101ea0:	4293      	cmp	r3, r2
 8101ea2:	d045      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ea4:	687b      	ldr	r3, [r7, #4]
 8101ea6:	681b      	ldr	r3, [r3, #0]
 8101ea8:	4a2c      	ldr	r2, [pc, #176]	; (8101f5c <HAL_DMA_Abort_IT+0x1a8>)
 8101eaa:	4293      	cmp	r3, r2
 8101eac:	d040      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101eae:	687b      	ldr	r3, [r7, #4]
 8101eb0:	681b      	ldr	r3, [r3, #0]
 8101eb2:	4a2b      	ldr	r2, [pc, #172]	; (8101f60 <HAL_DMA_Abort_IT+0x1ac>)
 8101eb4:	4293      	cmp	r3, r2
 8101eb6:	d03b      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101eb8:	687b      	ldr	r3, [r7, #4]
 8101eba:	681b      	ldr	r3, [r3, #0]
 8101ebc:	4a29      	ldr	r2, [pc, #164]	; (8101f64 <HAL_DMA_Abort_IT+0x1b0>)
 8101ebe:	4293      	cmp	r3, r2
 8101ec0:	d036      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ec2:	687b      	ldr	r3, [r7, #4]
 8101ec4:	681b      	ldr	r3, [r3, #0]
 8101ec6:	4a28      	ldr	r2, [pc, #160]	; (8101f68 <HAL_DMA_Abort_IT+0x1b4>)
 8101ec8:	4293      	cmp	r3, r2
 8101eca:	d031      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ecc:	687b      	ldr	r3, [r7, #4]
 8101ece:	681b      	ldr	r3, [r3, #0]
 8101ed0:	4a26      	ldr	r2, [pc, #152]	; (8101f6c <HAL_DMA_Abort_IT+0x1b8>)
 8101ed2:	4293      	cmp	r3, r2
 8101ed4:	d02c      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ed6:	687b      	ldr	r3, [r7, #4]
 8101ed8:	681b      	ldr	r3, [r3, #0]
 8101eda:	4a25      	ldr	r2, [pc, #148]	; (8101f70 <HAL_DMA_Abort_IT+0x1bc>)
 8101edc:	4293      	cmp	r3, r2
 8101ede:	d027      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ee0:	687b      	ldr	r3, [r7, #4]
 8101ee2:	681b      	ldr	r3, [r3, #0]
 8101ee4:	4a23      	ldr	r2, [pc, #140]	; (8101f74 <HAL_DMA_Abort_IT+0x1c0>)
 8101ee6:	4293      	cmp	r3, r2
 8101ee8:	d022      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101eea:	687b      	ldr	r3, [r7, #4]
 8101eec:	681b      	ldr	r3, [r3, #0]
 8101eee:	4a22      	ldr	r2, [pc, #136]	; (8101f78 <HAL_DMA_Abort_IT+0x1c4>)
 8101ef0:	4293      	cmp	r3, r2
 8101ef2:	d01d      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101ef4:	687b      	ldr	r3, [r7, #4]
 8101ef6:	681b      	ldr	r3, [r3, #0]
 8101ef8:	4a20      	ldr	r2, [pc, #128]	; (8101f7c <HAL_DMA_Abort_IT+0x1c8>)
 8101efa:	4293      	cmp	r3, r2
 8101efc:	d018      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101efe:	687b      	ldr	r3, [r7, #4]
 8101f00:	681b      	ldr	r3, [r3, #0]
 8101f02:	4a1f      	ldr	r2, [pc, #124]	; (8101f80 <HAL_DMA_Abort_IT+0x1cc>)
 8101f04:	4293      	cmp	r3, r2
 8101f06:	d013      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101f08:	687b      	ldr	r3, [r7, #4]
 8101f0a:	681b      	ldr	r3, [r3, #0]
 8101f0c:	4a1d      	ldr	r2, [pc, #116]	; (8101f84 <HAL_DMA_Abort_IT+0x1d0>)
 8101f0e:	4293      	cmp	r3, r2
 8101f10:	d00e      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101f12:	687b      	ldr	r3, [r7, #4]
 8101f14:	681b      	ldr	r3, [r3, #0]
 8101f16:	4a1c      	ldr	r2, [pc, #112]	; (8101f88 <HAL_DMA_Abort_IT+0x1d4>)
 8101f18:	4293      	cmp	r3, r2
 8101f1a:	d009      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101f1c:	687b      	ldr	r3, [r7, #4]
 8101f1e:	681b      	ldr	r3, [r3, #0]
 8101f20:	4a1a      	ldr	r2, [pc, #104]	; (8101f8c <HAL_DMA_Abort_IT+0x1d8>)
 8101f22:	4293      	cmp	r3, r2
 8101f24:	d004      	beq.n	8101f30 <HAL_DMA_Abort_IT+0x17c>
 8101f26:	687b      	ldr	r3, [r7, #4]
 8101f28:	681b      	ldr	r3, [r3, #0]
 8101f2a:	4a19      	ldr	r2, [pc, #100]	; (8101f90 <HAL_DMA_Abort_IT+0x1dc>)
 8101f2c:	4293      	cmp	r3, r2
 8101f2e:	d108      	bne.n	8101f42 <HAL_DMA_Abort_IT+0x18e>
 8101f30:	687b      	ldr	r3, [r7, #4]
 8101f32:	681b      	ldr	r3, [r3, #0]
 8101f34:	681a      	ldr	r2, [r3, #0]
 8101f36:	687b      	ldr	r3, [r7, #4]
 8101f38:	681b      	ldr	r3, [r3, #0]
 8101f3a:	f022 0201 	bic.w	r2, r2, #1
 8101f3e:	601a      	str	r2, [r3, #0]
 8101f40:	e178      	b.n	8102234 <HAL_DMA_Abort_IT+0x480>
 8101f42:	687b      	ldr	r3, [r7, #4]
 8101f44:	681b      	ldr	r3, [r3, #0]
 8101f46:	681a      	ldr	r2, [r3, #0]
 8101f48:	687b      	ldr	r3, [r7, #4]
 8101f4a:	681b      	ldr	r3, [r3, #0]
 8101f4c:	f022 0201 	bic.w	r2, r2, #1
 8101f50:	601a      	str	r2, [r3, #0]
 8101f52:	e16f      	b.n	8102234 <HAL_DMA_Abort_IT+0x480>
 8101f54:	40020010 	.word	0x40020010
 8101f58:	40020028 	.word	0x40020028
 8101f5c:	40020040 	.word	0x40020040
 8101f60:	40020058 	.word	0x40020058
 8101f64:	40020070 	.word	0x40020070
 8101f68:	40020088 	.word	0x40020088
 8101f6c:	400200a0 	.word	0x400200a0
 8101f70:	400200b8 	.word	0x400200b8
 8101f74:	40020410 	.word	0x40020410
 8101f78:	40020428 	.word	0x40020428
 8101f7c:	40020440 	.word	0x40020440
 8101f80:	40020458 	.word	0x40020458
 8101f84:	40020470 	.word	0x40020470
 8101f88:	40020488 	.word	0x40020488
 8101f8c:	400204a0 	.word	0x400204a0
 8101f90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8101f94:	687b      	ldr	r3, [r7, #4]
 8101f96:	681b      	ldr	r3, [r3, #0]
 8101f98:	681a      	ldr	r2, [r3, #0]
 8101f9a:	687b      	ldr	r3, [r7, #4]
 8101f9c:	681b      	ldr	r3, [r3, #0]
 8101f9e:	f022 020e 	bic.w	r2, r2, #14
 8101fa2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8101fa4:	687b      	ldr	r3, [r7, #4]
 8101fa6:	681b      	ldr	r3, [r3, #0]
 8101fa8:	4a6c      	ldr	r2, [pc, #432]	; (810215c <HAL_DMA_Abort_IT+0x3a8>)
 8101faa:	4293      	cmp	r3, r2
 8101fac:	d04a      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fae:	687b      	ldr	r3, [r7, #4]
 8101fb0:	681b      	ldr	r3, [r3, #0]
 8101fb2:	4a6b      	ldr	r2, [pc, #428]	; (8102160 <HAL_DMA_Abort_IT+0x3ac>)
 8101fb4:	4293      	cmp	r3, r2
 8101fb6:	d045      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fb8:	687b      	ldr	r3, [r7, #4]
 8101fba:	681b      	ldr	r3, [r3, #0]
 8101fbc:	4a69      	ldr	r2, [pc, #420]	; (8102164 <HAL_DMA_Abort_IT+0x3b0>)
 8101fbe:	4293      	cmp	r3, r2
 8101fc0:	d040      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fc2:	687b      	ldr	r3, [r7, #4]
 8101fc4:	681b      	ldr	r3, [r3, #0]
 8101fc6:	4a68      	ldr	r2, [pc, #416]	; (8102168 <HAL_DMA_Abort_IT+0x3b4>)
 8101fc8:	4293      	cmp	r3, r2
 8101fca:	d03b      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fcc:	687b      	ldr	r3, [r7, #4]
 8101fce:	681b      	ldr	r3, [r3, #0]
 8101fd0:	4a66      	ldr	r2, [pc, #408]	; (810216c <HAL_DMA_Abort_IT+0x3b8>)
 8101fd2:	4293      	cmp	r3, r2
 8101fd4:	d036      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fd6:	687b      	ldr	r3, [r7, #4]
 8101fd8:	681b      	ldr	r3, [r3, #0]
 8101fda:	4a65      	ldr	r2, [pc, #404]	; (8102170 <HAL_DMA_Abort_IT+0x3bc>)
 8101fdc:	4293      	cmp	r3, r2
 8101fde:	d031      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fe0:	687b      	ldr	r3, [r7, #4]
 8101fe2:	681b      	ldr	r3, [r3, #0]
 8101fe4:	4a63      	ldr	r2, [pc, #396]	; (8102174 <HAL_DMA_Abort_IT+0x3c0>)
 8101fe6:	4293      	cmp	r3, r2
 8101fe8:	d02c      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101fea:	687b      	ldr	r3, [r7, #4]
 8101fec:	681b      	ldr	r3, [r3, #0]
 8101fee:	4a62      	ldr	r2, [pc, #392]	; (8102178 <HAL_DMA_Abort_IT+0x3c4>)
 8101ff0:	4293      	cmp	r3, r2
 8101ff2:	d027      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101ff4:	687b      	ldr	r3, [r7, #4]
 8101ff6:	681b      	ldr	r3, [r3, #0]
 8101ff8:	4a60      	ldr	r2, [pc, #384]	; (810217c <HAL_DMA_Abort_IT+0x3c8>)
 8101ffa:	4293      	cmp	r3, r2
 8101ffc:	d022      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8101ffe:	687b      	ldr	r3, [r7, #4]
 8102000:	681b      	ldr	r3, [r3, #0]
 8102002:	4a5f      	ldr	r2, [pc, #380]	; (8102180 <HAL_DMA_Abort_IT+0x3cc>)
 8102004:	4293      	cmp	r3, r2
 8102006:	d01d      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8102008:	687b      	ldr	r3, [r7, #4]
 810200a:	681b      	ldr	r3, [r3, #0]
 810200c:	4a5d      	ldr	r2, [pc, #372]	; (8102184 <HAL_DMA_Abort_IT+0x3d0>)
 810200e:	4293      	cmp	r3, r2
 8102010:	d018      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8102012:	687b      	ldr	r3, [r7, #4]
 8102014:	681b      	ldr	r3, [r3, #0]
 8102016:	4a5c      	ldr	r2, [pc, #368]	; (8102188 <HAL_DMA_Abort_IT+0x3d4>)
 8102018:	4293      	cmp	r3, r2
 810201a:	d013      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 810201c:	687b      	ldr	r3, [r7, #4]
 810201e:	681b      	ldr	r3, [r3, #0]
 8102020:	4a5a      	ldr	r2, [pc, #360]	; (810218c <HAL_DMA_Abort_IT+0x3d8>)
 8102022:	4293      	cmp	r3, r2
 8102024:	d00e      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8102026:	687b      	ldr	r3, [r7, #4]
 8102028:	681b      	ldr	r3, [r3, #0]
 810202a:	4a59      	ldr	r2, [pc, #356]	; (8102190 <HAL_DMA_Abort_IT+0x3dc>)
 810202c:	4293      	cmp	r3, r2
 810202e:	d009      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 8102030:	687b      	ldr	r3, [r7, #4]
 8102032:	681b      	ldr	r3, [r3, #0]
 8102034:	4a57      	ldr	r2, [pc, #348]	; (8102194 <HAL_DMA_Abort_IT+0x3e0>)
 8102036:	4293      	cmp	r3, r2
 8102038:	d004      	beq.n	8102044 <HAL_DMA_Abort_IT+0x290>
 810203a:	687b      	ldr	r3, [r7, #4]
 810203c:	681b      	ldr	r3, [r3, #0]
 810203e:	4a56      	ldr	r2, [pc, #344]	; (8102198 <HAL_DMA_Abort_IT+0x3e4>)
 8102040:	4293      	cmp	r3, r2
 8102042:	d108      	bne.n	8102056 <HAL_DMA_Abort_IT+0x2a2>
 8102044:	687b      	ldr	r3, [r7, #4]
 8102046:	681b      	ldr	r3, [r3, #0]
 8102048:	681a      	ldr	r2, [r3, #0]
 810204a:	687b      	ldr	r3, [r7, #4]
 810204c:	681b      	ldr	r3, [r3, #0]
 810204e:	f022 0201 	bic.w	r2, r2, #1
 8102052:	601a      	str	r2, [r3, #0]
 8102054:	e007      	b.n	8102066 <HAL_DMA_Abort_IT+0x2b2>
 8102056:	687b      	ldr	r3, [r7, #4]
 8102058:	681b      	ldr	r3, [r3, #0]
 810205a:	681a      	ldr	r2, [r3, #0]
 810205c:	687b      	ldr	r3, [r7, #4]
 810205e:	681b      	ldr	r3, [r3, #0]
 8102060:	f022 0201 	bic.w	r2, r2, #1
 8102064:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102066:	687b      	ldr	r3, [r7, #4]
 8102068:	681b      	ldr	r3, [r3, #0]
 810206a:	4a3c      	ldr	r2, [pc, #240]	; (810215c <HAL_DMA_Abort_IT+0x3a8>)
 810206c:	4293      	cmp	r3, r2
 810206e:	d072      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102070:	687b      	ldr	r3, [r7, #4]
 8102072:	681b      	ldr	r3, [r3, #0]
 8102074:	4a3a      	ldr	r2, [pc, #232]	; (8102160 <HAL_DMA_Abort_IT+0x3ac>)
 8102076:	4293      	cmp	r3, r2
 8102078:	d06d      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 810207a:	687b      	ldr	r3, [r7, #4]
 810207c:	681b      	ldr	r3, [r3, #0]
 810207e:	4a39      	ldr	r2, [pc, #228]	; (8102164 <HAL_DMA_Abort_IT+0x3b0>)
 8102080:	4293      	cmp	r3, r2
 8102082:	d068      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102084:	687b      	ldr	r3, [r7, #4]
 8102086:	681b      	ldr	r3, [r3, #0]
 8102088:	4a37      	ldr	r2, [pc, #220]	; (8102168 <HAL_DMA_Abort_IT+0x3b4>)
 810208a:	4293      	cmp	r3, r2
 810208c:	d063      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 810208e:	687b      	ldr	r3, [r7, #4]
 8102090:	681b      	ldr	r3, [r3, #0]
 8102092:	4a36      	ldr	r2, [pc, #216]	; (810216c <HAL_DMA_Abort_IT+0x3b8>)
 8102094:	4293      	cmp	r3, r2
 8102096:	d05e      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102098:	687b      	ldr	r3, [r7, #4]
 810209a:	681b      	ldr	r3, [r3, #0]
 810209c:	4a34      	ldr	r2, [pc, #208]	; (8102170 <HAL_DMA_Abort_IT+0x3bc>)
 810209e:	4293      	cmp	r3, r2
 81020a0:	d059      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020a2:	687b      	ldr	r3, [r7, #4]
 81020a4:	681b      	ldr	r3, [r3, #0]
 81020a6:	4a33      	ldr	r2, [pc, #204]	; (8102174 <HAL_DMA_Abort_IT+0x3c0>)
 81020a8:	4293      	cmp	r3, r2
 81020aa:	d054      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020ac:	687b      	ldr	r3, [r7, #4]
 81020ae:	681b      	ldr	r3, [r3, #0]
 81020b0:	4a31      	ldr	r2, [pc, #196]	; (8102178 <HAL_DMA_Abort_IT+0x3c4>)
 81020b2:	4293      	cmp	r3, r2
 81020b4:	d04f      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020b6:	687b      	ldr	r3, [r7, #4]
 81020b8:	681b      	ldr	r3, [r3, #0]
 81020ba:	4a30      	ldr	r2, [pc, #192]	; (810217c <HAL_DMA_Abort_IT+0x3c8>)
 81020bc:	4293      	cmp	r3, r2
 81020be:	d04a      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020c0:	687b      	ldr	r3, [r7, #4]
 81020c2:	681b      	ldr	r3, [r3, #0]
 81020c4:	4a2e      	ldr	r2, [pc, #184]	; (8102180 <HAL_DMA_Abort_IT+0x3cc>)
 81020c6:	4293      	cmp	r3, r2
 81020c8:	d045      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020ca:	687b      	ldr	r3, [r7, #4]
 81020cc:	681b      	ldr	r3, [r3, #0]
 81020ce:	4a2d      	ldr	r2, [pc, #180]	; (8102184 <HAL_DMA_Abort_IT+0x3d0>)
 81020d0:	4293      	cmp	r3, r2
 81020d2:	d040      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020d4:	687b      	ldr	r3, [r7, #4]
 81020d6:	681b      	ldr	r3, [r3, #0]
 81020d8:	4a2b      	ldr	r2, [pc, #172]	; (8102188 <HAL_DMA_Abort_IT+0x3d4>)
 81020da:	4293      	cmp	r3, r2
 81020dc:	d03b      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020de:	687b      	ldr	r3, [r7, #4]
 81020e0:	681b      	ldr	r3, [r3, #0]
 81020e2:	4a2a      	ldr	r2, [pc, #168]	; (810218c <HAL_DMA_Abort_IT+0x3d8>)
 81020e4:	4293      	cmp	r3, r2
 81020e6:	d036      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020e8:	687b      	ldr	r3, [r7, #4]
 81020ea:	681b      	ldr	r3, [r3, #0]
 81020ec:	4a28      	ldr	r2, [pc, #160]	; (8102190 <HAL_DMA_Abort_IT+0x3dc>)
 81020ee:	4293      	cmp	r3, r2
 81020f0:	d031      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020f2:	687b      	ldr	r3, [r7, #4]
 81020f4:	681b      	ldr	r3, [r3, #0]
 81020f6:	4a27      	ldr	r2, [pc, #156]	; (8102194 <HAL_DMA_Abort_IT+0x3e0>)
 81020f8:	4293      	cmp	r3, r2
 81020fa:	d02c      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 81020fc:	687b      	ldr	r3, [r7, #4]
 81020fe:	681b      	ldr	r3, [r3, #0]
 8102100:	4a25      	ldr	r2, [pc, #148]	; (8102198 <HAL_DMA_Abort_IT+0x3e4>)
 8102102:	4293      	cmp	r3, r2
 8102104:	d027      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102106:	687b      	ldr	r3, [r7, #4]
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	4a24      	ldr	r2, [pc, #144]	; (810219c <HAL_DMA_Abort_IT+0x3e8>)
 810210c:	4293      	cmp	r3, r2
 810210e:	d022      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102110:	687b      	ldr	r3, [r7, #4]
 8102112:	681b      	ldr	r3, [r3, #0]
 8102114:	4a22      	ldr	r2, [pc, #136]	; (81021a0 <HAL_DMA_Abort_IT+0x3ec>)
 8102116:	4293      	cmp	r3, r2
 8102118:	d01d      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 810211a:	687b      	ldr	r3, [r7, #4]
 810211c:	681b      	ldr	r3, [r3, #0]
 810211e:	4a21      	ldr	r2, [pc, #132]	; (81021a4 <HAL_DMA_Abort_IT+0x3f0>)
 8102120:	4293      	cmp	r3, r2
 8102122:	d018      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102124:	687b      	ldr	r3, [r7, #4]
 8102126:	681b      	ldr	r3, [r3, #0]
 8102128:	4a1f      	ldr	r2, [pc, #124]	; (81021a8 <HAL_DMA_Abort_IT+0x3f4>)
 810212a:	4293      	cmp	r3, r2
 810212c:	d013      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 810212e:	687b      	ldr	r3, [r7, #4]
 8102130:	681b      	ldr	r3, [r3, #0]
 8102132:	4a1e      	ldr	r2, [pc, #120]	; (81021ac <HAL_DMA_Abort_IT+0x3f8>)
 8102134:	4293      	cmp	r3, r2
 8102136:	d00e      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102138:	687b      	ldr	r3, [r7, #4]
 810213a:	681b      	ldr	r3, [r3, #0]
 810213c:	4a1c      	ldr	r2, [pc, #112]	; (81021b0 <HAL_DMA_Abort_IT+0x3fc>)
 810213e:	4293      	cmp	r3, r2
 8102140:	d009      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 8102142:	687b      	ldr	r3, [r7, #4]
 8102144:	681b      	ldr	r3, [r3, #0]
 8102146:	4a1b      	ldr	r2, [pc, #108]	; (81021b4 <HAL_DMA_Abort_IT+0x400>)
 8102148:	4293      	cmp	r3, r2
 810214a:	d004      	beq.n	8102156 <HAL_DMA_Abort_IT+0x3a2>
 810214c:	687b      	ldr	r3, [r7, #4]
 810214e:	681b      	ldr	r3, [r3, #0]
 8102150:	4a19      	ldr	r2, [pc, #100]	; (81021b8 <HAL_DMA_Abort_IT+0x404>)
 8102152:	4293      	cmp	r3, r2
 8102154:	d132      	bne.n	81021bc <HAL_DMA_Abort_IT+0x408>
 8102156:	2301      	movs	r3, #1
 8102158:	e031      	b.n	81021be <HAL_DMA_Abort_IT+0x40a>
 810215a:	bf00      	nop
 810215c:	40020010 	.word	0x40020010
 8102160:	40020028 	.word	0x40020028
 8102164:	40020040 	.word	0x40020040
 8102168:	40020058 	.word	0x40020058
 810216c:	40020070 	.word	0x40020070
 8102170:	40020088 	.word	0x40020088
 8102174:	400200a0 	.word	0x400200a0
 8102178:	400200b8 	.word	0x400200b8
 810217c:	40020410 	.word	0x40020410
 8102180:	40020428 	.word	0x40020428
 8102184:	40020440 	.word	0x40020440
 8102188:	40020458 	.word	0x40020458
 810218c:	40020470 	.word	0x40020470
 8102190:	40020488 	.word	0x40020488
 8102194:	400204a0 	.word	0x400204a0
 8102198:	400204b8 	.word	0x400204b8
 810219c:	58025408 	.word	0x58025408
 81021a0:	5802541c 	.word	0x5802541c
 81021a4:	58025430 	.word	0x58025430
 81021a8:	58025444 	.word	0x58025444
 81021ac:	58025458 	.word	0x58025458
 81021b0:	5802546c 	.word	0x5802546c
 81021b4:	58025480 	.word	0x58025480
 81021b8:	58025494 	.word	0x58025494
 81021bc:	2300      	movs	r3, #0
 81021be:	2b00      	cmp	r3, #0
 81021c0:	d028      	beq.n	8102214 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 81021c2:	687b      	ldr	r3, [r7, #4]
 81021c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81021c6:	681a      	ldr	r2, [r3, #0]
 81021c8:	687b      	ldr	r3, [r7, #4]
 81021ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81021cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81021d0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 81021d2:	687b      	ldr	r3, [r7, #4]
 81021d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81021d6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 81021d8:	687b      	ldr	r3, [r7, #4]
 81021da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81021dc:	f003 031f 	and.w	r3, r3, #31
 81021e0:	2201      	movs	r2, #1
 81021e2:	409a      	lsls	r2, r3
 81021e4:	68fb      	ldr	r3, [r7, #12]
 81021e6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 81021e8:	687b      	ldr	r3, [r7, #4]
 81021ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81021ec:	687a      	ldr	r2, [r7, #4]
 81021ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 81021f0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 81021f2:	687b      	ldr	r3, [r7, #4]
 81021f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81021f6:	2b00      	cmp	r3, #0
 81021f8:	d00c      	beq.n	8102214 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 81021fa:	687b      	ldr	r3, [r7, #4]
 81021fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81021fe:	681a      	ldr	r2, [r3, #0]
 8102200:	687b      	ldr	r3, [r7, #4]
 8102202:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102204:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8102208:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 810220a:	687b      	ldr	r3, [r7, #4]
 810220c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810220e:	687a      	ldr	r2, [r7, #4]
 8102210:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8102212:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8102214:	687b      	ldr	r3, [r7, #4]
 8102216:	2201      	movs	r2, #1
 8102218:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 810221c:	687b      	ldr	r3, [r7, #4]
 810221e:	2200      	movs	r2, #0
 8102220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8102224:	687b      	ldr	r3, [r7, #4]
 8102226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102228:	2b00      	cmp	r3, #0
 810222a:	d003      	beq.n	8102234 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 810222c:	687b      	ldr	r3, [r7, #4]
 810222e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102230:	6878      	ldr	r0, [r7, #4]
 8102232:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8102234:	2300      	movs	r3, #0
}
 8102236:	4618      	mov	r0, r3
 8102238:	3710      	adds	r7, #16
 810223a:	46bd      	mov	sp, r7
 810223c:	bd80      	pop	{r7, pc}
 810223e:	bf00      	nop

08102240 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8102240:	b580      	push	{r7, lr}
 8102242:	b08a      	sub	sp, #40	; 0x28
 8102244:	af00      	add	r7, sp, #0
 8102246:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8102248:	2300      	movs	r3, #0
 810224a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 810224c:	4b67      	ldr	r3, [pc, #412]	; (81023ec <HAL_DMA_IRQHandler+0x1ac>)
 810224e:	681b      	ldr	r3, [r3, #0]
 8102250:	4a67      	ldr	r2, [pc, #412]	; (81023f0 <HAL_DMA_IRQHandler+0x1b0>)
 8102252:	fba2 2303 	umull	r2, r3, r2, r3
 8102256:	0a9b      	lsrs	r3, r3, #10
 8102258:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810225a:	687b      	ldr	r3, [r7, #4]
 810225c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810225e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8102260:	687b      	ldr	r3, [r7, #4]
 8102262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102264:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8102266:	6a3b      	ldr	r3, [r7, #32]
 8102268:	681b      	ldr	r3, [r3, #0]
 810226a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 810226c:	69fb      	ldr	r3, [r7, #28]
 810226e:	681b      	ldr	r3, [r3, #0]
 8102270:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8102272:	687b      	ldr	r3, [r7, #4]
 8102274:	681b      	ldr	r3, [r3, #0]
 8102276:	4a5f      	ldr	r2, [pc, #380]	; (81023f4 <HAL_DMA_IRQHandler+0x1b4>)
 8102278:	4293      	cmp	r3, r2
 810227a:	d04a      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 810227c:	687b      	ldr	r3, [r7, #4]
 810227e:	681b      	ldr	r3, [r3, #0]
 8102280:	4a5d      	ldr	r2, [pc, #372]	; (81023f8 <HAL_DMA_IRQHandler+0x1b8>)
 8102282:	4293      	cmp	r3, r2
 8102284:	d045      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 8102286:	687b      	ldr	r3, [r7, #4]
 8102288:	681b      	ldr	r3, [r3, #0]
 810228a:	4a5c      	ldr	r2, [pc, #368]	; (81023fc <HAL_DMA_IRQHandler+0x1bc>)
 810228c:	4293      	cmp	r3, r2
 810228e:	d040      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 8102290:	687b      	ldr	r3, [r7, #4]
 8102292:	681b      	ldr	r3, [r3, #0]
 8102294:	4a5a      	ldr	r2, [pc, #360]	; (8102400 <HAL_DMA_IRQHandler+0x1c0>)
 8102296:	4293      	cmp	r3, r2
 8102298:	d03b      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 810229a:	687b      	ldr	r3, [r7, #4]
 810229c:	681b      	ldr	r3, [r3, #0]
 810229e:	4a59      	ldr	r2, [pc, #356]	; (8102404 <HAL_DMA_IRQHandler+0x1c4>)
 81022a0:	4293      	cmp	r3, r2
 81022a2:	d036      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022a4:	687b      	ldr	r3, [r7, #4]
 81022a6:	681b      	ldr	r3, [r3, #0]
 81022a8:	4a57      	ldr	r2, [pc, #348]	; (8102408 <HAL_DMA_IRQHandler+0x1c8>)
 81022aa:	4293      	cmp	r3, r2
 81022ac:	d031      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022ae:	687b      	ldr	r3, [r7, #4]
 81022b0:	681b      	ldr	r3, [r3, #0]
 81022b2:	4a56      	ldr	r2, [pc, #344]	; (810240c <HAL_DMA_IRQHandler+0x1cc>)
 81022b4:	4293      	cmp	r3, r2
 81022b6:	d02c      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022b8:	687b      	ldr	r3, [r7, #4]
 81022ba:	681b      	ldr	r3, [r3, #0]
 81022bc:	4a54      	ldr	r2, [pc, #336]	; (8102410 <HAL_DMA_IRQHandler+0x1d0>)
 81022be:	4293      	cmp	r3, r2
 81022c0:	d027      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022c2:	687b      	ldr	r3, [r7, #4]
 81022c4:	681b      	ldr	r3, [r3, #0]
 81022c6:	4a53      	ldr	r2, [pc, #332]	; (8102414 <HAL_DMA_IRQHandler+0x1d4>)
 81022c8:	4293      	cmp	r3, r2
 81022ca:	d022      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022cc:	687b      	ldr	r3, [r7, #4]
 81022ce:	681b      	ldr	r3, [r3, #0]
 81022d0:	4a51      	ldr	r2, [pc, #324]	; (8102418 <HAL_DMA_IRQHandler+0x1d8>)
 81022d2:	4293      	cmp	r3, r2
 81022d4:	d01d      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022d6:	687b      	ldr	r3, [r7, #4]
 81022d8:	681b      	ldr	r3, [r3, #0]
 81022da:	4a50      	ldr	r2, [pc, #320]	; (810241c <HAL_DMA_IRQHandler+0x1dc>)
 81022dc:	4293      	cmp	r3, r2
 81022de:	d018      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022e0:	687b      	ldr	r3, [r7, #4]
 81022e2:	681b      	ldr	r3, [r3, #0]
 81022e4:	4a4e      	ldr	r2, [pc, #312]	; (8102420 <HAL_DMA_IRQHandler+0x1e0>)
 81022e6:	4293      	cmp	r3, r2
 81022e8:	d013      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022ea:	687b      	ldr	r3, [r7, #4]
 81022ec:	681b      	ldr	r3, [r3, #0]
 81022ee:	4a4d      	ldr	r2, [pc, #308]	; (8102424 <HAL_DMA_IRQHandler+0x1e4>)
 81022f0:	4293      	cmp	r3, r2
 81022f2:	d00e      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022f4:	687b      	ldr	r3, [r7, #4]
 81022f6:	681b      	ldr	r3, [r3, #0]
 81022f8:	4a4b      	ldr	r2, [pc, #300]	; (8102428 <HAL_DMA_IRQHandler+0x1e8>)
 81022fa:	4293      	cmp	r3, r2
 81022fc:	d009      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 81022fe:	687b      	ldr	r3, [r7, #4]
 8102300:	681b      	ldr	r3, [r3, #0]
 8102302:	4a4a      	ldr	r2, [pc, #296]	; (810242c <HAL_DMA_IRQHandler+0x1ec>)
 8102304:	4293      	cmp	r3, r2
 8102306:	d004      	beq.n	8102312 <HAL_DMA_IRQHandler+0xd2>
 8102308:	687b      	ldr	r3, [r7, #4]
 810230a:	681b      	ldr	r3, [r3, #0]
 810230c:	4a48      	ldr	r2, [pc, #288]	; (8102430 <HAL_DMA_IRQHandler+0x1f0>)
 810230e:	4293      	cmp	r3, r2
 8102310:	d101      	bne.n	8102316 <HAL_DMA_IRQHandler+0xd6>
 8102312:	2301      	movs	r3, #1
 8102314:	e000      	b.n	8102318 <HAL_DMA_IRQHandler+0xd8>
 8102316:	2300      	movs	r3, #0
 8102318:	2b00      	cmp	r3, #0
 810231a:	f000 842b 	beq.w	8102b74 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810231e:	687b      	ldr	r3, [r7, #4]
 8102320:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102322:	f003 031f 	and.w	r3, r3, #31
 8102326:	2208      	movs	r2, #8
 8102328:	409a      	lsls	r2, r3
 810232a:	69bb      	ldr	r3, [r7, #24]
 810232c:	4013      	ands	r3, r2
 810232e:	2b00      	cmp	r3, #0
 8102330:	f000 80a2 	beq.w	8102478 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8102334:	687b      	ldr	r3, [r7, #4]
 8102336:	681b      	ldr	r3, [r3, #0]
 8102338:	4a2e      	ldr	r2, [pc, #184]	; (81023f4 <HAL_DMA_IRQHandler+0x1b4>)
 810233a:	4293      	cmp	r3, r2
 810233c:	d04a      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 810233e:	687b      	ldr	r3, [r7, #4]
 8102340:	681b      	ldr	r3, [r3, #0]
 8102342:	4a2d      	ldr	r2, [pc, #180]	; (81023f8 <HAL_DMA_IRQHandler+0x1b8>)
 8102344:	4293      	cmp	r3, r2
 8102346:	d045      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102348:	687b      	ldr	r3, [r7, #4]
 810234a:	681b      	ldr	r3, [r3, #0]
 810234c:	4a2b      	ldr	r2, [pc, #172]	; (81023fc <HAL_DMA_IRQHandler+0x1bc>)
 810234e:	4293      	cmp	r3, r2
 8102350:	d040      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	681b      	ldr	r3, [r3, #0]
 8102356:	4a2a      	ldr	r2, [pc, #168]	; (8102400 <HAL_DMA_IRQHandler+0x1c0>)
 8102358:	4293      	cmp	r3, r2
 810235a:	d03b      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 810235c:	687b      	ldr	r3, [r7, #4]
 810235e:	681b      	ldr	r3, [r3, #0]
 8102360:	4a28      	ldr	r2, [pc, #160]	; (8102404 <HAL_DMA_IRQHandler+0x1c4>)
 8102362:	4293      	cmp	r3, r2
 8102364:	d036      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102366:	687b      	ldr	r3, [r7, #4]
 8102368:	681b      	ldr	r3, [r3, #0]
 810236a:	4a27      	ldr	r2, [pc, #156]	; (8102408 <HAL_DMA_IRQHandler+0x1c8>)
 810236c:	4293      	cmp	r3, r2
 810236e:	d031      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102370:	687b      	ldr	r3, [r7, #4]
 8102372:	681b      	ldr	r3, [r3, #0]
 8102374:	4a25      	ldr	r2, [pc, #148]	; (810240c <HAL_DMA_IRQHandler+0x1cc>)
 8102376:	4293      	cmp	r3, r2
 8102378:	d02c      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 810237a:	687b      	ldr	r3, [r7, #4]
 810237c:	681b      	ldr	r3, [r3, #0]
 810237e:	4a24      	ldr	r2, [pc, #144]	; (8102410 <HAL_DMA_IRQHandler+0x1d0>)
 8102380:	4293      	cmp	r3, r2
 8102382:	d027      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102384:	687b      	ldr	r3, [r7, #4]
 8102386:	681b      	ldr	r3, [r3, #0]
 8102388:	4a22      	ldr	r2, [pc, #136]	; (8102414 <HAL_DMA_IRQHandler+0x1d4>)
 810238a:	4293      	cmp	r3, r2
 810238c:	d022      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 810238e:	687b      	ldr	r3, [r7, #4]
 8102390:	681b      	ldr	r3, [r3, #0]
 8102392:	4a21      	ldr	r2, [pc, #132]	; (8102418 <HAL_DMA_IRQHandler+0x1d8>)
 8102394:	4293      	cmp	r3, r2
 8102396:	d01d      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 8102398:	687b      	ldr	r3, [r7, #4]
 810239a:	681b      	ldr	r3, [r3, #0]
 810239c:	4a1f      	ldr	r2, [pc, #124]	; (810241c <HAL_DMA_IRQHandler+0x1dc>)
 810239e:	4293      	cmp	r3, r2
 81023a0:	d018      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 81023a2:	687b      	ldr	r3, [r7, #4]
 81023a4:	681b      	ldr	r3, [r3, #0]
 81023a6:	4a1e      	ldr	r2, [pc, #120]	; (8102420 <HAL_DMA_IRQHandler+0x1e0>)
 81023a8:	4293      	cmp	r3, r2
 81023aa:	d013      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 81023ac:	687b      	ldr	r3, [r7, #4]
 81023ae:	681b      	ldr	r3, [r3, #0]
 81023b0:	4a1c      	ldr	r2, [pc, #112]	; (8102424 <HAL_DMA_IRQHandler+0x1e4>)
 81023b2:	4293      	cmp	r3, r2
 81023b4:	d00e      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	681b      	ldr	r3, [r3, #0]
 81023ba:	4a1b      	ldr	r2, [pc, #108]	; (8102428 <HAL_DMA_IRQHandler+0x1e8>)
 81023bc:	4293      	cmp	r3, r2
 81023be:	d009      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 81023c0:	687b      	ldr	r3, [r7, #4]
 81023c2:	681b      	ldr	r3, [r3, #0]
 81023c4:	4a19      	ldr	r2, [pc, #100]	; (810242c <HAL_DMA_IRQHandler+0x1ec>)
 81023c6:	4293      	cmp	r3, r2
 81023c8:	d004      	beq.n	81023d4 <HAL_DMA_IRQHandler+0x194>
 81023ca:	687b      	ldr	r3, [r7, #4]
 81023cc:	681b      	ldr	r3, [r3, #0]
 81023ce:	4a18      	ldr	r2, [pc, #96]	; (8102430 <HAL_DMA_IRQHandler+0x1f0>)
 81023d0:	4293      	cmp	r3, r2
 81023d2:	d12f      	bne.n	8102434 <HAL_DMA_IRQHandler+0x1f4>
 81023d4:	687b      	ldr	r3, [r7, #4]
 81023d6:	681b      	ldr	r3, [r3, #0]
 81023d8:	681b      	ldr	r3, [r3, #0]
 81023da:	f003 0304 	and.w	r3, r3, #4
 81023de:	2b00      	cmp	r3, #0
 81023e0:	bf14      	ite	ne
 81023e2:	2301      	movne	r3, #1
 81023e4:	2300      	moveq	r3, #0
 81023e6:	b2db      	uxtb	r3, r3
 81023e8:	e02e      	b.n	8102448 <HAL_DMA_IRQHandler+0x208>
 81023ea:	bf00      	nop
 81023ec:	10000000 	.word	0x10000000
 81023f0:	1b4e81b5 	.word	0x1b4e81b5
 81023f4:	40020010 	.word	0x40020010
 81023f8:	40020028 	.word	0x40020028
 81023fc:	40020040 	.word	0x40020040
 8102400:	40020058 	.word	0x40020058
 8102404:	40020070 	.word	0x40020070
 8102408:	40020088 	.word	0x40020088
 810240c:	400200a0 	.word	0x400200a0
 8102410:	400200b8 	.word	0x400200b8
 8102414:	40020410 	.word	0x40020410
 8102418:	40020428 	.word	0x40020428
 810241c:	40020440 	.word	0x40020440
 8102420:	40020458 	.word	0x40020458
 8102424:	40020470 	.word	0x40020470
 8102428:	40020488 	.word	0x40020488
 810242c:	400204a0 	.word	0x400204a0
 8102430:	400204b8 	.word	0x400204b8
 8102434:	687b      	ldr	r3, [r7, #4]
 8102436:	681b      	ldr	r3, [r3, #0]
 8102438:	681b      	ldr	r3, [r3, #0]
 810243a:	f003 0308 	and.w	r3, r3, #8
 810243e:	2b00      	cmp	r3, #0
 8102440:	bf14      	ite	ne
 8102442:	2301      	movne	r3, #1
 8102444:	2300      	moveq	r3, #0
 8102446:	b2db      	uxtb	r3, r3
 8102448:	2b00      	cmp	r3, #0
 810244a:	d015      	beq.n	8102478 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 810244c:	687b      	ldr	r3, [r7, #4]
 810244e:	681b      	ldr	r3, [r3, #0]
 8102450:	681a      	ldr	r2, [r3, #0]
 8102452:	687b      	ldr	r3, [r7, #4]
 8102454:	681b      	ldr	r3, [r3, #0]
 8102456:	f022 0204 	bic.w	r2, r2, #4
 810245a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 810245c:	687b      	ldr	r3, [r7, #4]
 810245e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102460:	f003 031f 	and.w	r3, r3, #31
 8102464:	2208      	movs	r2, #8
 8102466:	409a      	lsls	r2, r3
 8102468:	6a3b      	ldr	r3, [r7, #32]
 810246a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 810246c:	687b      	ldr	r3, [r7, #4]
 810246e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102470:	f043 0201 	orr.w	r2, r3, #1
 8102474:	687b      	ldr	r3, [r7, #4]
 8102476:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102478:	687b      	ldr	r3, [r7, #4]
 810247a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810247c:	f003 031f 	and.w	r3, r3, #31
 8102480:	69ba      	ldr	r2, [r7, #24]
 8102482:	fa22 f303 	lsr.w	r3, r2, r3
 8102486:	f003 0301 	and.w	r3, r3, #1
 810248a:	2b00      	cmp	r3, #0
 810248c:	d06e      	beq.n	810256c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 810248e:	687b      	ldr	r3, [r7, #4]
 8102490:	681b      	ldr	r3, [r3, #0]
 8102492:	4a69      	ldr	r2, [pc, #420]	; (8102638 <HAL_DMA_IRQHandler+0x3f8>)
 8102494:	4293      	cmp	r3, r2
 8102496:	d04a      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 8102498:	687b      	ldr	r3, [r7, #4]
 810249a:	681b      	ldr	r3, [r3, #0]
 810249c:	4a67      	ldr	r2, [pc, #412]	; (810263c <HAL_DMA_IRQHandler+0x3fc>)
 810249e:	4293      	cmp	r3, r2
 81024a0:	d045      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024a2:	687b      	ldr	r3, [r7, #4]
 81024a4:	681b      	ldr	r3, [r3, #0]
 81024a6:	4a66      	ldr	r2, [pc, #408]	; (8102640 <HAL_DMA_IRQHandler+0x400>)
 81024a8:	4293      	cmp	r3, r2
 81024aa:	d040      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024ac:	687b      	ldr	r3, [r7, #4]
 81024ae:	681b      	ldr	r3, [r3, #0]
 81024b0:	4a64      	ldr	r2, [pc, #400]	; (8102644 <HAL_DMA_IRQHandler+0x404>)
 81024b2:	4293      	cmp	r3, r2
 81024b4:	d03b      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024b6:	687b      	ldr	r3, [r7, #4]
 81024b8:	681b      	ldr	r3, [r3, #0]
 81024ba:	4a63      	ldr	r2, [pc, #396]	; (8102648 <HAL_DMA_IRQHandler+0x408>)
 81024bc:	4293      	cmp	r3, r2
 81024be:	d036      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024c0:	687b      	ldr	r3, [r7, #4]
 81024c2:	681b      	ldr	r3, [r3, #0]
 81024c4:	4a61      	ldr	r2, [pc, #388]	; (810264c <HAL_DMA_IRQHandler+0x40c>)
 81024c6:	4293      	cmp	r3, r2
 81024c8:	d031      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024ca:	687b      	ldr	r3, [r7, #4]
 81024cc:	681b      	ldr	r3, [r3, #0]
 81024ce:	4a60      	ldr	r2, [pc, #384]	; (8102650 <HAL_DMA_IRQHandler+0x410>)
 81024d0:	4293      	cmp	r3, r2
 81024d2:	d02c      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024d4:	687b      	ldr	r3, [r7, #4]
 81024d6:	681b      	ldr	r3, [r3, #0]
 81024d8:	4a5e      	ldr	r2, [pc, #376]	; (8102654 <HAL_DMA_IRQHandler+0x414>)
 81024da:	4293      	cmp	r3, r2
 81024dc:	d027      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024de:	687b      	ldr	r3, [r7, #4]
 81024e0:	681b      	ldr	r3, [r3, #0]
 81024e2:	4a5d      	ldr	r2, [pc, #372]	; (8102658 <HAL_DMA_IRQHandler+0x418>)
 81024e4:	4293      	cmp	r3, r2
 81024e6:	d022      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024e8:	687b      	ldr	r3, [r7, #4]
 81024ea:	681b      	ldr	r3, [r3, #0]
 81024ec:	4a5b      	ldr	r2, [pc, #364]	; (810265c <HAL_DMA_IRQHandler+0x41c>)
 81024ee:	4293      	cmp	r3, r2
 81024f0:	d01d      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024f2:	687b      	ldr	r3, [r7, #4]
 81024f4:	681b      	ldr	r3, [r3, #0]
 81024f6:	4a5a      	ldr	r2, [pc, #360]	; (8102660 <HAL_DMA_IRQHandler+0x420>)
 81024f8:	4293      	cmp	r3, r2
 81024fa:	d018      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 81024fc:	687b      	ldr	r3, [r7, #4]
 81024fe:	681b      	ldr	r3, [r3, #0]
 8102500:	4a58      	ldr	r2, [pc, #352]	; (8102664 <HAL_DMA_IRQHandler+0x424>)
 8102502:	4293      	cmp	r3, r2
 8102504:	d013      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 8102506:	687b      	ldr	r3, [r7, #4]
 8102508:	681b      	ldr	r3, [r3, #0]
 810250a:	4a57      	ldr	r2, [pc, #348]	; (8102668 <HAL_DMA_IRQHandler+0x428>)
 810250c:	4293      	cmp	r3, r2
 810250e:	d00e      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 8102510:	687b      	ldr	r3, [r7, #4]
 8102512:	681b      	ldr	r3, [r3, #0]
 8102514:	4a55      	ldr	r2, [pc, #340]	; (810266c <HAL_DMA_IRQHandler+0x42c>)
 8102516:	4293      	cmp	r3, r2
 8102518:	d009      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 810251a:	687b      	ldr	r3, [r7, #4]
 810251c:	681b      	ldr	r3, [r3, #0]
 810251e:	4a54      	ldr	r2, [pc, #336]	; (8102670 <HAL_DMA_IRQHandler+0x430>)
 8102520:	4293      	cmp	r3, r2
 8102522:	d004      	beq.n	810252e <HAL_DMA_IRQHandler+0x2ee>
 8102524:	687b      	ldr	r3, [r7, #4]
 8102526:	681b      	ldr	r3, [r3, #0]
 8102528:	4a52      	ldr	r2, [pc, #328]	; (8102674 <HAL_DMA_IRQHandler+0x434>)
 810252a:	4293      	cmp	r3, r2
 810252c:	d10a      	bne.n	8102544 <HAL_DMA_IRQHandler+0x304>
 810252e:	687b      	ldr	r3, [r7, #4]
 8102530:	681b      	ldr	r3, [r3, #0]
 8102532:	695b      	ldr	r3, [r3, #20]
 8102534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102538:	2b00      	cmp	r3, #0
 810253a:	bf14      	ite	ne
 810253c:	2301      	movne	r3, #1
 810253e:	2300      	moveq	r3, #0
 8102540:	b2db      	uxtb	r3, r3
 8102542:	e003      	b.n	810254c <HAL_DMA_IRQHandler+0x30c>
 8102544:	687b      	ldr	r3, [r7, #4]
 8102546:	681b      	ldr	r3, [r3, #0]
 8102548:	681b      	ldr	r3, [r3, #0]
 810254a:	2300      	movs	r3, #0
 810254c:	2b00      	cmp	r3, #0
 810254e:	d00d      	beq.n	810256c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102550:	687b      	ldr	r3, [r7, #4]
 8102552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102554:	f003 031f 	and.w	r3, r3, #31
 8102558:	2201      	movs	r2, #1
 810255a:	409a      	lsls	r2, r3
 810255c:	6a3b      	ldr	r3, [r7, #32]
 810255e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8102560:	687b      	ldr	r3, [r7, #4]
 8102562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102564:	f043 0202 	orr.w	r2, r3, #2
 8102568:	687b      	ldr	r3, [r7, #4]
 810256a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810256c:	687b      	ldr	r3, [r7, #4]
 810256e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102570:	f003 031f 	and.w	r3, r3, #31
 8102574:	2204      	movs	r2, #4
 8102576:	409a      	lsls	r2, r3
 8102578:	69bb      	ldr	r3, [r7, #24]
 810257a:	4013      	ands	r3, r2
 810257c:	2b00      	cmp	r3, #0
 810257e:	f000 808f 	beq.w	81026a0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8102582:	687b      	ldr	r3, [r7, #4]
 8102584:	681b      	ldr	r3, [r3, #0]
 8102586:	4a2c      	ldr	r2, [pc, #176]	; (8102638 <HAL_DMA_IRQHandler+0x3f8>)
 8102588:	4293      	cmp	r3, r2
 810258a:	d04a      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 810258c:	687b      	ldr	r3, [r7, #4]
 810258e:	681b      	ldr	r3, [r3, #0]
 8102590:	4a2a      	ldr	r2, [pc, #168]	; (810263c <HAL_DMA_IRQHandler+0x3fc>)
 8102592:	4293      	cmp	r3, r2
 8102594:	d045      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 8102596:	687b      	ldr	r3, [r7, #4]
 8102598:	681b      	ldr	r3, [r3, #0]
 810259a:	4a29      	ldr	r2, [pc, #164]	; (8102640 <HAL_DMA_IRQHandler+0x400>)
 810259c:	4293      	cmp	r3, r2
 810259e:	d040      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025a0:	687b      	ldr	r3, [r7, #4]
 81025a2:	681b      	ldr	r3, [r3, #0]
 81025a4:	4a27      	ldr	r2, [pc, #156]	; (8102644 <HAL_DMA_IRQHandler+0x404>)
 81025a6:	4293      	cmp	r3, r2
 81025a8:	d03b      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025aa:	687b      	ldr	r3, [r7, #4]
 81025ac:	681b      	ldr	r3, [r3, #0]
 81025ae:	4a26      	ldr	r2, [pc, #152]	; (8102648 <HAL_DMA_IRQHandler+0x408>)
 81025b0:	4293      	cmp	r3, r2
 81025b2:	d036      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025b4:	687b      	ldr	r3, [r7, #4]
 81025b6:	681b      	ldr	r3, [r3, #0]
 81025b8:	4a24      	ldr	r2, [pc, #144]	; (810264c <HAL_DMA_IRQHandler+0x40c>)
 81025ba:	4293      	cmp	r3, r2
 81025bc:	d031      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025be:	687b      	ldr	r3, [r7, #4]
 81025c0:	681b      	ldr	r3, [r3, #0]
 81025c2:	4a23      	ldr	r2, [pc, #140]	; (8102650 <HAL_DMA_IRQHandler+0x410>)
 81025c4:	4293      	cmp	r3, r2
 81025c6:	d02c      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025c8:	687b      	ldr	r3, [r7, #4]
 81025ca:	681b      	ldr	r3, [r3, #0]
 81025cc:	4a21      	ldr	r2, [pc, #132]	; (8102654 <HAL_DMA_IRQHandler+0x414>)
 81025ce:	4293      	cmp	r3, r2
 81025d0:	d027      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025d2:	687b      	ldr	r3, [r7, #4]
 81025d4:	681b      	ldr	r3, [r3, #0]
 81025d6:	4a20      	ldr	r2, [pc, #128]	; (8102658 <HAL_DMA_IRQHandler+0x418>)
 81025d8:	4293      	cmp	r3, r2
 81025da:	d022      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025dc:	687b      	ldr	r3, [r7, #4]
 81025de:	681b      	ldr	r3, [r3, #0]
 81025e0:	4a1e      	ldr	r2, [pc, #120]	; (810265c <HAL_DMA_IRQHandler+0x41c>)
 81025e2:	4293      	cmp	r3, r2
 81025e4:	d01d      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025e6:	687b      	ldr	r3, [r7, #4]
 81025e8:	681b      	ldr	r3, [r3, #0]
 81025ea:	4a1d      	ldr	r2, [pc, #116]	; (8102660 <HAL_DMA_IRQHandler+0x420>)
 81025ec:	4293      	cmp	r3, r2
 81025ee:	d018      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	681b      	ldr	r3, [r3, #0]
 81025f4:	4a1b      	ldr	r2, [pc, #108]	; (8102664 <HAL_DMA_IRQHandler+0x424>)
 81025f6:	4293      	cmp	r3, r2
 81025f8:	d013      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 81025fa:	687b      	ldr	r3, [r7, #4]
 81025fc:	681b      	ldr	r3, [r3, #0]
 81025fe:	4a1a      	ldr	r2, [pc, #104]	; (8102668 <HAL_DMA_IRQHandler+0x428>)
 8102600:	4293      	cmp	r3, r2
 8102602:	d00e      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 8102604:	687b      	ldr	r3, [r7, #4]
 8102606:	681b      	ldr	r3, [r3, #0]
 8102608:	4a18      	ldr	r2, [pc, #96]	; (810266c <HAL_DMA_IRQHandler+0x42c>)
 810260a:	4293      	cmp	r3, r2
 810260c:	d009      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 810260e:	687b      	ldr	r3, [r7, #4]
 8102610:	681b      	ldr	r3, [r3, #0]
 8102612:	4a17      	ldr	r2, [pc, #92]	; (8102670 <HAL_DMA_IRQHandler+0x430>)
 8102614:	4293      	cmp	r3, r2
 8102616:	d004      	beq.n	8102622 <HAL_DMA_IRQHandler+0x3e2>
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	681b      	ldr	r3, [r3, #0]
 810261c:	4a15      	ldr	r2, [pc, #84]	; (8102674 <HAL_DMA_IRQHandler+0x434>)
 810261e:	4293      	cmp	r3, r2
 8102620:	d12a      	bne.n	8102678 <HAL_DMA_IRQHandler+0x438>
 8102622:	687b      	ldr	r3, [r7, #4]
 8102624:	681b      	ldr	r3, [r3, #0]
 8102626:	681b      	ldr	r3, [r3, #0]
 8102628:	f003 0302 	and.w	r3, r3, #2
 810262c:	2b00      	cmp	r3, #0
 810262e:	bf14      	ite	ne
 8102630:	2301      	movne	r3, #1
 8102632:	2300      	moveq	r3, #0
 8102634:	b2db      	uxtb	r3, r3
 8102636:	e023      	b.n	8102680 <HAL_DMA_IRQHandler+0x440>
 8102638:	40020010 	.word	0x40020010
 810263c:	40020028 	.word	0x40020028
 8102640:	40020040 	.word	0x40020040
 8102644:	40020058 	.word	0x40020058
 8102648:	40020070 	.word	0x40020070
 810264c:	40020088 	.word	0x40020088
 8102650:	400200a0 	.word	0x400200a0
 8102654:	400200b8 	.word	0x400200b8
 8102658:	40020410 	.word	0x40020410
 810265c:	40020428 	.word	0x40020428
 8102660:	40020440 	.word	0x40020440
 8102664:	40020458 	.word	0x40020458
 8102668:	40020470 	.word	0x40020470
 810266c:	40020488 	.word	0x40020488
 8102670:	400204a0 	.word	0x400204a0
 8102674:	400204b8 	.word	0x400204b8
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	681b      	ldr	r3, [r3, #0]
 810267c:	681b      	ldr	r3, [r3, #0]
 810267e:	2300      	movs	r3, #0
 8102680:	2b00      	cmp	r3, #0
 8102682:	d00d      	beq.n	81026a0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102684:	687b      	ldr	r3, [r7, #4]
 8102686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102688:	f003 031f 	and.w	r3, r3, #31
 810268c:	2204      	movs	r2, #4
 810268e:	409a      	lsls	r2, r3
 8102690:	6a3b      	ldr	r3, [r7, #32]
 8102692:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8102694:	687b      	ldr	r3, [r7, #4]
 8102696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102698:	f043 0204 	orr.w	r2, r3, #4
 810269c:	687b      	ldr	r3, [r7, #4]
 810269e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 81026a0:	687b      	ldr	r3, [r7, #4]
 81026a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81026a4:	f003 031f 	and.w	r3, r3, #31
 81026a8:	2210      	movs	r2, #16
 81026aa:	409a      	lsls	r2, r3
 81026ac:	69bb      	ldr	r3, [r7, #24]
 81026ae:	4013      	ands	r3, r2
 81026b0:	2b00      	cmp	r3, #0
 81026b2:	f000 80a6 	beq.w	8102802 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 81026b6:	687b      	ldr	r3, [r7, #4]
 81026b8:	681b      	ldr	r3, [r3, #0]
 81026ba:	4a85      	ldr	r2, [pc, #532]	; (81028d0 <HAL_DMA_IRQHandler+0x690>)
 81026bc:	4293      	cmp	r3, r2
 81026be:	d04a      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026c0:	687b      	ldr	r3, [r7, #4]
 81026c2:	681b      	ldr	r3, [r3, #0]
 81026c4:	4a83      	ldr	r2, [pc, #524]	; (81028d4 <HAL_DMA_IRQHandler+0x694>)
 81026c6:	4293      	cmp	r3, r2
 81026c8:	d045      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026ca:	687b      	ldr	r3, [r7, #4]
 81026cc:	681b      	ldr	r3, [r3, #0]
 81026ce:	4a82      	ldr	r2, [pc, #520]	; (81028d8 <HAL_DMA_IRQHandler+0x698>)
 81026d0:	4293      	cmp	r3, r2
 81026d2:	d040      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026d4:	687b      	ldr	r3, [r7, #4]
 81026d6:	681b      	ldr	r3, [r3, #0]
 81026d8:	4a80      	ldr	r2, [pc, #512]	; (81028dc <HAL_DMA_IRQHandler+0x69c>)
 81026da:	4293      	cmp	r3, r2
 81026dc:	d03b      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026de:	687b      	ldr	r3, [r7, #4]
 81026e0:	681b      	ldr	r3, [r3, #0]
 81026e2:	4a7f      	ldr	r2, [pc, #508]	; (81028e0 <HAL_DMA_IRQHandler+0x6a0>)
 81026e4:	4293      	cmp	r3, r2
 81026e6:	d036      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026e8:	687b      	ldr	r3, [r7, #4]
 81026ea:	681b      	ldr	r3, [r3, #0]
 81026ec:	4a7d      	ldr	r2, [pc, #500]	; (81028e4 <HAL_DMA_IRQHandler+0x6a4>)
 81026ee:	4293      	cmp	r3, r2
 81026f0:	d031      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026f2:	687b      	ldr	r3, [r7, #4]
 81026f4:	681b      	ldr	r3, [r3, #0]
 81026f6:	4a7c      	ldr	r2, [pc, #496]	; (81028e8 <HAL_DMA_IRQHandler+0x6a8>)
 81026f8:	4293      	cmp	r3, r2
 81026fa:	d02c      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 81026fc:	687b      	ldr	r3, [r7, #4]
 81026fe:	681b      	ldr	r3, [r3, #0]
 8102700:	4a7a      	ldr	r2, [pc, #488]	; (81028ec <HAL_DMA_IRQHandler+0x6ac>)
 8102702:	4293      	cmp	r3, r2
 8102704:	d027      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 8102706:	687b      	ldr	r3, [r7, #4]
 8102708:	681b      	ldr	r3, [r3, #0]
 810270a:	4a79      	ldr	r2, [pc, #484]	; (81028f0 <HAL_DMA_IRQHandler+0x6b0>)
 810270c:	4293      	cmp	r3, r2
 810270e:	d022      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 8102710:	687b      	ldr	r3, [r7, #4]
 8102712:	681b      	ldr	r3, [r3, #0]
 8102714:	4a77      	ldr	r2, [pc, #476]	; (81028f4 <HAL_DMA_IRQHandler+0x6b4>)
 8102716:	4293      	cmp	r3, r2
 8102718:	d01d      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 810271a:	687b      	ldr	r3, [r7, #4]
 810271c:	681b      	ldr	r3, [r3, #0]
 810271e:	4a76      	ldr	r2, [pc, #472]	; (81028f8 <HAL_DMA_IRQHandler+0x6b8>)
 8102720:	4293      	cmp	r3, r2
 8102722:	d018      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 8102724:	687b      	ldr	r3, [r7, #4]
 8102726:	681b      	ldr	r3, [r3, #0]
 8102728:	4a74      	ldr	r2, [pc, #464]	; (81028fc <HAL_DMA_IRQHandler+0x6bc>)
 810272a:	4293      	cmp	r3, r2
 810272c:	d013      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 810272e:	687b      	ldr	r3, [r7, #4]
 8102730:	681b      	ldr	r3, [r3, #0]
 8102732:	4a73      	ldr	r2, [pc, #460]	; (8102900 <HAL_DMA_IRQHandler+0x6c0>)
 8102734:	4293      	cmp	r3, r2
 8102736:	d00e      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 8102738:	687b      	ldr	r3, [r7, #4]
 810273a:	681b      	ldr	r3, [r3, #0]
 810273c:	4a71      	ldr	r2, [pc, #452]	; (8102904 <HAL_DMA_IRQHandler+0x6c4>)
 810273e:	4293      	cmp	r3, r2
 8102740:	d009      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 8102742:	687b      	ldr	r3, [r7, #4]
 8102744:	681b      	ldr	r3, [r3, #0]
 8102746:	4a70      	ldr	r2, [pc, #448]	; (8102908 <HAL_DMA_IRQHandler+0x6c8>)
 8102748:	4293      	cmp	r3, r2
 810274a:	d004      	beq.n	8102756 <HAL_DMA_IRQHandler+0x516>
 810274c:	687b      	ldr	r3, [r7, #4]
 810274e:	681b      	ldr	r3, [r3, #0]
 8102750:	4a6e      	ldr	r2, [pc, #440]	; (810290c <HAL_DMA_IRQHandler+0x6cc>)
 8102752:	4293      	cmp	r3, r2
 8102754:	d10a      	bne.n	810276c <HAL_DMA_IRQHandler+0x52c>
 8102756:	687b      	ldr	r3, [r7, #4]
 8102758:	681b      	ldr	r3, [r3, #0]
 810275a:	681b      	ldr	r3, [r3, #0]
 810275c:	f003 0308 	and.w	r3, r3, #8
 8102760:	2b00      	cmp	r3, #0
 8102762:	bf14      	ite	ne
 8102764:	2301      	movne	r3, #1
 8102766:	2300      	moveq	r3, #0
 8102768:	b2db      	uxtb	r3, r3
 810276a:	e009      	b.n	8102780 <HAL_DMA_IRQHandler+0x540>
 810276c:	687b      	ldr	r3, [r7, #4]
 810276e:	681b      	ldr	r3, [r3, #0]
 8102770:	681b      	ldr	r3, [r3, #0]
 8102772:	f003 0304 	and.w	r3, r3, #4
 8102776:	2b00      	cmp	r3, #0
 8102778:	bf14      	ite	ne
 810277a:	2301      	movne	r3, #1
 810277c:	2300      	moveq	r3, #0
 810277e:	b2db      	uxtb	r3, r3
 8102780:	2b00      	cmp	r3, #0
 8102782:	d03e      	beq.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8102784:	687b      	ldr	r3, [r7, #4]
 8102786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102788:	f003 031f 	and.w	r3, r3, #31
 810278c:	2210      	movs	r2, #16
 810278e:	409a      	lsls	r2, r3
 8102790:	6a3b      	ldr	r3, [r7, #32]
 8102792:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8102794:	687b      	ldr	r3, [r7, #4]
 8102796:	681b      	ldr	r3, [r3, #0]
 8102798:	681b      	ldr	r3, [r3, #0]
 810279a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810279e:	2b00      	cmp	r3, #0
 81027a0:	d018      	beq.n	81027d4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	681b      	ldr	r3, [r3, #0]
 81027a6:	681b      	ldr	r3, [r3, #0]
 81027a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81027ac:	2b00      	cmp	r3, #0
 81027ae:	d108      	bne.n	81027c2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81027b4:	2b00      	cmp	r3, #0
 81027b6:	d024      	beq.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 81027b8:	687b      	ldr	r3, [r7, #4]
 81027ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81027bc:	6878      	ldr	r0, [r7, #4]
 81027be:	4798      	blx	r3
 81027c0:	e01f      	b.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 81027c2:	687b      	ldr	r3, [r7, #4]
 81027c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81027c6:	2b00      	cmp	r3, #0
 81027c8:	d01b      	beq.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 81027ca:	687b      	ldr	r3, [r7, #4]
 81027cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81027ce:	6878      	ldr	r0, [r7, #4]
 81027d0:	4798      	blx	r3
 81027d2:	e016      	b.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81027d4:	687b      	ldr	r3, [r7, #4]
 81027d6:	681b      	ldr	r3, [r3, #0]
 81027d8:	681b      	ldr	r3, [r3, #0]
 81027da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81027de:	2b00      	cmp	r3, #0
 81027e0:	d107      	bne.n	81027f2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 81027e2:	687b      	ldr	r3, [r7, #4]
 81027e4:	681b      	ldr	r3, [r3, #0]
 81027e6:	681a      	ldr	r2, [r3, #0]
 81027e8:	687b      	ldr	r3, [r7, #4]
 81027ea:	681b      	ldr	r3, [r3, #0]
 81027ec:	f022 0208 	bic.w	r2, r2, #8
 81027f0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 81027f2:	687b      	ldr	r3, [r7, #4]
 81027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81027f6:	2b00      	cmp	r3, #0
 81027f8:	d003      	beq.n	8102802 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 81027fa:	687b      	ldr	r3, [r7, #4]
 81027fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81027fe:	6878      	ldr	r0, [r7, #4]
 8102800:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8102802:	687b      	ldr	r3, [r7, #4]
 8102804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102806:	f003 031f 	and.w	r3, r3, #31
 810280a:	2220      	movs	r2, #32
 810280c:	409a      	lsls	r2, r3
 810280e:	69bb      	ldr	r3, [r7, #24]
 8102810:	4013      	ands	r3, r2
 8102812:	2b00      	cmp	r3, #0
 8102814:	f000 8110 	beq.w	8102a38 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8102818:	687b      	ldr	r3, [r7, #4]
 810281a:	681b      	ldr	r3, [r3, #0]
 810281c:	4a2c      	ldr	r2, [pc, #176]	; (81028d0 <HAL_DMA_IRQHandler+0x690>)
 810281e:	4293      	cmp	r3, r2
 8102820:	d04a      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	681b      	ldr	r3, [r3, #0]
 8102826:	4a2b      	ldr	r2, [pc, #172]	; (81028d4 <HAL_DMA_IRQHandler+0x694>)
 8102828:	4293      	cmp	r3, r2
 810282a:	d045      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 810282c:	687b      	ldr	r3, [r7, #4]
 810282e:	681b      	ldr	r3, [r3, #0]
 8102830:	4a29      	ldr	r2, [pc, #164]	; (81028d8 <HAL_DMA_IRQHandler+0x698>)
 8102832:	4293      	cmp	r3, r2
 8102834:	d040      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102836:	687b      	ldr	r3, [r7, #4]
 8102838:	681b      	ldr	r3, [r3, #0]
 810283a:	4a28      	ldr	r2, [pc, #160]	; (81028dc <HAL_DMA_IRQHandler+0x69c>)
 810283c:	4293      	cmp	r3, r2
 810283e:	d03b      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102840:	687b      	ldr	r3, [r7, #4]
 8102842:	681b      	ldr	r3, [r3, #0]
 8102844:	4a26      	ldr	r2, [pc, #152]	; (81028e0 <HAL_DMA_IRQHandler+0x6a0>)
 8102846:	4293      	cmp	r3, r2
 8102848:	d036      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	681b      	ldr	r3, [r3, #0]
 810284e:	4a25      	ldr	r2, [pc, #148]	; (81028e4 <HAL_DMA_IRQHandler+0x6a4>)
 8102850:	4293      	cmp	r3, r2
 8102852:	d031      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102854:	687b      	ldr	r3, [r7, #4]
 8102856:	681b      	ldr	r3, [r3, #0]
 8102858:	4a23      	ldr	r2, [pc, #140]	; (81028e8 <HAL_DMA_IRQHandler+0x6a8>)
 810285a:	4293      	cmp	r3, r2
 810285c:	d02c      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 810285e:	687b      	ldr	r3, [r7, #4]
 8102860:	681b      	ldr	r3, [r3, #0]
 8102862:	4a22      	ldr	r2, [pc, #136]	; (81028ec <HAL_DMA_IRQHandler+0x6ac>)
 8102864:	4293      	cmp	r3, r2
 8102866:	d027      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	681b      	ldr	r3, [r3, #0]
 810286c:	4a20      	ldr	r2, [pc, #128]	; (81028f0 <HAL_DMA_IRQHandler+0x6b0>)
 810286e:	4293      	cmp	r3, r2
 8102870:	d022      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102872:	687b      	ldr	r3, [r7, #4]
 8102874:	681b      	ldr	r3, [r3, #0]
 8102876:	4a1f      	ldr	r2, [pc, #124]	; (81028f4 <HAL_DMA_IRQHandler+0x6b4>)
 8102878:	4293      	cmp	r3, r2
 810287a:	d01d      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 810287c:	687b      	ldr	r3, [r7, #4]
 810287e:	681b      	ldr	r3, [r3, #0]
 8102880:	4a1d      	ldr	r2, [pc, #116]	; (81028f8 <HAL_DMA_IRQHandler+0x6b8>)
 8102882:	4293      	cmp	r3, r2
 8102884:	d018      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102886:	687b      	ldr	r3, [r7, #4]
 8102888:	681b      	ldr	r3, [r3, #0]
 810288a:	4a1c      	ldr	r2, [pc, #112]	; (81028fc <HAL_DMA_IRQHandler+0x6bc>)
 810288c:	4293      	cmp	r3, r2
 810288e:	d013      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 8102890:	687b      	ldr	r3, [r7, #4]
 8102892:	681b      	ldr	r3, [r3, #0]
 8102894:	4a1a      	ldr	r2, [pc, #104]	; (8102900 <HAL_DMA_IRQHandler+0x6c0>)
 8102896:	4293      	cmp	r3, r2
 8102898:	d00e      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 810289a:	687b      	ldr	r3, [r7, #4]
 810289c:	681b      	ldr	r3, [r3, #0]
 810289e:	4a19      	ldr	r2, [pc, #100]	; (8102904 <HAL_DMA_IRQHandler+0x6c4>)
 81028a0:	4293      	cmp	r3, r2
 81028a2:	d009      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 81028a4:	687b      	ldr	r3, [r7, #4]
 81028a6:	681b      	ldr	r3, [r3, #0]
 81028a8:	4a17      	ldr	r2, [pc, #92]	; (8102908 <HAL_DMA_IRQHandler+0x6c8>)
 81028aa:	4293      	cmp	r3, r2
 81028ac:	d004      	beq.n	81028b8 <HAL_DMA_IRQHandler+0x678>
 81028ae:	687b      	ldr	r3, [r7, #4]
 81028b0:	681b      	ldr	r3, [r3, #0]
 81028b2:	4a16      	ldr	r2, [pc, #88]	; (810290c <HAL_DMA_IRQHandler+0x6cc>)
 81028b4:	4293      	cmp	r3, r2
 81028b6:	d12b      	bne.n	8102910 <HAL_DMA_IRQHandler+0x6d0>
 81028b8:	687b      	ldr	r3, [r7, #4]
 81028ba:	681b      	ldr	r3, [r3, #0]
 81028bc:	681b      	ldr	r3, [r3, #0]
 81028be:	f003 0310 	and.w	r3, r3, #16
 81028c2:	2b00      	cmp	r3, #0
 81028c4:	bf14      	ite	ne
 81028c6:	2301      	movne	r3, #1
 81028c8:	2300      	moveq	r3, #0
 81028ca:	b2db      	uxtb	r3, r3
 81028cc:	e02a      	b.n	8102924 <HAL_DMA_IRQHandler+0x6e4>
 81028ce:	bf00      	nop
 81028d0:	40020010 	.word	0x40020010
 81028d4:	40020028 	.word	0x40020028
 81028d8:	40020040 	.word	0x40020040
 81028dc:	40020058 	.word	0x40020058
 81028e0:	40020070 	.word	0x40020070
 81028e4:	40020088 	.word	0x40020088
 81028e8:	400200a0 	.word	0x400200a0
 81028ec:	400200b8 	.word	0x400200b8
 81028f0:	40020410 	.word	0x40020410
 81028f4:	40020428 	.word	0x40020428
 81028f8:	40020440 	.word	0x40020440
 81028fc:	40020458 	.word	0x40020458
 8102900:	40020470 	.word	0x40020470
 8102904:	40020488 	.word	0x40020488
 8102908:	400204a0 	.word	0x400204a0
 810290c:	400204b8 	.word	0x400204b8
 8102910:	687b      	ldr	r3, [r7, #4]
 8102912:	681b      	ldr	r3, [r3, #0]
 8102914:	681b      	ldr	r3, [r3, #0]
 8102916:	f003 0302 	and.w	r3, r3, #2
 810291a:	2b00      	cmp	r3, #0
 810291c:	bf14      	ite	ne
 810291e:	2301      	movne	r3, #1
 8102920:	2300      	moveq	r3, #0
 8102922:	b2db      	uxtb	r3, r3
 8102924:	2b00      	cmp	r3, #0
 8102926:	f000 8087 	beq.w	8102a38 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 810292a:	687b      	ldr	r3, [r7, #4]
 810292c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810292e:	f003 031f 	and.w	r3, r3, #31
 8102932:	2220      	movs	r2, #32
 8102934:	409a      	lsls	r2, r3
 8102936:	6a3b      	ldr	r3, [r7, #32]
 8102938:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 810293a:	687b      	ldr	r3, [r7, #4]
 810293c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8102940:	b2db      	uxtb	r3, r3
 8102942:	2b04      	cmp	r3, #4
 8102944:	d139      	bne.n	81029ba <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8102946:	687b      	ldr	r3, [r7, #4]
 8102948:	681b      	ldr	r3, [r3, #0]
 810294a:	681a      	ldr	r2, [r3, #0]
 810294c:	687b      	ldr	r3, [r7, #4]
 810294e:	681b      	ldr	r3, [r3, #0]
 8102950:	f022 0216 	bic.w	r2, r2, #22
 8102954:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8102956:	687b      	ldr	r3, [r7, #4]
 8102958:	681b      	ldr	r3, [r3, #0]
 810295a:	695a      	ldr	r2, [r3, #20]
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	681b      	ldr	r3, [r3, #0]
 8102960:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8102964:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8102966:	687b      	ldr	r3, [r7, #4]
 8102968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810296a:	2b00      	cmp	r3, #0
 810296c:	d103      	bne.n	8102976 <HAL_DMA_IRQHandler+0x736>
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102972:	2b00      	cmp	r3, #0
 8102974:	d007      	beq.n	8102986 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8102976:	687b      	ldr	r3, [r7, #4]
 8102978:	681b      	ldr	r3, [r3, #0]
 810297a:	681a      	ldr	r2, [r3, #0]
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	681b      	ldr	r3, [r3, #0]
 8102980:	f022 0208 	bic.w	r2, r2, #8
 8102984:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102986:	687b      	ldr	r3, [r7, #4]
 8102988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810298a:	f003 031f 	and.w	r3, r3, #31
 810298e:	223f      	movs	r2, #63	; 0x3f
 8102990:	409a      	lsls	r2, r3
 8102992:	6a3b      	ldr	r3, [r7, #32]
 8102994:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8102996:	687b      	ldr	r3, [r7, #4]
 8102998:	2201      	movs	r2, #1
 810299a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	2200      	movs	r2, #0
 81029a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81029aa:	2b00      	cmp	r3, #0
 81029ac:	f000 834a 	beq.w	8103044 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81029b4:	6878      	ldr	r0, [r7, #4]
 81029b6:	4798      	blx	r3
          }
          return;
 81029b8:	e344      	b.n	8103044 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 81029ba:	687b      	ldr	r3, [r7, #4]
 81029bc:	681b      	ldr	r3, [r3, #0]
 81029be:	681b      	ldr	r3, [r3, #0]
 81029c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81029c4:	2b00      	cmp	r3, #0
 81029c6:	d018      	beq.n	81029fa <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 81029c8:	687b      	ldr	r3, [r7, #4]
 81029ca:	681b      	ldr	r3, [r3, #0]
 81029cc:	681b      	ldr	r3, [r3, #0]
 81029ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81029d2:	2b00      	cmp	r3, #0
 81029d4:	d108      	bne.n	81029e8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 81029d6:	687b      	ldr	r3, [r7, #4]
 81029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81029da:	2b00      	cmp	r3, #0
 81029dc:	d02c      	beq.n	8102a38 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 81029de:	687b      	ldr	r3, [r7, #4]
 81029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81029e2:	6878      	ldr	r0, [r7, #4]
 81029e4:	4798      	blx	r3
 81029e6:	e027      	b.n	8102a38 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 81029e8:	687b      	ldr	r3, [r7, #4]
 81029ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81029ec:	2b00      	cmp	r3, #0
 81029ee:	d023      	beq.n	8102a38 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 81029f0:	687b      	ldr	r3, [r7, #4]
 81029f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81029f4:	6878      	ldr	r0, [r7, #4]
 81029f6:	4798      	blx	r3
 81029f8:	e01e      	b.n	8102a38 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 81029fa:	687b      	ldr	r3, [r7, #4]
 81029fc:	681b      	ldr	r3, [r3, #0]
 81029fe:	681b      	ldr	r3, [r3, #0]
 8102a00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102a04:	2b00      	cmp	r3, #0
 8102a06:	d10f      	bne.n	8102a28 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8102a08:	687b      	ldr	r3, [r7, #4]
 8102a0a:	681b      	ldr	r3, [r3, #0]
 8102a0c:	681a      	ldr	r2, [r3, #0]
 8102a0e:	687b      	ldr	r3, [r7, #4]
 8102a10:	681b      	ldr	r3, [r3, #0]
 8102a12:	f022 0210 	bic.w	r2, r2, #16
 8102a16:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8102a18:	687b      	ldr	r3, [r7, #4]
 8102a1a:	2201      	movs	r2, #1
 8102a1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	2200      	movs	r2, #0
 8102a24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8102a28:	687b      	ldr	r3, [r7, #4]
 8102a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102a2c:	2b00      	cmp	r3, #0
 8102a2e:	d003      	beq.n	8102a38 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8102a30:	687b      	ldr	r3, [r7, #4]
 8102a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102a34:	6878      	ldr	r0, [r7, #4]
 8102a36:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8102a38:	687b      	ldr	r3, [r7, #4]
 8102a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a3c:	2b00      	cmp	r3, #0
 8102a3e:	f000 8306 	beq.w	810304e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8102a42:	687b      	ldr	r3, [r7, #4]
 8102a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a46:	f003 0301 	and.w	r3, r3, #1
 8102a4a:	2b00      	cmp	r3, #0
 8102a4c:	f000 8088 	beq.w	8102b60 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8102a50:	687b      	ldr	r3, [r7, #4]
 8102a52:	2204      	movs	r2, #4
 8102a54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8102a58:	687b      	ldr	r3, [r7, #4]
 8102a5a:	681b      	ldr	r3, [r3, #0]
 8102a5c:	4a7a      	ldr	r2, [pc, #488]	; (8102c48 <HAL_DMA_IRQHandler+0xa08>)
 8102a5e:	4293      	cmp	r3, r2
 8102a60:	d04a      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a62:	687b      	ldr	r3, [r7, #4]
 8102a64:	681b      	ldr	r3, [r3, #0]
 8102a66:	4a79      	ldr	r2, [pc, #484]	; (8102c4c <HAL_DMA_IRQHandler+0xa0c>)
 8102a68:	4293      	cmp	r3, r2
 8102a6a:	d045      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a6c:	687b      	ldr	r3, [r7, #4]
 8102a6e:	681b      	ldr	r3, [r3, #0]
 8102a70:	4a77      	ldr	r2, [pc, #476]	; (8102c50 <HAL_DMA_IRQHandler+0xa10>)
 8102a72:	4293      	cmp	r3, r2
 8102a74:	d040      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	681b      	ldr	r3, [r3, #0]
 8102a7a:	4a76      	ldr	r2, [pc, #472]	; (8102c54 <HAL_DMA_IRQHandler+0xa14>)
 8102a7c:	4293      	cmp	r3, r2
 8102a7e:	d03b      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a80:	687b      	ldr	r3, [r7, #4]
 8102a82:	681b      	ldr	r3, [r3, #0]
 8102a84:	4a74      	ldr	r2, [pc, #464]	; (8102c58 <HAL_DMA_IRQHandler+0xa18>)
 8102a86:	4293      	cmp	r3, r2
 8102a88:	d036      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a8a:	687b      	ldr	r3, [r7, #4]
 8102a8c:	681b      	ldr	r3, [r3, #0]
 8102a8e:	4a73      	ldr	r2, [pc, #460]	; (8102c5c <HAL_DMA_IRQHandler+0xa1c>)
 8102a90:	4293      	cmp	r3, r2
 8102a92:	d031      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a94:	687b      	ldr	r3, [r7, #4]
 8102a96:	681b      	ldr	r3, [r3, #0]
 8102a98:	4a71      	ldr	r2, [pc, #452]	; (8102c60 <HAL_DMA_IRQHandler+0xa20>)
 8102a9a:	4293      	cmp	r3, r2
 8102a9c:	d02c      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	681b      	ldr	r3, [r3, #0]
 8102aa2:	4a70      	ldr	r2, [pc, #448]	; (8102c64 <HAL_DMA_IRQHandler+0xa24>)
 8102aa4:	4293      	cmp	r3, r2
 8102aa6:	d027      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	4a6e      	ldr	r2, [pc, #440]	; (8102c68 <HAL_DMA_IRQHandler+0xa28>)
 8102aae:	4293      	cmp	r3, r2
 8102ab0:	d022      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	681b      	ldr	r3, [r3, #0]
 8102ab6:	4a6d      	ldr	r2, [pc, #436]	; (8102c6c <HAL_DMA_IRQHandler+0xa2c>)
 8102ab8:	4293      	cmp	r3, r2
 8102aba:	d01d      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102abc:	687b      	ldr	r3, [r7, #4]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	4a6b      	ldr	r2, [pc, #428]	; (8102c70 <HAL_DMA_IRQHandler+0xa30>)
 8102ac2:	4293      	cmp	r3, r2
 8102ac4:	d018      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102ac6:	687b      	ldr	r3, [r7, #4]
 8102ac8:	681b      	ldr	r3, [r3, #0]
 8102aca:	4a6a      	ldr	r2, [pc, #424]	; (8102c74 <HAL_DMA_IRQHandler+0xa34>)
 8102acc:	4293      	cmp	r3, r2
 8102ace:	d013      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102ad0:	687b      	ldr	r3, [r7, #4]
 8102ad2:	681b      	ldr	r3, [r3, #0]
 8102ad4:	4a68      	ldr	r2, [pc, #416]	; (8102c78 <HAL_DMA_IRQHandler+0xa38>)
 8102ad6:	4293      	cmp	r3, r2
 8102ad8:	d00e      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102ada:	687b      	ldr	r3, [r7, #4]
 8102adc:	681b      	ldr	r3, [r3, #0]
 8102ade:	4a67      	ldr	r2, [pc, #412]	; (8102c7c <HAL_DMA_IRQHandler+0xa3c>)
 8102ae0:	4293      	cmp	r3, r2
 8102ae2:	d009      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102ae4:	687b      	ldr	r3, [r7, #4]
 8102ae6:	681b      	ldr	r3, [r3, #0]
 8102ae8:	4a65      	ldr	r2, [pc, #404]	; (8102c80 <HAL_DMA_IRQHandler+0xa40>)
 8102aea:	4293      	cmp	r3, r2
 8102aec:	d004      	beq.n	8102af8 <HAL_DMA_IRQHandler+0x8b8>
 8102aee:	687b      	ldr	r3, [r7, #4]
 8102af0:	681b      	ldr	r3, [r3, #0]
 8102af2:	4a64      	ldr	r2, [pc, #400]	; (8102c84 <HAL_DMA_IRQHandler+0xa44>)
 8102af4:	4293      	cmp	r3, r2
 8102af6:	d108      	bne.n	8102b0a <HAL_DMA_IRQHandler+0x8ca>
 8102af8:	687b      	ldr	r3, [r7, #4]
 8102afa:	681b      	ldr	r3, [r3, #0]
 8102afc:	681a      	ldr	r2, [r3, #0]
 8102afe:	687b      	ldr	r3, [r7, #4]
 8102b00:	681b      	ldr	r3, [r3, #0]
 8102b02:	f022 0201 	bic.w	r2, r2, #1
 8102b06:	601a      	str	r2, [r3, #0]
 8102b08:	e007      	b.n	8102b1a <HAL_DMA_IRQHandler+0x8da>
 8102b0a:	687b      	ldr	r3, [r7, #4]
 8102b0c:	681b      	ldr	r3, [r3, #0]
 8102b0e:	681a      	ldr	r2, [r3, #0]
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	681b      	ldr	r3, [r3, #0]
 8102b14:	f022 0201 	bic.w	r2, r2, #1
 8102b18:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8102b1a:	68fb      	ldr	r3, [r7, #12]
 8102b1c:	3301      	adds	r3, #1
 8102b1e:	60fb      	str	r3, [r7, #12]
 8102b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8102b22:	429a      	cmp	r2, r3
 8102b24:	d307      	bcc.n	8102b36 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8102b26:	687b      	ldr	r3, [r7, #4]
 8102b28:	681b      	ldr	r3, [r3, #0]
 8102b2a:	681b      	ldr	r3, [r3, #0]
 8102b2c:	f003 0301 	and.w	r3, r3, #1
 8102b30:	2b00      	cmp	r3, #0
 8102b32:	d1f2      	bne.n	8102b1a <HAL_DMA_IRQHandler+0x8da>
 8102b34:	e000      	b.n	8102b38 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8102b36:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	681b      	ldr	r3, [r3, #0]
 8102b3c:	681b      	ldr	r3, [r3, #0]
 8102b3e:	f003 0301 	and.w	r3, r3, #1
 8102b42:	2b00      	cmp	r3, #0
 8102b44:	d004      	beq.n	8102b50 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8102b46:	687b      	ldr	r3, [r7, #4]
 8102b48:	2203      	movs	r2, #3
 8102b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8102b4e:	e003      	b.n	8102b58 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8102b50:	687b      	ldr	r3, [r7, #4]
 8102b52:	2201      	movs	r2, #1
 8102b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8102b58:	687b      	ldr	r3, [r7, #4]
 8102b5a:	2200      	movs	r2, #0
 8102b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8102b60:	687b      	ldr	r3, [r7, #4]
 8102b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b64:	2b00      	cmp	r3, #0
 8102b66:	f000 8272 	beq.w	810304e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8102b6a:	687b      	ldr	r3, [r7, #4]
 8102b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102b6e:	6878      	ldr	r0, [r7, #4]
 8102b70:	4798      	blx	r3
 8102b72:	e26c      	b.n	810304e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8102b74:	687b      	ldr	r3, [r7, #4]
 8102b76:	681b      	ldr	r3, [r3, #0]
 8102b78:	4a43      	ldr	r2, [pc, #268]	; (8102c88 <HAL_DMA_IRQHandler+0xa48>)
 8102b7a:	4293      	cmp	r3, r2
 8102b7c:	d022      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102b7e:	687b      	ldr	r3, [r7, #4]
 8102b80:	681b      	ldr	r3, [r3, #0]
 8102b82:	4a42      	ldr	r2, [pc, #264]	; (8102c8c <HAL_DMA_IRQHandler+0xa4c>)
 8102b84:	4293      	cmp	r3, r2
 8102b86:	d01d      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102b88:	687b      	ldr	r3, [r7, #4]
 8102b8a:	681b      	ldr	r3, [r3, #0]
 8102b8c:	4a40      	ldr	r2, [pc, #256]	; (8102c90 <HAL_DMA_IRQHandler+0xa50>)
 8102b8e:	4293      	cmp	r3, r2
 8102b90:	d018      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102b92:	687b      	ldr	r3, [r7, #4]
 8102b94:	681b      	ldr	r3, [r3, #0]
 8102b96:	4a3f      	ldr	r2, [pc, #252]	; (8102c94 <HAL_DMA_IRQHandler+0xa54>)
 8102b98:	4293      	cmp	r3, r2
 8102b9a:	d013      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102b9c:	687b      	ldr	r3, [r7, #4]
 8102b9e:	681b      	ldr	r3, [r3, #0]
 8102ba0:	4a3d      	ldr	r2, [pc, #244]	; (8102c98 <HAL_DMA_IRQHandler+0xa58>)
 8102ba2:	4293      	cmp	r3, r2
 8102ba4:	d00e      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102ba6:	687b      	ldr	r3, [r7, #4]
 8102ba8:	681b      	ldr	r3, [r3, #0]
 8102baa:	4a3c      	ldr	r2, [pc, #240]	; (8102c9c <HAL_DMA_IRQHandler+0xa5c>)
 8102bac:	4293      	cmp	r3, r2
 8102bae:	d009      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102bb0:	687b      	ldr	r3, [r7, #4]
 8102bb2:	681b      	ldr	r3, [r3, #0]
 8102bb4:	4a3a      	ldr	r2, [pc, #232]	; (8102ca0 <HAL_DMA_IRQHandler+0xa60>)
 8102bb6:	4293      	cmp	r3, r2
 8102bb8:	d004      	beq.n	8102bc4 <HAL_DMA_IRQHandler+0x984>
 8102bba:	687b      	ldr	r3, [r7, #4]
 8102bbc:	681b      	ldr	r3, [r3, #0]
 8102bbe:	4a39      	ldr	r2, [pc, #228]	; (8102ca4 <HAL_DMA_IRQHandler+0xa64>)
 8102bc0:	4293      	cmp	r3, r2
 8102bc2:	d101      	bne.n	8102bc8 <HAL_DMA_IRQHandler+0x988>
 8102bc4:	2301      	movs	r3, #1
 8102bc6:	e000      	b.n	8102bca <HAL_DMA_IRQHandler+0x98a>
 8102bc8:	2300      	movs	r3, #0
 8102bca:	2b00      	cmp	r3, #0
 8102bcc:	f000 823f 	beq.w	810304e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8102bd0:	687b      	ldr	r3, [r7, #4]
 8102bd2:	681b      	ldr	r3, [r3, #0]
 8102bd4:	681b      	ldr	r3, [r3, #0]
 8102bd6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8102bd8:	687b      	ldr	r3, [r7, #4]
 8102bda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102bdc:	f003 031f 	and.w	r3, r3, #31
 8102be0:	2204      	movs	r2, #4
 8102be2:	409a      	lsls	r2, r3
 8102be4:	697b      	ldr	r3, [r7, #20]
 8102be6:	4013      	ands	r3, r2
 8102be8:	2b00      	cmp	r3, #0
 8102bea:	f000 80cd 	beq.w	8102d88 <HAL_DMA_IRQHandler+0xb48>
 8102bee:	693b      	ldr	r3, [r7, #16]
 8102bf0:	f003 0304 	and.w	r3, r3, #4
 8102bf4:	2b00      	cmp	r3, #0
 8102bf6:	f000 80c7 	beq.w	8102d88 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8102bfa:	687b      	ldr	r3, [r7, #4]
 8102bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102bfe:	f003 031f 	and.w	r3, r3, #31
 8102c02:	2204      	movs	r2, #4
 8102c04:	409a      	lsls	r2, r3
 8102c06:	69fb      	ldr	r3, [r7, #28]
 8102c08:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102c0a:	693b      	ldr	r3, [r7, #16]
 8102c0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102c10:	2b00      	cmp	r3, #0
 8102c12:	d049      	beq.n	8102ca8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8102c14:	693b      	ldr	r3, [r7, #16]
 8102c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102c1a:	2b00      	cmp	r3, #0
 8102c1c:	d109      	bne.n	8102c32 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8102c1e:	687b      	ldr	r3, [r7, #4]
 8102c20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102c22:	2b00      	cmp	r3, #0
 8102c24:	f000 8210 	beq.w	8103048 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8102c28:	687b      	ldr	r3, [r7, #4]
 8102c2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102c2c:	6878      	ldr	r0, [r7, #4]
 8102c2e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102c30:	e20a      	b.n	8103048 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8102c32:	687b      	ldr	r3, [r7, #4]
 8102c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c36:	2b00      	cmp	r3, #0
 8102c38:	f000 8206 	beq.w	8103048 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8102c3c:	687b      	ldr	r3, [r7, #4]
 8102c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c40:	6878      	ldr	r0, [r7, #4]
 8102c42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102c44:	e200      	b.n	8103048 <HAL_DMA_IRQHandler+0xe08>
 8102c46:	bf00      	nop
 8102c48:	40020010 	.word	0x40020010
 8102c4c:	40020028 	.word	0x40020028
 8102c50:	40020040 	.word	0x40020040
 8102c54:	40020058 	.word	0x40020058
 8102c58:	40020070 	.word	0x40020070
 8102c5c:	40020088 	.word	0x40020088
 8102c60:	400200a0 	.word	0x400200a0
 8102c64:	400200b8 	.word	0x400200b8
 8102c68:	40020410 	.word	0x40020410
 8102c6c:	40020428 	.word	0x40020428
 8102c70:	40020440 	.word	0x40020440
 8102c74:	40020458 	.word	0x40020458
 8102c78:	40020470 	.word	0x40020470
 8102c7c:	40020488 	.word	0x40020488
 8102c80:	400204a0 	.word	0x400204a0
 8102c84:	400204b8 	.word	0x400204b8
 8102c88:	58025408 	.word	0x58025408
 8102c8c:	5802541c 	.word	0x5802541c
 8102c90:	58025430 	.word	0x58025430
 8102c94:	58025444 	.word	0x58025444
 8102c98:	58025458 	.word	0x58025458
 8102c9c:	5802546c 	.word	0x5802546c
 8102ca0:	58025480 	.word	0x58025480
 8102ca4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8102ca8:	693b      	ldr	r3, [r7, #16]
 8102caa:	f003 0320 	and.w	r3, r3, #32
 8102cae:	2b00      	cmp	r3, #0
 8102cb0:	d160      	bne.n	8102d74 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8102cb2:	687b      	ldr	r3, [r7, #4]
 8102cb4:	681b      	ldr	r3, [r3, #0]
 8102cb6:	4a7f      	ldr	r2, [pc, #508]	; (8102eb4 <HAL_DMA_IRQHandler+0xc74>)
 8102cb8:	4293      	cmp	r3, r2
 8102cba:	d04a      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cbc:	687b      	ldr	r3, [r7, #4]
 8102cbe:	681b      	ldr	r3, [r3, #0]
 8102cc0:	4a7d      	ldr	r2, [pc, #500]	; (8102eb8 <HAL_DMA_IRQHandler+0xc78>)
 8102cc2:	4293      	cmp	r3, r2
 8102cc4:	d045      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cc6:	687b      	ldr	r3, [r7, #4]
 8102cc8:	681b      	ldr	r3, [r3, #0]
 8102cca:	4a7c      	ldr	r2, [pc, #496]	; (8102ebc <HAL_DMA_IRQHandler+0xc7c>)
 8102ccc:	4293      	cmp	r3, r2
 8102cce:	d040      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cd0:	687b      	ldr	r3, [r7, #4]
 8102cd2:	681b      	ldr	r3, [r3, #0]
 8102cd4:	4a7a      	ldr	r2, [pc, #488]	; (8102ec0 <HAL_DMA_IRQHandler+0xc80>)
 8102cd6:	4293      	cmp	r3, r2
 8102cd8:	d03b      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cda:	687b      	ldr	r3, [r7, #4]
 8102cdc:	681b      	ldr	r3, [r3, #0]
 8102cde:	4a79      	ldr	r2, [pc, #484]	; (8102ec4 <HAL_DMA_IRQHandler+0xc84>)
 8102ce0:	4293      	cmp	r3, r2
 8102ce2:	d036      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102ce4:	687b      	ldr	r3, [r7, #4]
 8102ce6:	681b      	ldr	r3, [r3, #0]
 8102ce8:	4a77      	ldr	r2, [pc, #476]	; (8102ec8 <HAL_DMA_IRQHandler+0xc88>)
 8102cea:	4293      	cmp	r3, r2
 8102cec:	d031      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cee:	687b      	ldr	r3, [r7, #4]
 8102cf0:	681b      	ldr	r3, [r3, #0]
 8102cf2:	4a76      	ldr	r2, [pc, #472]	; (8102ecc <HAL_DMA_IRQHandler+0xc8c>)
 8102cf4:	4293      	cmp	r3, r2
 8102cf6:	d02c      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102cf8:	687b      	ldr	r3, [r7, #4]
 8102cfa:	681b      	ldr	r3, [r3, #0]
 8102cfc:	4a74      	ldr	r2, [pc, #464]	; (8102ed0 <HAL_DMA_IRQHandler+0xc90>)
 8102cfe:	4293      	cmp	r3, r2
 8102d00:	d027      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d02:	687b      	ldr	r3, [r7, #4]
 8102d04:	681b      	ldr	r3, [r3, #0]
 8102d06:	4a73      	ldr	r2, [pc, #460]	; (8102ed4 <HAL_DMA_IRQHandler+0xc94>)
 8102d08:	4293      	cmp	r3, r2
 8102d0a:	d022      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d0c:	687b      	ldr	r3, [r7, #4]
 8102d0e:	681b      	ldr	r3, [r3, #0]
 8102d10:	4a71      	ldr	r2, [pc, #452]	; (8102ed8 <HAL_DMA_IRQHandler+0xc98>)
 8102d12:	4293      	cmp	r3, r2
 8102d14:	d01d      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d16:	687b      	ldr	r3, [r7, #4]
 8102d18:	681b      	ldr	r3, [r3, #0]
 8102d1a:	4a70      	ldr	r2, [pc, #448]	; (8102edc <HAL_DMA_IRQHandler+0xc9c>)
 8102d1c:	4293      	cmp	r3, r2
 8102d1e:	d018      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d20:	687b      	ldr	r3, [r7, #4]
 8102d22:	681b      	ldr	r3, [r3, #0]
 8102d24:	4a6e      	ldr	r2, [pc, #440]	; (8102ee0 <HAL_DMA_IRQHandler+0xca0>)
 8102d26:	4293      	cmp	r3, r2
 8102d28:	d013      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d2a:	687b      	ldr	r3, [r7, #4]
 8102d2c:	681b      	ldr	r3, [r3, #0]
 8102d2e:	4a6d      	ldr	r2, [pc, #436]	; (8102ee4 <HAL_DMA_IRQHandler+0xca4>)
 8102d30:	4293      	cmp	r3, r2
 8102d32:	d00e      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d34:	687b      	ldr	r3, [r7, #4]
 8102d36:	681b      	ldr	r3, [r3, #0]
 8102d38:	4a6b      	ldr	r2, [pc, #428]	; (8102ee8 <HAL_DMA_IRQHandler+0xca8>)
 8102d3a:	4293      	cmp	r3, r2
 8102d3c:	d009      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d3e:	687b      	ldr	r3, [r7, #4]
 8102d40:	681b      	ldr	r3, [r3, #0]
 8102d42:	4a6a      	ldr	r2, [pc, #424]	; (8102eec <HAL_DMA_IRQHandler+0xcac>)
 8102d44:	4293      	cmp	r3, r2
 8102d46:	d004      	beq.n	8102d52 <HAL_DMA_IRQHandler+0xb12>
 8102d48:	687b      	ldr	r3, [r7, #4]
 8102d4a:	681b      	ldr	r3, [r3, #0]
 8102d4c:	4a68      	ldr	r2, [pc, #416]	; (8102ef0 <HAL_DMA_IRQHandler+0xcb0>)
 8102d4e:	4293      	cmp	r3, r2
 8102d50:	d108      	bne.n	8102d64 <HAL_DMA_IRQHandler+0xb24>
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	681b      	ldr	r3, [r3, #0]
 8102d56:	681a      	ldr	r2, [r3, #0]
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	681b      	ldr	r3, [r3, #0]
 8102d5c:	f022 0208 	bic.w	r2, r2, #8
 8102d60:	601a      	str	r2, [r3, #0]
 8102d62:	e007      	b.n	8102d74 <HAL_DMA_IRQHandler+0xb34>
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	681a      	ldr	r2, [r3, #0]
 8102d6a:	687b      	ldr	r3, [r7, #4]
 8102d6c:	681b      	ldr	r3, [r3, #0]
 8102d6e:	f022 0204 	bic.w	r2, r2, #4
 8102d72:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8102d74:	687b      	ldr	r3, [r7, #4]
 8102d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102d78:	2b00      	cmp	r3, #0
 8102d7a:	f000 8165 	beq.w	8103048 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8102d7e:	687b      	ldr	r3, [r7, #4]
 8102d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102d82:	6878      	ldr	r0, [r7, #4]
 8102d84:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102d86:	e15f      	b.n	8103048 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8102d88:	687b      	ldr	r3, [r7, #4]
 8102d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102d8c:	f003 031f 	and.w	r3, r3, #31
 8102d90:	2202      	movs	r2, #2
 8102d92:	409a      	lsls	r2, r3
 8102d94:	697b      	ldr	r3, [r7, #20]
 8102d96:	4013      	ands	r3, r2
 8102d98:	2b00      	cmp	r3, #0
 8102d9a:	f000 80c5 	beq.w	8102f28 <HAL_DMA_IRQHandler+0xce8>
 8102d9e:	693b      	ldr	r3, [r7, #16]
 8102da0:	f003 0302 	and.w	r3, r3, #2
 8102da4:	2b00      	cmp	r3, #0
 8102da6:	f000 80bf 	beq.w	8102f28 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8102daa:	687b      	ldr	r3, [r7, #4]
 8102dac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102dae:	f003 031f 	and.w	r3, r3, #31
 8102db2:	2202      	movs	r2, #2
 8102db4:	409a      	lsls	r2, r3
 8102db6:	69fb      	ldr	r3, [r7, #28]
 8102db8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102dba:	693b      	ldr	r3, [r7, #16]
 8102dbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102dc0:	2b00      	cmp	r3, #0
 8102dc2:	d018      	beq.n	8102df6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8102dc4:	693b      	ldr	r3, [r7, #16]
 8102dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102dca:	2b00      	cmp	r3, #0
 8102dcc:	d109      	bne.n	8102de2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8102dce:	687b      	ldr	r3, [r7, #4]
 8102dd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102dd2:	2b00      	cmp	r3, #0
 8102dd4:	f000 813a 	beq.w	810304c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8102dd8:	687b      	ldr	r3, [r7, #4]
 8102dda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8102ddc:	6878      	ldr	r0, [r7, #4]
 8102dde:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102de0:	e134      	b.n	810304c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8102de2:	687b      	ldr	r3, [r7, #4]
 8102de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102de6:	2b00      	cmp	r3, #0
 8102de8:	f000 8130 	beq.w	810304c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8102dec:	687b      	ldr	r3, [r7, #4]
 8102dee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102df0:	6878      	ldr	r0, [r7, #4]
 8102df2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102df4:	e12a      	b.n	810304c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8102df6:	693b      	ldr	r3, [r7, #16]
 8102df8:	f003 0320 	and.w	r3, r3, #32
 8102dfc:	2b00      	cmp	r3, #0
 8102dfe:	f040 8089 	bne.w	8102f14 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8102e02:	687b      	ldr	r3, [r7, #4]
 8102e04:	681b      	ldr	r3, [r3, #0]
 8102e06:	4a2b      	ldr	r2, [pc, #172]	; (8102eb4 <HAL_DMA_IRQHandler+0xc74>)
 8102e08:	4293      	cmp	r3, r2
 8102e0a:	d04a      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e0c:	687b      	ldr	r3, [r7, #4]
 8102e0e:	681b      	ldr	r3, [r3, #0]
 8102e10:	4a29      	ldr	r2, [pc, #164]	; (8102eb8 <HAL_DMA_IRQHandler+0xc78>)
 8102e12:	4293      	cmp	r3, r2
 8102e14:	d045      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e16:	687b      	ldr	r3, [r7, #4]
 8102e18:	681b      	ldr	r3, [r3, #0]
 8102e1a:	4a28      	ldr	r2, [pc, #160]	; (8102ebc <HAL_DMA_IRQHandler+0xc7c>)
 8102e1c:	4293      	cmp	r3, r2
 8102e1e:	d040      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e20:	687b      	ldr	r3, [r7, #4]
 8102e22:	681b      	ldr	r3, [r3, #0]
 8102e24:	4a26      	ldr	r2, [pc, #152]	; (8102ec0 <HAL_DMA_IRQHandler+0xc80>)
 8102e26:	4293      	cmp	r3, r2
 8102e28:	d03b      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e2a:	687b      	ldr	r3, [r7, #4]
 8102e2c:	681b      	ldr	r3, [r3, #0]
 8102e2e:	4a25      	ldr	r2, [pc, #148]	; (8102ec4 <HAL_DMA_IRQHandler+0xc84>)
 8102e30:	4293      	cmp	r3, r2
 8102e32:	d036      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e34:	687b      	ldr	r3, [r7, #4]
 8102e36:	681b      	ldr	r3, [r3, #0]
 8102e38:	4a23      	ldr	r2, [pc, #140]	; (8102ec8 <HAL_DMA_IRQHandler+0xc88>)
 8102e3a:	4293      	cmp	r3, r2
 8102e3c:	d031      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e3e:	687b      	ldr	r3, [r7, #4]
 8102e40:	681b      	ldr	r3, [r3, #0]
 8102e42:	4a22      	ldr	r2, [pc, #136]	; (8102ecc <HAL_DMA_IRQHandler+0xc8c>)
 8102e44:	4293      	cmp	r3, r2
 8102e46:	d02c      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	681b      	ldr	r3, [r3, #0]
 8102e4c:	4a20      	ldr	r2, [pc, #128]	; (8102ed0 <HAL_DMA_IRQHandler+0xc90>)
 8102e4e:	4293      	cmp	r3, r2
 8102e50:	d027      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e52:	687b      	ldr	r3, [r7, #4]
 8102e54:	681b      	ldr	r3, [r3, #0]
 8102e56:	4a1f      	ldr	r2, [pc, #124]	; (8102ed4 <HAL_DMA_IRQHandler+0xc94>)
 8102e58:	4293      	cmp	r3, r2
 8102e5a:	d022      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e5c:	687b      	ldr	r3, [r7, #4]
 8102e5e:	681b      	ldr	r3, [r3, #0]
 8102e60:	4a1d      	ldr	r2, [pc, #116]	; (8102ed8 <HAL_DMA_IRQHandler+0xc98>)
 8102e62:	4293      	cmp	r3, r2
 8102e64:	d01d      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e66:	687b      	ldr	r3, [r7, #4]
 8102e68:	681b      	ldr	r3, [r3, #0]
 8102e6a:	4a1c      	ldr	r2, [pc, #112]	; (8102edc <HAL_DMA_IRQHandler+0xc9c>)
 8102e6c:	4293      	cmp	r3, r2
 8102e6e:	d018      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e70:	687b      	ldr	r3, [r7, #4]
 8102e72:	681b      	ldr	r3, [r3, #0]
 8102e74:	4a1a      	ldr	r2, [pc, #104]	; (8102ee0 <HAL_DMA_IRQHandler+0xca0>)
 8102e76:	4293      	cmp	r3, r2
 8102e78:	d013      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e7a:	687b      	ldr	r3, [r7, #4]
 8102e7c:	681b      	ldr	r3, [r3, #0]
 8102e7e:	4a19      	ldr	r2, [pc, #100]	; (8102ee4 <HAL_DMA_IRQHandler+0xca4>)
 8102e80:	4293      	cmp	r3, r2
 8102e82:	d00e      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e84:	687b      	ldr	r3, [r7, #4]
 8102e86:	681b      	ldr	r3, [r3, #0]
 8102e88:	4a17      	ldr	r2, [pc, #92]	; (8102ee8 <HAL_DMA_IRQHandler+0xca8>)
 8102e8a:	4293      	cmp	r3, r2
 8102e8c:	d009      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e8e:	687b      	ldr	r3, [r7, #4]
 8102e90:	681b      	ldr	r3, [r3, #0]
 8102e92:	4a16      	ldr	r2, [pc, #88]	; (8102eec <HAL_DMA_IRQHandler+0xcac>)
 8102e94:	4293      	cmp	r3, r2
 8102e96:	d004      	beq.n	8102ea2 <HAL_DMA_IRQHandler+0xc62>
 8102e98:	687b      	ldr	r3, [r7, #4]
 8102e9a:	681b      	ldr	r3, [r3, #0]
 8102e9c:	4a14      	ldr	r2, [pc, #80]	; (8102ef0 <HAL_DMA_IRQHandler+0xcb0>)
 8102e9e:	4293      	cmp	r3, r2
 8102ea0:	d128      	bne.n	8102ef4 <HAL_DMA_IRQHandler+0xcb4>
 8102ea2:	687b      	ldr	r3, [r7, #4]
 8102ea4:	681b      	ldr	r3, [r3, #0]
 8102ea6:	681a      	ldr	r2, [r3, #0]
 8102ea8:	687b      	ldr	r3, [r7, #4]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	f022 0214 	bic.w	r2, r2, #20
 8102eb0:	601a      	str	r2, [r3, #0]
 8102eb2:	e027      	b.n	8102f04 <HAL_DMA_IRQHandler+0xcc4>
 8102eb4:	40020010 	.word	0x40020010
 8102eb8:	40020028 	.word	0x40020028
 8102ebc:	40020040 	.word	0x40020040
 8102ec0:	40020058 	.word	0x40020058
 8102ec4:	40020070 	.word	0x40020070
 8102ec8:	40020088 	.word	0x40020088
 8102ecc:	400200a0 	.word	0x400200a0
 8102ed0:	400200b8 	.word	0x400200b8
 8102ed4:	40020410 	.word	0x40020410
 8102ed8:	40020428 	.word	0x40020428
 8102edc:	40020440 	.word	0x40020440
 8102ee0:	40020458 	.word	0x40020458
 8102ee4:	40020470 	.word	0x40020470
 8102ee8:	40020488 	.word	0x40020488
 8102eec:	400204a0 	.word	0x400204a0
 8102ef0:	400204b8 	.word	0x400204b8
 8102ef4:	687b      	ldr	r3, [r7, #4]
 8102ef6:	681b      	ldr	r3, [r3, #0]
 8102ef8:	681a      	ldr	r2, [r3, #0]
 8102efa:	687b      	ldr	r3, [r7, #4]
 8102efc:	681b      	ldr	r3, [r3, #0]
 8102efe:	f022 020a 	bic.w	r2, r2, #10
 8102f02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8102f04:	687b      	ldr	r3, [r7, #4]
 8102f06:	2201      	movs	r2, #1
 8102f08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8102f0c:	687b      	ldr	r3, [r7, #4]
 8102f0e:	2200      	movs	r2, #0
 8102f10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8102f14:	687b      	ldr	r3, [r7, #4]
 8102f16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102f18:	2b00      	cmp	r3, #0
 8102f1a:	f000 8097 	beq.w	810304c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8102f1e:	687b      	ldr	r3, [r7, #4]
 8102f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102f22:	6878      	ldr	r0, [r7, #4]
 8102f24:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8102f26:	e091      	b.n	810304c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8102f28:	687b      	ldr	r3, [r7, #4]
 8102f2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102f2c:	f003 031f 	and.w	r3, r3, #31
 8102f30:	2208      	movs	r2, #8
 8102f32:	409a      	lsls	r2, r3
 8102f34:	697b      	ldr	r3, [r7, #20]
 8102f36:	4013      	ands	r3, r2
 8102f38:	2b00      	cmp	r3, #0
 8102f3a:	f000 8088 	beq.w	810304e <HAL_DMA_IRQHandler+0xe0e>
 8102f3e:	693b      	ldr	r3, [r7, #16]
 8102f40:	f003 0308 	and.w	r3, r3, #8
 8102f44:	2b00      	cmp	r3, #0
 8102f46:	f000 8082 	beq.w	810304e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8102f4a:	687b      	ldr	r3, [r7, #4]
 8102f4c:	681b      	ldr	r3, [r3, #0]
 8102f4e:	4a41      	ldr	r2, [pc, #260]	; (8103054 <HAL_DMA_IRQHandler+0xe14>)
 8102f50:	4293      	cmp	r3, r2
 8102f52:	d04a      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f54:	687b      	ldr	r3, [r7, #4]
 8102f56:	681b      	ldr	r3, [r3, #0]
 8102f58:	4a3f      	ldr	r2, [pc, #252]	; (8103058 <HAL_DMA_IRQHandler+0xe18>)
 8102f5a:	4293      	cmp	r3, r2
 8102f5c:	d045      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f5e:	687b      	ldr	r3, [r7, #4]
 8102f60:	681b      	ldr	r3, [r3, #0]
 8102f62:	4a3e      	ldr	r2, [pc, #248]	; (810305c <HAL_DMA_IRQHandler+0xe1c>)
 8102f64:	4293      	cmp	r3, r2
 8102f66:	d040      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	681b      	ldr	r3, [r3, #0]
 8102f6c:	4a3c      	ldr	r2, [pc, #240]	; (8103060 <HAL_DMA_IRQHandler+0xe20>)
 8102f6e:	4293      	cmp	r3, r2
 8102f70:	d03b      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f72:	687b      	ldr	r3, [r7, #4]
 8102f74:	681b      	ldr	r3, [r3, #0]
 8102f76:	4a3b      	ldr	r2, [pc, #236]	; (8103064 <HAL_DMA_IRQHandler+0xe24>)
 8102f78:	4293      	cmp	r3, r2
 8102f7a:	d036      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f7c:	687b      	ldr	r3, [r7, #4]
 8102f7e:	681b      	ldr	r3, [r3, #0]
 8102f80:	4a39      	ldr	r2, [pc, #228]	; (8103068 <HAL_DMA_IRQHandler+0xe28>)
 8102f82:	4293      	cmp	r3, r2
 8102f84:	d031      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f86:	687b      	ldr	r3, [r7, #4]
 8102f88:	681b      	ldr	r3, [r3, #0]
 8102f8a:	4a38      	ldr	r2, [pc, #224]	; (810306c <HAL_DMA_IRQHandler+0xe2c>)
 8102f8c:	4293      	cmp	r3, r2
 8102f8e:	d02c      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f90:	687b      	ldr	r3, [r7, #4]
 8102f92:	681b      	ldr	r3, [r3, #0]
 8102f94:	4a36      	ldr	r2, [pc, #216]	; (8103070 <HAL_DMA_IRQHandler+0xe30>)
 8102f96:	4293      	cmp	r3, r2
 8102f98:	d027      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102f9a:	687b      	ldr	r3, [r7, #4]
 8102f9c:	681b      	ldr	r3, [r3, #0]
 8102f9e:	4a35      	ldr	r2, [pc, #212]	; (8103074 <HAL_DMA_IRQHandler+0xe34>)
 8102fa0:	4293      	cmp	r3, r2
 8102fa2:	d022      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fa4:	687b      	ldr	r3, [r7, #4]
 8102fa6:	681b      	ldr	r3, [r3, #0]
 8102fa8:	4a33      	ldr	r2, [pc, #204]	; (8103078 <HAL_DMA_IRQHandler+0xe38>)
 8102faa:	4293      	cmp	r3, r2
 8102fac:	d01d      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fae:	687b      	ldr	r3, [r7, #4]
 8102fb0:	681b      	ldr	r3, [r3, #0]
 8102fb2:	4a32      	ldr	r2, [pc, #200]	; (810307c <HAL_DMA_IRQHandler+0xe3c>)
 8102fb4:	4293      	cmp	r3, r2
 8102fb6:	d018      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fb8:	687b      	ldr	r3, [r7, #4]
 8102fba:	681b      	ldr	r3, [r3, #0]
 8102fbc:	4a30      	ldr	r2, [pc, #192]	; (8103080 <HAL_DMA_IRQHandler+0xe40>)
 8102fbe:	4293      	cmp	r3, r2
 8102fc0:	d013      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fc2:	687b      	ldr	r3, [r7, #4]
 8102fc4:	681b      	ldr	r3, [r3, #0]
 8102fc6:	4a2f      	ldr	r2, [pc, #188]	; (8103084 <HAL_DMA_IRQHandler+0xe44>)
 8102fc8:	4293      	cmp	r3, r2
 8102fca:	d00e      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fcc:	687b      	ldr	r3, [r7, #4]
 8102fce:	681b      	ldr	r3, [r3, #0]
 8102fd0:	4a2d      	ldr	r2, [pc, #180]	; (8103088 <HAL_DMA_IRQHandler+0xe48>)
 8102fd2:	4293      	cmp	r3, r2
 8102fd4:	d009      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fd6:	687b      	ldr	r3, [r7, #4]
 8102fd8:	681b      	ldr	r3, [r3, #0]
 8102fda:	4a2c      	ldr	r2, [pc, #176]	; (810308c <HAL_DMA_IRQHandler+0xe4c>)
 8102fdc:	4293      	cmp	r3, r2
 8102fde:	d004      	beq.n	8102fea <HAL_DMA_IRQHandler+0xdaa>
 8102fe0:	687b      	ldr	r3, [r7, #4]
 8102fe2:	681b      	ldr	r3, [r3, #0]
 8102fe4:	4a2a      	ldr	r2, [pc, #168]	; (8103090 <HAL_DMA_IRQHandler+0xe50>)
 8102fe6:	4293      	cmp	r3, r2
 8102fe8:	d108      	bne.n	8102ffc <HAL_DMA_IRQHandler+0xdbc>
 8102fea:	687b      	ldr	r3, [r7, #4]
 8102fec:	681b      	ldr	r3, [r3, #0]
 8102fee:	681a      	ldr	r2, [r3, #0]
 8102ff0:	687b      	ldr	r3, [r7, #4]
 8102ff2:	681b      	ldr	r3, [r3, #0]
 8102ff4:	f022 021c 	bic.w	r2, r2, #28
 8102ff8:	601a      	str	r2, [r3, #0]
 8102ffa:	e007      	b.n	810300c <HAL_DMA_IRQHandler+0xdcc>
 8102ffc:	687b      	ldr	r3, [r7, #4]
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	681a      	ldr	r2, [r3, #0]
 8103002:	687b      	ldr	r3, [r7, #4]
 8103004:	681b      	ldr	r3, [r3, #0]
 8103006:	f022 020e 	bic.w	r2, r2, #14
 810300a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810300c:	687b      	ldr	r3, [r7, #4]
 810300e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103010:	f003 031f 	and.w	r3, r3, #31
 8103014:	2201      	movs	r2, #1
 8103016:	409a      	lsls	r2, r3
 8103018:	69fb      	ldr	r3, [r7, #28]
 810301a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	2201      	movs	r2, #1
 8103020:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8103022:	687b      	ldr	r3, [r7, #4]
 8103024:	2201      	movs	r2, #1
 8103026:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 810302a:	687b      	ldr	r3, [r7, #4]
 810302c:	2200      	movs	r2, #0
 810302e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8103032:	687b      	ldr	r3, [r7, #4]
 8103034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103036:	2b00      	cmp	r3, #0
 8103038:	d009      	beq.n	810304e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 810303a:	687b      	ldr	r3, [r7, #4]
 810303c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810303e:	6878      	ldr	r0, [r7, #4]
 8103040:	4798      	blx	r3
 8103042:	e004      	b.n	810304e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8103044:	bf00      	nop
 8103046:	e002      	b.n	810304e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103048:	bf00      	nop
 810304a:	e000      	b.n	810304e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810304c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 810304e:	3728      	adds	r7, #40	; 0x28
 8103050:	46bd      	mov	sp, r7
 8103052:	bd80      	pop	{r7, pc}
 8103054:	40020010 	.word	0x40020010
 8103058:	40020028 	.word	0x40020028
 810305c:	40020040 	.word	0x40020040
 8103060:	40020058 	.word	0x40020058
 8103064:	40020070 	.word	0x40020070
 8103068:	40020088 	.word	0x40020088
 810306c:	400200a0 	.word	0x400200a0
 8103070:	400200b8 	.word	0x400200b8
 8103074:	40020410 	.word	0x40020410
 8103078:	40020428 	.word	0x40020428
 810307c:	40020440 	.word	0x40020440
 8103080:	40020458 	.word	0x40020458
 8103084:	40020470 	.word	0x40020470
 8103088:	40020488 	.word	0x40020488
 810308c:	400204a0 	.word	0x400204a0
 8103090:	400204b8 	.word	0x400204b8

08103094 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8103094:	b480      	push	{r7}
 8103096:	b085      	sub	sp, #20
 8103098:	af00      	add	r7, sp, #0
 810309a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810309c:	687b      	ldr	r3, [r7, #4]
 810309e:	681b      	ldr	r3, [r3, #0]
 81030a0:	4a43      	ldr	r2, [pc, #268]	; (81031b0 <DMA_CalcBaseAndBitshift+0x11c>)
 81030a2:	4293      	cmp	r3, r2
 81030a4:	d04a      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030a6:	687b      	ldr	r3, [r7, #4]
 81030a8:	681b      	ldr	r3, [r3, #0]
 81030aa:	4a42      	ldr	r2, [pc, #264]	; (81031b4 <DMA_CalcBaseAndBitshift+0x120>)
 81030ac:	4293      	cmp	r3, r2
 81030ae:	d045      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030b0:	687b      	ldr	r3, [r7, #4]
 81030b2:	681b      	ldr	r3, [r3, #0]
 81030b4:	4a40      	ldr	r2, [pc, #256]	; (81031b8 <DMA_CalcBaseAndBitshift+0x124>)
 81030b6:	4293      	cmp	r3, r2
 81030b8:	d040      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030ba:	687b      	ldr	r3, [r7, #4]
 81030bc:	681b      	ldr	r3, [r3, #0]
 81030be:	4a3f      	ldr	r2, [pc, #252]	; (81031bc <DMA_CalcBaseAndBitshift+0x128>)
 81030c0:	4293      	cmp	r3, r2
 81030c2:	d03b      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	681b      	ldr	r3, [r3, #0]
 81030c8:	4a3d      	ldr	r2, [pc, #244]	; (81031c0 <DMA_CalcBaseAndBitshift+0x12c>)
 81030ca:	4293      	cmp	r3, r2
 81030cc:	d036      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030ce:	687b      	ldr	r3, [r7, #4]
 81030d0:	681b      	ldr	r3, [r3, #0]
 81030d2:	4a3c      	ldr	r2, [pc, #240]	; (81031c4 <DMA_CalcBaseAndBitshift+0x130>)
 81030d4:	4293      	cmp	r3, r2
 81030d6:	d031      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030d8:	687b      	ldr	r3, [r7, #4]
 81030da:	681b      	ldr	r3, [r3, #0]
 81030dc:	4a3a      	ldr	r2, [pc, #232]	; (81031c8 <DMA_CalcBaseAndBitshift+0x134>)
 81030de:	4293      	cmp	r3, r2
 81030e0:	d02c      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030e2:	687b      	ldr	r3, [r7, #4]
 81030e4:	681b      	ldr	r3, [r3, #0]
 81030e6:	4a39      	ldr	r2, [pc, #228]	; (81031cc <DMA_CalcBaseAndBitshift+0x138>)
 81030e8:	4293      	cmp	r3, r2
 81030ea:	d027      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030ec:	687b      	ldr	r3, [r7, #4]
 81030ee:	681b      	ldr	r3, [r3, #0]
 81030f0:	4a37      	ldr	r2, [pc, #220]	; (81031d0 <DMA_CalcBaseAndBitshift+0x13c>)
 81030f2:	4293      	cmp	r3, r2
 81030f4:	d022      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 81030f6:	687b      	ldr	r3, [r7, #4]
 81030f8:	681b      	ldr	r3, [r3, #0]
 81030fa:	4a36      	ldr	r2, [pc, #216]	; (81031d4 <DMA_CalcBaseAndBitshift+0x140>)
 81030fc:	4293      	cmp	r3, r2
 81030fe:	d01d      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 8103100:	687b      	ldr	r3, [r7, #4]
 8103102:	681b      	ldr	r3, [r3, #0]
 8103104:	4a34      	ldr	r2, [pc, #208]	; (81031d8 <DMA_CalcBaseAndBitshift+0x144>)
 8103106:	4293      	cmp	r3, r2
 8103108:	d018      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 810310a:	687b      	ldr	r3, [r7, #4]
 810310c:	681b      	ldr	r3, [r3, #0]
 810310e:	4a33      	ldr	r2, [pc, #204]	; (81031dc <DMA_CalcBaseAndBitshift+0x148>)
 8103110:	4293      	cmp	r3, r2
 8103112:	d013      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 8103114:	687b      	ldr	r3, [r7, #4]
 8103116:	681b      	ldr	r3, [r3, #0]
 8103118:	4a31      	ldr	r2, [pc, #196]	; (81031e0 <DMA_CalcBaseAndBitshift+0x14c>)
 810311a:	4293      	cmp	r3, r2
 810311c:	d00e      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 810311e:	687b      	ldr	r3, [r7, #4]
 8103120:	681b      	ldr	r3, [r3, #0]
 8103122:	4a30      	ldr	r2, [pc, #192]	; (81031e4 <DMA_CalcBaseAndBitshift+0x150>)
 8103124:	4293      	cmp	r3, r2
 8103126:	d009      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 8103128:	687b      	ldr	r3, [r7, #4]
 810312a:	681b      	ldr	r3, [r3, #0]
 810312c:	4a2e      	ldr	r2, [pc, #184]	; (81031e8 <DMA_CalcBaseAndBitshift+0x154>)
 810312e:	4293      	cmp	r3, r2
 8103130:	d004      	beq.n	810313c <DMA_CalcBaseAndBitshift+0xa8>
 8103132:	687b      	ldr	r3, [r7, #4]
 8103134:	681b      	ldr	r3, [r3, #0]
 8103136:	4a2d      	ldr	r2, [pc, #180]	; (81031ec <DMA_CalcBaseAndBitshift+0x158>)
 8103138:	4293      	cmp	r3, r2
 810313a:	d101      	bne.n	8103140 <DMA_CalcBaseAndBitshift+0xac>
 810313c:	2301      	movs	r3, #1
 810313e:	e000      	b.n	8103142 <DMA_CalcBaseAndBitshift+0xae>
 8103140:	2300      	movs	r3, #0
 8103142:	2b00      	cmp	r3, #0
 8103144:	d026      	beq.n	8103194 <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103146:	687b      	ldr	r3, [r7, #4]
 8103148:	681b      	ldr	r3, [r3, #0]
 810314a:	b2db      	uxtb	r3, r3
 810314c:	3b10      	subs	r3, #16
 810314e:	4a28      	ldr	r2, [pc, #160]	; (81031f0 <DMA_CalcBaseAndBitshift+0x15c>)
 8103150:	fba2 2303 	umull	r2, r3, r2, r3
 8103154:	091b      	lsrs	r3, r3, #4
 8103156:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8103158:	68fb      	ldr	r3, [r7, #12]
 810315a:	f003 0307 	and.w	r3, r3, #7
 810315e:	4a25      	ldr	r2, [pc, #148]	; (81031f4 <DMA_CalcBaseAndBitshift+0x160>)
 8103160:	5cd3      	ldrb	r3, [r2, r3]
 8103162:	461a      	mov	r2, r3
 8103164:	687b      	ldr	r3, [r7, #4]
 8103166:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8103168:	68fb      	ldr	r3, [r7, #12]
 810316a:	2b03      	cmp	r3, #3
 810316c:	d909      	bls.n	8103182 <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 810316e:	687b      	ldr	r3, [r7, #4]
 8103170:	681b      	ldr	r3, [r3, #0]
 8103172:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8103176:	f023 0303 	bic.w	r3, r3, #3
 810317a:	1d1a      	adds	r2, r3, #4
 810317c:	687b      	ldr	r3, [r7, #4]
 810317e:	659a      	str	r2, [r3, #88]	; 0x58
 8103180:	e00e      	b.n	81031a0 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8103182:	687b      	ldr	r3, [r7, #4]
 8103184:	681b      	ldr	r3, [r3, #0]
 8103186:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 810318a:	f023 0303 	bic.w	r3, r3, #3
 810318e:	687a      	ldr	r2, [r7, #4]
 8103190:	6593      	str	r3, [r2, #88]	; 0x58
 8103192:	e005      	b.n	81031a0 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	681b      	ldr	r3, [r3, #0]
 8103198:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 810319c:	687b      	ldr	r3, [r7, #4]
 810319e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 81031a4:	4618      	mov	r0, r3
 81031a6:	3714      	adds	r7, #20
 81031a8:	46bd      	mov	sp, r7
 81031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031ae:	4770      	bx	lr
 81031b0:	40020010 	.word	0x40020010
 81031b4:	40020028 	.word	0x40020028
 81031b8:	40020040 	.word	0x40020040
 81031bc:	40020058 	.word	0x40020058
 81031c0:	40020070 	.word	0x40020070
 81031c4:	40020088 	.word	0x40020088
 81031c8:	400200a0 	.word	0x400200a0
 81031cc:	400200b8 	.word	0x400200b8
 81031d0:	40020410 	.word	0x40020410
 81031d4:	40020428 	.word	0x40020428
 81031d8:	40020440 	.word	0x40020440
 81031dc:	40020458 	.word	0x40020458
 81031e0:	40020470 	.word	0x40020470
 81031e4:	40020488 	.word	0x40020488
 81031e8:	400204a0 	.word	0x400204a0
 81031ec:	400204b8 	.word	0x400204b8
 81031f0:	aaaaaaab 	.word	0xaaaaaaab
 81031f4:	08104dc0 	.word	0x08104dc0

081031f8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 81031f8:	b480      	push	{r7}
 81031fa:	b085      	sub	sp, #20
 81031fc:	af00      	add	r7, sp, #0
 81031fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8103200:	2300      	movs	r3, #0
 8103202:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8103204:	687b      	ldr	r3, [r7, #4]
 8103206:	699b      	ldr	r3, [r3, #24]
 8103208:	2b00      	cmp	r3, #0
 810320a:	d120      	bne.n	810324e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 810320c:	687b      	ldr	r3, [r7, #4]
 810320e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103210:	2b03      	cmp	r3, #3
 8103212:	d858      	bhi.n	81032c6 <DMA_CheckFifoParam+0xce>
 8103214:	a201      	add	r2, pc, #4	; (adr r2, 810321c <DMA_CheckFifoParam+0x24>)
 8103216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810321a:	bf00      	nop
 810321c:	0810322d 	.word	0x0810322d
 8103220:	0810323f 	.word	0x0810323f
 8103224:	0810322d 	.word	0x0810322d
 8103228:	081032c7 	.word	0x081032c7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103230:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103234:	2b00      	cmp	r3, #0
 8103236:	d048      	beq.n	81032ca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8103238:	2301      	movs	r3, #1
 810323a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810323c:	e045      	b.n	81032ca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 810323e:	687b      	ldr	r3, [r7, #4]
 8103240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103242:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8103246:	d142      	bne.n	81032ce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8103248:	2301      	movs	r3, #1
 810324a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810324c:	e03f      	b.n	81032ce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 810324e:	687b      	ldr	r3, [r7, #4]
 8103250:	699b      	ldr	r3, [r3, #24]
 8103252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8103256:	d123      	bne.n	81032a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8103258:	687b      	ldr	r3, [r7, #4]
 810325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810325c:	2b03      	cmp	r3, #3
 810325e:	d838      	bhi.n	81032d2 <DMA_CheckFifoParam+0xda>
 8103260:	a201      	add	r2, pc, #4	; (adr r2, 8103268 <DMA_CheckFifoParam+0x70>)
 8103262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103266:	bf00      	nop
 8103268:	08103279 	.word	0x08103279
 810326c:	0810327f 	.word	0x0810327f
 8103270:	08103279 	.word	0x08103279
 8103274:	08103291 	.word	0x08103291
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8103278:	2301      	movs	r3, #1
 810327a:	73fb      	strb	r3, [r7, #15]
        break;
 810327c:	e030      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 810327e:	687b      	ldr	r3, [r7, #4]
 8103280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103282:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8103286:	2b00      	cmp	r3, #0
 8103288:	d025      	beq.n	81032d6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 810328a:	2301      	movs	r3, #1
 810328c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810328e:	e022      	b.n	81032d6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8103290:	687b      	ldr	r3, [r7, #4]
 8103292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103294:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8103298:	d11f      	bne.n	81032da <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 810329a:	2301      	movs	r3, #1
 810329c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 810329e:	e01c      	b.n	81032da <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 81032a0:	687b      	ldr	r3, [r7, #4]
 81032a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81032a4:	2b02      	cmp	r3, #2
 81032a6:	d902      	bls.n	81032ae <DMA_CheckFifoParam+0xb6>
 81032a8:	2b03      	cmp	r3, #3
 81032aa:	d003      	beq.n	81032b4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 81032ac:	e018      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 81032ae:	2301      	movs	r3, #1
 81032b0:	73fb      	strb	r3, [r7, #15]
        break;
 81032b2:	e015      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81032b4:	687b      	ldr	r3, [r7, #4]
 81032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81032b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81032bc:	2b00      	cmp	r3, #0
 81032be:	d00e      	beq.n	81032de <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 81032c0:	2301      	movs	r3, #1
 81032c2:	73fb      	strb	r3, [r7, #15]
    break;
 81032c4:	e00b      	b.n	81032de <DMA_CheckFifoParam+0xe6>
        break;
 81032c6:	bf00      	nop
 81032c8:	e00a      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        break;
 81032ca:	bf00      	nop
 81032cc:	e008      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        break;
 81032ce:	bf00      	nop
 81032d0:	e006      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        break;
 81032d2:	bf00      	nop
 81032d4:	e004      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        break;
 81032d6:	bf00      	nop
 81032d8:	e002      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
        break;
 81032da:	bf00      	nop
 81032dc:	e000      	b.n	81032e0 <DMA_CheckFifoParam+0xe8>
    break;
 81032de:	bf00      	nop
    }
  }

  return status;
 81032e0:	7bfb      	ldrb	r3, [r7, #15]
}
 81032e2:	4618      	mov	r0, r3
 81032e4:	3714      	adds	r7, #20
 81032e6:	46bd      	mov	sp, r7
 81032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032ec:	4770      	bx	lr
 81032ee:	bf00      	nop

081032f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 81032f0:	b480      	push	{r7}
 81032f2:	b085      	sub	sp, #20
 81032f4:	af00      	add	r7, sp, #0
 81032f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 81032f8:	687b      	ldr	r3, [r7, #4]
 81032fa:	681b      	ldr	r3, [r3, #0]
 81032fc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 81032fe:	687b      	ldr	r3, [r7, #4]
 8103300:	681b      	ldr	r3, [r3, #0]
 8103302:	4a3a      	ldr	r2, [pc, #232]	; (81033ec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8103304:	4293      	cmp	r3, r2
 8103306:	d022      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103308:	687b      	ldr	r3, [r7, #4]
 810330a:	681b      	ldr	r3, [r3, #0]
 810330c:	4a38      	ldr	r2, [pc, #224]	; (81033f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 810330e:	4293      	cmp	r3, r2
 8103310:	d01d      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103312:	687b      	ldr	r3, [r7, #4]
 8103314:	681b      	ldr	r3, [r3, #0]
 8103316:	4a37      	ldr	r2, [pc, #220]	; (81033f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8103318:	4293      	cmp	r3, r2
 810331a:	d018      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810331c:	687b      	ldr	r3, [r7, #4]
 810331e:	681b      	ldr	r3, [r3, #0]
 8103320:	4a35      	ldr	r2, [pc, #212]	; (81033f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8103322:	4293      	cmp	r3, r2
 8103324:	d013      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	681b      	ldr	r3, [r3, #0]
 810332a:	4a34      	ldr	r2, [pc, #208]	; (81033fc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 810332c:	4293      	cmp	r3, r2
 810332e:	d00e      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103330:	687b      	ldr	r3, [r7, #4]
 8103332:	681b      	ldr	r3, [r3, #0]
 8103334:	4a32      	ldr	r2, [pc, #200]	; (8103400 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8103336:	4293      	cmp	r3, r2
 8103338:	d009      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 810333a:	687b      	ldr	r3, [r7, #4]
 810333c:	681b      	ldr	r3, [r3, #0]
 810333e:	4a31      	ldr	r2, [pc, #196]	; (8103404 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8103340:	4293      	cmp	r3, r2
 8103342:	d004      	beq.n	810334e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8103344:	687b      	ldr	r3, [r7, #4]
 8103346:	681b      	ldr	r3, [r3, #0]
 8103348:	4a2f      	ldr	r2, [pc, #188]	; (8103408 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 810334a:	4293      	cmp	r3, r2
 810334c:	d101      	bne.n	8103352 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 810334e:	2301      	movs	r3, #1
 8103350:	e000      	b.n	8103354 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8103352:	2300      	movs	r3, #0
 8103354:	2b00      	cmp	r3, #0
 8103356:	d01c      	beq.n	8103392 <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8103358:	687b      	ldr	r3, [r7, #4]
 810335a:	681b      	ldr	r3, [r3, #0]
 810335c:	b2db      	uxtb	r3, r3
 810335e:	3b08      	subs	r3, #8
 8103360:	4a2a      	ldr	r2, [pc, #168]	; (810340c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8103362:	fba2 2303 	umull	r2, r3, r2, r3
 8103366:	091b      	lsrs	r3, r3, #4
 8103368:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 810336a:	68fb      	ldr	r3, [r7, #12]
 810336c:	f103 53b0 	add.w	r3, r3, #369098752	; 0x16000000
 8103370:	f503 4316 	add.w	r3, r3, #38400	; 0x9600
 8103374:	009b      	lsls	r3, r3, #2
 8103376:	461a      	mov	r2, r3
 8103378:	687b      	ldr	r3, [r7, #4]
 810337a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 810337c:	687b      	ldr	r3, [r7, #4]
 810337e:	4a24      	ldr	r2, [pc, #144]	; (8103410 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8103380:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8103382:	68fb      	ldr	r3, [r7, #12]
 8103384:	f003 031f 	and.w	r3, r3, #31
 8103388:	2201      	movs	r2, #1
 810338a:	409a      	lsls	r2, r3
 810338c:	687b      	ldr	r3, [r7, #4]
 810338e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8103390:	e026      	b.n	81033e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8103392:	687b      	ldr	r3, [r7, #4]
 8103394:	681b      	ldr	r3, [r3, #0]
 8103396:	b2db      	uxtb	r3, r3
 8103398:	3b10      	subs	r3, #16
 810339a:	4a1e      	ldr	r2, [pc, #120]	; (8103414 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 810339c:	fba2 2303 	umull	r2, r3, r2, r3
 81033a0:	091b      	lsrs	r3, r3, #4
 81033a2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 81033a4:	68bb      	ldr	r3, [r7, #8]
 81033a6:	4a1c      	ldr	r2, [pc, #112]	; (8103418 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 81033a8:	4293      	cmp	r3, r2
 81033aa:	d806      	bhi.n	81033ba <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 81033ac:	68bb      	ldr	r3, [r7, #8]
 81033ae:	4a1b      	ldr	r2, [pc, #108]	; (810341c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 81033b0:	4293      	cmp	r3, r2
 81033b2:	d902      	bls.n	81033ba <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 81033b4:	68fb      	ldr	r3, [r7, #12]
 81033b6:	3308      	adds	r3, #8
 81033b8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 81033ba:	68fb      	ldr	r3, [r7, #12]
 81033bc:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 81033c0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 81033c4:	009b      	lsls	r3, r3, #2
 81033c6:	461a      	mov	r2, r3
 81033c8:	687b      	ldr	r3, [r7, #4]
 81033ca:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 81033cc:	687b      	ldr	r3, [r7, #4]
 81033ce:	4a14      	ldr	r2, [pc, #80]	; (8103420 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 81033d0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 81033d2:	68fb      	ldr	r3, [r7, #12]
 81033d4:	f003 031f 	and.w	r3, r3, #31
 81033d8:	2201      	movs	r2, #1
 81033da:	409a      	lsls	r2, r3
 81033dc:	687b      	ldr	r3, [r7, #4]
 81033de:	669a      	str	r2, [r3, #104]	; 0x68
}
 81033e0:	bf00      	nop
 81033e2:	3714      	adds	r7, #20
 81033e4:	46bd      	mov	sp, r7
 81033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033ea:	4770      	bx	lr
 81033ec:	58025408 	.word	0x58025408
 81033f0:	5802541c 	.word	0x5802541c
 81033f4:	58025430 	.word	0x58025430
 81033f8:	58025444 	.word	0x58025444
 81033fc:	58025458 	.word	0x58025458
 8103400:	5802546c 	.word	0x5802546c
 8103404:	58025480 	.word	0x58025480
 8103408:	58025494 	.word	0x58025494
 810340c:	cccccccd 	.word	0xcccccccd
 8103410:	58025880 	.word	0x58025880
 8103414:	aaaaaaab 	.word	0xaaaaaaab
 8103418:	400204b8 	.word	0x400204b8
 810341c:	4002040f 	.word	0x4002040f
 8103420:	40020880 	.word	0x40020880

08103424 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8103424:	b480      	push	{r7}
 8103426:	b085      	sub	sp, #20
 8103428:	af00      	add	r7, sp, #0
 810342a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 810342c:	687b      	ldr	r3, [r7, #4]
 810342e:	685b      	ldr	r3, [r3, #4]
 8103430:	b2db      	uxtb	r3, r3
 8103432:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8103434:	68fb      	ldr	r3, [r7, #12]
 8103436:	2b00      	cmp	r3, #0
 8103438:	d04a      	beq.n	81034d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 810343a:	68fb      	ldr	r3, [r7, #12]
 810343c:	2b08      	cmp	r3, #8
 810343e:	d847      	bhi.n	81034d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8103440:	687b      	ldr	r3, [r7, #4]
 8103442:	681b      	ldr	r3, [r3, #0]
 8103444:	4a25      	ldr	r2, [pc, #148]	; (81034dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8103446:	4293      	cmp	r3, r2
 8103448:	d022      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810344a:	687b      	ldr	r3, [r7, #4]
 810344c:	681b      	ldr	r3, [r3, #0]
 810344e:	4a24      	ldr	r2, [pc, #144]	; (81034e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8103450:	4293      	cmp	r3, r2
 8103452:	d01d      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103454:	687b      	ldr	r3, [r7, #4]
 8103456:	681b      	ldr	r3, [r3, #0]
 8103458:	4a22      	ldr	r2, [pc, #136]	; (81034e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 810345a:	4293      	cmp	r3, r2
 810345c:	d018      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810345e:	687b      	ldr	r3, [r7, #4]
 8103460:	681b      	ldr	r3, [r3, #0]
 8103462:	4a21      	ldr	r2, [pc, #132]	; (81034e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8103464:	4293      	cmp	r3, r2
 8103466:	d013      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103468:	687b      	ldr	r3, [r7, #4]
 810346a:	681b      	ldr	r3, [r3, #0]
 810346c:	4a1f      	ldr	r2, [pc, #124]	; (81034ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 810346e:	4293      	cmp	r3, r2
 8103470:	d00e      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103472:	687b      	ldr	r3, [r7, #4]
 8103474:	681b      	ldr	r3, [r3, #0]
 8103476:	4a1e      	ldr	r2, [pc, #120]	; (81034f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8103478:	4293      	cmp	r3, r2
 810347a:	d009      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 810347c:	687b      	ldr	r3, [r7, #4]
 810347e:	681b      	ldr	r3, [r3, #0]
 8103480:	4a1c      	ldr	r2, [pc, #112]	; (81034f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8103482:	4293      	cmp	r3, r2
 8103484:	d004      	beq.n	8103490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8103486:	687b      	ldr	r3, [r7, #4]
 8103488:	681b      	ldr	r3, [r3, #0]
 810348a:	4a1b      	ldr	r2, [pc, #108]	; (81034f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 810348c:	4293      	cmp	r3, r2
 810348e:	d101      	bne.n	8103494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8103490:	2301      	movs	r3, #1
 8103492:	e000      	b.n	8103496 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8103494:	2300      	movs	r3, #0
 8103496:	2b00      	cmp	r3, #0
 8103498:	d00a      	beq.n	81034b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 810349a:	68fa      	ldr	r2, [r7, #12]
 810349c:	4b17      	ldr	r3, [pc, #92]	; (81034fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 810349e:	4413      	add	r3, r2
 81034a0:	009b      	lsls	r3, r3, #2
 81034a2:	461a      	mov	r2, r3
 81034a4:	687b      	ldr	r3, [r7, #4]
 81034a6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 81034a8:	687b      	ldr	r3, [r7, #4]
 81034aa:	4a15      	ldr	r2, [pc, #84]	; (8103500 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 81034ac:	671a      	str	r2, [r3, #112]	; 0x70
 81034ae:	e009      	b.n	81034c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 81034b0:	68fa      	ldr	r2, [r7, #12]
 81034b2:	4b14      	ldr	r3, [pc, #80]	; (8103504 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 81034b4:	4413      	add	r3, r2
 81034b6:	009b      	lsls	r3, r3, #2
 81034b8:	461a      	mov	r2, r3
 81034ba:	687b      	ldr	r3, [r7, #4]
 81034bc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 81034be:	687b      	ldr	r3, [r7, #4]
 81034c0:	4a11      	ldr	r2, [pc, #68]	; (8103508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 81034c2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 81034c4:	68fb      	ldr	r3, [r7, #12]
 81034c6:	3b01      	subs	r3, #1
 81034c8:	2201      	movs	r2, #1
 81034ca:	409a      	lsls	r2, r3
 81034cc:	687b      	ldr	r3, [r7, #4]
 81034ce:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 81034d0:	bf00      	nop
 81034d2:	3714      	adds	r7, #20
 81034d4:	46bd      	mov	sp, r7
 81034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034da:	4770      	bx	lr
 81034dc:	58025408 	.word	0x58025408
 81034e0:	5802541c 	.word	0x5802541c
 81034e4:	58025430 	.word	0x58025430
 81034e8:	58025444 	.word	0x58025444
 81034ec:	58025458 	.word	0x58025458
 81034f0:	5802546c 	.word	0x5802546c
 81034f4:	58025480 	.word	0x58025480
 81034f8:	58025494 	.word	0x58025494
 81034fc:	1600963f 	.word	0x1600963f
 8103500:	58025940 	.word	0x58025940
 8103504:	1000823f 	.word	0x1000823f
 8103508:	40020940 	.word	0x40020940

0810350c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 810350c:	b480      	push	{r7}
 810350e:	b089      	sub	sp, #36	; 0x24
 8103510:	af00      	add	r7, sp, #0
 8103512:	6078      	str	r0, [r7, #4]
 8103514:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8103516:	2300      	movs	r3, #0
 8103518:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 810351a:	4b89      	ldr	r3, [pc, #548]	; (8103740 <HAL_GPIO_Init+0x234>)
 810351c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810351e:	e194      	b.n	810384a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8103520:	683b      	ldr	r3, [r7, #0]
 8103522:	681a      	ldr	r2, [r3, #0]
 8103524:	2101      	movs	r1, #1
 8103526:	69fb      	ldr	r3, [r7, #28]
 8103528:	fa01 f303 	lsl.w	r3, r1, r3
 810352c:	4013      	ands	r3, r2
 810352e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8103530:	693b      	ldr	r3, [r7, #16]
 8103532:	2b00      	cmp	r3, #0
 8103534:	f000 8186 	beq.w	8103844 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103538:	683b      	ldr	r3, [r7, #0]
 810353a:	685b      	ldr	r3, [r3, #4]
 810353c:	f003 0303 	and.w	r3, r3, #3
 8103540:	2b01      	cmp	r3, #1
 8103542:	d005      	beq.n	8103550 <HAL_GPIO_Init+0x44>
 8103544:	683b      	ldr	r3, [r7, #0]
 8103546:	685b      	ldr	r3, [r3, #4]
 8103548:	f003 0303 	and.w	r3, r3, #3
 810354c:	2b02      	cmp	r3, #2
 810354e:	d130      	bne.n	81035b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103550:	687b      	ldr	r3, [r7, #4]
 8103552:	689b      	ldr	r3, [r3, #8]
 8103554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8103556:	69fb      	ldr	r3, [r7, #28]
 8103558:	005b      	lsls	r3, r3, #1
 810355a:	2203      	movs	r2, #3
 810355c:	fa02 f303 	lsl.w	r3, r2, r3
 8103560:	43db      	mvns	r3, r3
 8103562:	69ba      	ldr	r2, [r7, #24]
 8103564:	4013      	ands	r3, r2
 8103566:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8103568:	683b      	ldr	r3, [r7, #0]
 810356a:	68da      	ldr	r2, [r3, #12]
 810356c:	69fb      	ldr	r3, [r7, #28]
 810356e:	005b      	lsls	r3, r3, #1
 8103570:	fa02 f303 	lsl.w	r3, r2, r3
 8103574:	69ba      	ldr	r2, [r7, #24]
 8103576:	4313      	orrs	r3, r2
 8103578:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810357a:	687b      	ldr	r3, [r7, #4]
 810357c:	69ba      	ldr	r2, [r7, #24]
 810357e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103580:	687b      	ldr	r3, [r7, #4]
 8103582:	685b      	ldr	r3, [r3, #4]
 8103584:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8103586:	2201      	movs	r2, #1
 8103588:	69fb      	ldr	r3, [r7, #28]
 810358a:	fa02 f303 	lsl.w	r3, r2, r3
 810358e:	43db      	mvns	r3, r3
 8103590:	69ba      	ldr	r2, [r7, #24]
 8103592:	4013      	ands	r3, r2
 8103594:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8103596:	683b      	ldr	r3, [r7, #0]
 8103598:	685b      	ldr	r3, [r3, #4]
 810359a:	091b      	lsrs	r3, r3, #4
 810359c:	f003 0201 	and.w	r2, r3, #1
 81035a0:	69fb      	ldr	r3, [r7, #28]
 81035a2:	fa02 f303 	lsl.w	r3, r2, r3
 81035a6:	69ba      	ldr	r2, [r7, #24]
 81035a8:	4313      	orrs	r3, r2
 81035aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 81035ac:	687b      	ldr	r3, [r7, #4]
 81035ae:	69ba      	ldr	r2, [r7, #24]
 81035b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 81035b2:	683b      	ldr	r3, [r7, #0]
 81035b4:	685b      	ldr	r3, [r3, #4]
 81035b6:	f003 0303 	and.w	r3, r3, #3
 81035ba:	2b03      	cmp	r3, #3
 81035bc:	d017      	beq.n	81035ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 81035be:	687b      	ldr	r3, [r7, #4]
 81035c0:	68db      	ldr	r3, [r3, #12]
 81035c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 81035c4:	69fb      	ldr	r3, [r7, #28]
 81035c6:	005b      	lsls	r3, r3, #1
 81035c8:	2203      	movs	r2, #3
 81035ca:	fa02 f303 	lsl.w	r3, r2, r3
 81035ce:	43db      	mvns	r3, r3
 81035d0:	69ba      	ldr	r2, [r7, #24]
 81035d2:	4013      	ands	r3, r2
 81035d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 81035d6:	683b      	ldr	r3, [r7, #0]
 81035d8:	689a      	ldr	r2, [r3, #8]
 81035da:	69fb      	ldr	r3, [r7, #28]
 81035dc:	005b      	lsls	r3, r3, #1
 81035de:	fa02 f303 	lsl.w	r3, r2, r3
 81035e2:	69ba      	ldr	r2, [r7, #24]
 81035e4:	4313      	orrs	r3, r2
 81035e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81035e8:	687b      	ldr	r3, [r7, #4]
 81035ea:	69ba      	ldr	r2, [r7, #24]
 81035ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81035ee:	683b      	ldr	r3, [r7, #0]
 81035f0:	685b      	ldr	r3, [r3, #4]
 81035f2:	f003 0303 	and.w	r3, r3, #3
 81035f6:	2b02      	cmp	r3, #2
 81035f8:	d123      	bne.n	8103642 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81035fa:	69fb      	ldr	r3, [r7, #28]
 81035fc:	08da      	lsrs	r2, r3, #3
 81035fe:	687b      	ldr	r3, [r7, #4]
 8103600:	3208      	adds	r2, #8
 8103602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8103606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8103608:	69fb      	ldr	r3, [r7, #28]
 810360a:	f003 0307 	and.w	r3, r3, #7
 810360e:	009b      	lsls	r3, r3, #2
 8103610:	220f      	movs	r2, #15
 8103612:	fa02 f303 	lsl.w	r3, r2, r3
 8103616:	43db      	mvns	r3, r3
 8103618:	69ba      	ldr	r2, [r7, #24]
 810361a:	4013      	ands	r3, r2
 810361c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810361e:	683b      	ldr	r3, [r7, #0]
 8103620:	691a      	ldr	r2, [r3, #16]
 8103622:	69fb      	ldr	r3, [r7, #28]
 8103624:	f003 0307 	and.w	r3, r3, #7
 8103628:	009b      	lsls	r3, r3, #2
 810362a:	fa02 f303 	lsl.w	r3, r2, r3
 810362e:	69ba      	ldr	r2, [r7, #24]
 8103630:	4313      	orrs	r3, r2
 8103632:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103634:	69fb      	ldr	r3, [r7, #28]
 8103636:	08da      	lsrs	r2, r3, #3
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	3208      	adds	r2, #8
 810363c:	69b9      	ldr	r1, [r7, #24]
 810363e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	681b      	ldr	r3, [r3, #0]
 8103646:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8103648:	69fb      	ldr	r3, [r7, #28]
 810364a:	005b      	lsls	r3, r3, #1
 810364c:	2203      	movs	r2, #3
 810364e:	fa02 f303 	lsl.w	r3, r2, r3
 8103652:	43db      	mvns	r3, r3
 8103654:	69ba      	ldr	r2, [r7, #24]
 8103656:	4013      	ands	r3, r2
 8103658:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810365a:	683b      	ldr	r3, [r7, #0]
 810365c:	685b      	ldr	r3, [r3, #4]
 810365e:	f003 0203 	and.w	r2, r3, #3
 8103662:	69fb      	ldr	r3, [r7, #28]
 8103664:	005b      	lsls	r3, r3, #1
 8103666:	fa02 f303 	lsl.w	r3, r2, r3
 810366a:	69ba      	ldr	r2, [r7, #24]
 810366c:	4313      	orrs	r3, r2
 810366e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103670:	687b      	ldr	r3, [r7, #4]
 8103672:	69ba      	ldr	r2, [r7, #24]
 8103674:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8103676:	683b      	ldr	r3, [r7, #0]
 8103678:	685b      	ldr	r3, [r3, #4]
 810367a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810367e:	2b00      	cmp	r3, #0
 8103680:	f000 80e0 	beq.w	8103844 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8103684:	4b2f      	ldr	r3, [pc, #188]	; (8103744 <HAL_GPIO_Init+0x238>)
 8103686:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810368a:	4a2e      	ldr	r2, [pc, #184]	; (8103744 <HAL_GPIO_Init+0x238>)
 810368c:	f043 0302 	orr.w	r3, r3, #2
 8103690:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8103694:	4b2b      	ldr	r3, [pc, #172]	; (8103744 <HAL_GPIO_Init+0x238>)
 8103696:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810369a:	f003 0302 	and.w	r3, r3, #2
 810369e:	60fb      	str	r3, [r7, #12]
 81036a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81036a2:	4a29      	ldr	r2, [pc, #164]	; (8103748 <HAL_GPIO_Init+0x23c>)
 81036a4:	69fb      	ldr	r3, [r7, #28]
 81036a6:	089b      	lsrs	r3, r3, #2
 81036a8:	3302      	adds	r3, #2
 81036aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 81036ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 81036b0:	69fb      	ldr	r3, [r7, #28]
 81036b2:	f003 0303 	and.w	r3, r3, #3
 81036b6:	009b      	lsls	r3, r3, #2
 81036b8:	220f      	movs	r2, #15
 81036ba:	fa02 f303 	lsl.w	r3, r2, r3
 81036be:	43db      	mvns	r3, r3
 81036c0:	69ba      	ldr	r2, [r7, #24]
 81036c2:	4013      	ands	r3, r2
 81036c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 81036c6:	687b      	ldr	r3, [r7, #4]
 81036c8:	4a20      	ldr	r2, [pc, #128]	; (810374c <HAL_GPIO_Init+0x240>)
 81036ca:	4293      	cmp	r3, r2
 81036cc:	d052      	beq.n	8103774 <HAL_GPIO_Init+0x268>
 81036ce:	687b      	ldr	r3, [r7, #4]
 81036d0:	4a1f      	ldr	r2, [pc, #124]	; (8103750 <HAL_GPIO_Init+0x244>)
 81036d2:	4293      	cmp	r3, r2
 81036d4:	d031      	beq.n	810373a <HAL_GPIO_Init+0x22e>
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	4a1e      	ldr	r2, [pc, #120]	; (8103754 <HAL_GPIO_Init+0x248>)
 81036da:	4293      	cmp	r3, r2
 81036dc:	d02b      	beq.n	8103736 <HAL_GPIO_Init+0x22a>
 81036de:	687b      	ldr	r3, [r7, #4]
 81036e0:	4a1d      	ldr	r2, [pc, #116]	; (8103758 <HAL_GPIO_Init+0x24c>)
 81036e2:	4293      	cmp	r3, r2
 81036e4:	d025      	beq.n	8103732 <HAL_GPIO_Init+0x226>
 81036e6:	687b      	ldr	r3, [r7, #4]
 81036e8:	4a1c      	ldr	r2, [pc, #112]	; (810375c <HAL_GPIO_Init+0x250>)
 81036ea:	4293      	cmp	r3, r2
 81036ec:	d01f      	beq.n	810372e <HAL_GPIO_Init+0x222>
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	4a1b      	ldr	r2, [pc, #108]	; (8103760 <HAL_GPIO_Init+0x254>)
 81036f2:	4293      	cmp	r3, r2
 81036f4:	d019      	beq.n	810372a <HAL_GPIO_Init+0x21e>
 81036f6:	687b      	ldr	r3, [r7, #4]
 81036f8:	4a1a      	ldr	r2, [pc, #104]	; (8103764 <HAL_GPIO_Init+0x258>)
 81036fa:	4293      	cmp	r3, r2
 81036fc:	d013      	beq.n	8103726 <HAL_GPIO_Init+0x21a>
 81036fe:	687b      	ldr	r3, [r7, #4]
 8103700:	4a19      	ldr	r2, [pc, #100]	; (8103768 <HAL_GPIO_Init+0x25c>)
 8103702:	4293      	cmp	r3, r2
 8103704:	d00d      	beq.n	8103722 <HAL_GPIO_Init+0x216>
 8103706:	687b      	ldr	r3, [r7, #4]
 8103708:	4a18      	ldr	r2, [pc, #96]	; (810376c <HAL_GPIO_Init+0x260>)
 810370a:	4293      	cmp	r3, r2
 810370c:	d007      	beq.n	810371e <HAL_GPIO_Init+0x212>
 810370e:	687b      	ldr	r3, [r7, #4]
 8103710:	4a17      	ldr	r2, [pc, #92]	; (8103770 <HAL_GPIO_Init+0x264>)
 8103712:	4293      	cmp	r3, r2
 8103714:	d101      	bne.n	810371a <HAL_GPIO_Init+0x20e>
 8103716:	2309      	movs	r3, #9
 8103718:	e02d      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810371a:	230a      	movs	r3, #10
 810371c:	e02b      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810371e:	2308      	movs	r3, #8
 8103720:	e029      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 8103722:	2307      	movs	r3, #7
 8103724:	e027      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 8103726:	2306      	movs	r3, #6
 8103728:	e025      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810372a:	2305      	movs	r3, #5
 810372c:	e023      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810372e:	2304      	movs	r3, #4
 8103730:	e021      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 8103732:	2303      	movs	r3, #3
 8103734:	e01f      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 8103736:	2302      	movs	r3, #2
 8103738:	e01d      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810373a:	2301      	movs	r3, #1
 810373c:	e01b      	b.n	8103776 <HAL_GPIO_Init+0x26a>
 810373e:	bf00      	nop
 8103740:	580000c0 	.word	0x580000c0
 8103744:	58024400 	.word	0x58024400
 8103748:	58000400 	.word	0x58000400
 810374c:	58020000 	.word	0x58020000
 8103750:	58020400 	.word	0x58020400
 8103754:	58020800 	.word	0x58020800
 8103758:	58020c00 	.word	0x58020c00
 810375c:	58021000 	.word	0x58021000
 8103760:	58021400 	.word	0x58021400
 8103764:	58021800 	.word	0x58021800
 8103768:	58021c00 	.word	0x58021c00
 810376c:	58022000 	.word	0x58022000
 8103770:	58022400 	.word	0x58022400
 8103774:	2300      	movs	r3, #0
 8103776:	69fa      	ldr	r2, [r7, #28]
 8103778:	f002 0203 	and.w	r2, r2, #3
 810377c:	0092      	lsls	r2, r2, #2
 810377e:	4093      	lsls	r3, r2
 8103780:	69ba      	ldr	r2, [r7, #24]
 8103782:	4313      	orrs	r3, r2
 8103784:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8103786:	4938      	ldr	r1, [pc, #224]	; (8103868 <HAL_GPIO_Init+0x35c>)
 8103788:	69fb      	ldr	r3, [r7, #28]
 810378a:	089b      	lsrs	r3, r3, #2
 810378c:	3302      	adds	r3, #2
 810378e:	69ba      	ldr	r2, [r7, #24]
 8103790:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8103794:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103798:	681b      	ldr	r3, [r3, #0]
 810379a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810379c:	693b      	ldr	r3, [r7, #16]
 810379e:	43db      	mvns	r3, r3
 81037a0:	69ba      	ldr	r2, [r7, #24]
 81037a2:	4013      	ands	r3, r2
 81037a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 81037a6:	683b      	ldr	r3, [r7, #0]
 81037a8:	685b      	ldr	r3, [r3, #4]
 81037aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81037ae:	2b00      	cmp	r3, #0
 81037b0:	d003      	beq.n	81037ba <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 81037b2:	69ba      	ldr	r2, [r7, #24]
 81037b4:	693b      	ldr	r3, [r7, #16]
 81037b6:	4313      	orrs	r3, r2
 81037b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 81037ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81037be:	69bb      	ldr	r3, [r7, #24]
 81037c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 81037c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81037c6:	685b      	ldr	r3, [r3, #4]
 81037c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81037ca:	693b      	ldr	r3, [r7, #16]
 81037cc:	43db      	mvns	r3, r3
 81037ce:	69ba      	ldr	r2, [r7, #24]
 81037d0:	4013      	ands	r3, r2
 81037d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 81037d4:	683b      	ldr	r3, [r7, #0]
 81037d6:	685b      	ldr	r3, [r3, #4]
 81037d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81037dc:	2b00      	cmp	r3, #0
 81037de:	d003      	beq.n	81037e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81037e0:	69ba      	ldr	r2, [r7, #24]
 81037e2:	693b      	ldr	r3, [r7, #16]
 81037e4:	4313      	orrs	r3, r2
 81037e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81037e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81037ec:	69bb      	ldr	r3, [r7, #24]
 81037ee:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81037f0:	697b      	ldr	r3, [r7, #20]
 81037f2:	685b      	ldr	r3, [r3, #4]
 81037f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81037f6:	693b      	ldr	r3, [r7, #16]
 81037f8:	43db      	mvns	r3, r3
 81037fa:	69ba      	ldr	r2, [r7, #24]
 81037fc:	4013      	ands	r3, r2
 81037fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8103800:	683b      	ldr	r3, [r7, #0]
 8103802:	685b      	ldr	r3, [r3, #4]
 8103804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103808:	2b00      	cmp	r3, #0
 810380a:	d003      	beq.n	8103814 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 810380c:	69ba      	ldr	r2, [r7, #24]
 810380e:	693b      	ldr	r3, [r7, #16]
 8103810:	4313      	orrs	r3, r2
 8103812:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103814:	697b      	ldr	r3, [r7, #20]
 8103816:	69ba      	ldr	r2, [r7, #24]
 8103818:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 810381a:	697b      	ldr	r3, [r7, #20]
 810381c:	681b      	ldr	r3, [r3, #0]
 810381e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103820:	693b      	ldr	r3, [r7, #16]
 8103822:	43db      	mvns	r3, r3
 8103824:	69ba      	ldr	r2, [r7, #24]
 8103826:	4013      	ands	r3, r2
 8103828:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 810382a:	683b      	ldr	r3, [r7, #0]
 810382c:	685b      	ldr	r3, [r3, #4]
 810382e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8103832:	2b00      	cmp	r3, #0
 8103834:	d003      	beq.n	810383e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103836:	69ba      	ldr	r2, [r7, #24]
 8103838:	693b      	ldr	r3, [r7, #16]
 810383a:	4313      	orrs	r3, r2
 810383c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810383e:	697b      	ldr	r3, [r7, #20]
 8103840:	69ba      	ldr	r2, [r7, #24]
 8103842:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8103844:	69fb      	ldr	r3, [r7, #28]
 8103846:	3301      	adds	r3, #1
 8103848:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810384a:	683b      	ldr	r3, [r7, #0]
 810384c:	681a      	ldr	r2, [r3, #0]
 810384e:	69fb      	ldr	r3, [r7, #28]
 8103850:	fa22 f303 	lsr.w	r3, r2, r3
 8103854:	2b00      	cmp	r3, #0
 8103856:	f47f ae63 	bne.w	8103520 <HAL_GPIO_Init+0x14>
  }
}
 810385a:	bf00      	nop
 810385c:	bf00      	nop
 810385e:	3724      	adds	r7, #36	; 0x24
 8103860:	46bd      	mov	sp, r7
 8103862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103866:	4770      	bx	lr
 8103868:	58000400 	.word	0x58000400

0810386c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 810386c:	b480      	push	{r7}
 810386e:	b085      	sub	sp, #20
 8103870:	af00      	add	r7, sp, #0
 8103872:	6078      	str	r0, [r7, #4]
 8103874:	460b      	mov	r3, r1
 8103876:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8103878:	687b      	ldr	r3, [r7, #4]
 810387a:	691a      	ldr	r2, [r3, #16]
 810387c:	887b      	ldrh	r3, [r7, #2]
 810387e:	4013      	ands	r3, r2
 8103880:	2b00      	cmp	r3, #0
 8103882:	d002      	beq.n	810388a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8103884:	2301      	movs	r3, #1
 8103886:	73fb      	strb	r3, [r7, #15]
 8103888:	e001      	b.n	810388e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 810388a:	2300      	movs	r3, #0
 810388c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 810388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8103890:	4618      	mov	r0, r3
 8103892:	3714      	adds	r7, #20
 8103894:	46bd      	mov	sp, r7
 8103896:	f85d 7b04 	ldr.w	r7, [sp], #4
 810389a:	4770      	bx	lr

0810389c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 810389c:	b480      	push	{r7}
 810389e:	b083      	sub	sp, #12
 81038a0:	af00      	add	r7, sp, #0
 81038a2:	6078      	str	r0, [r7, #4]
 81038a4:	460b      	mov	r3, r1
 81038a6:	807b      	strh	r3, [r7, #2]
 81038a8:	4613      	mov	r3, r2
 81038aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81038ac:	787b      	ldrb	r3, [r7, #1]
 81038ae:	2b00      	cmp	r3, #0
 81038b0:	d003      	beq.n	81038ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81038b2:	887a      	ldrh	r2, [r7, #2]
 81038b4:	687b      	ldr	r3, [r7, #4]
 81038b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81038b8:	e003      	b.n	81038c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81038ba:	887b      	ldrh	r3, [r7, #2]
 81038bc:	041a      	lsls	r2, r3, #16
 81038be:	687b      	ldr	r3, [r7, #4]
 81038c0:	619a      	str	r2, [r3, #24]
}
 81038c2:	bf00      	nop
 81038c4:	370c      	adds	r7, #12
 81038c6:	46bd      	mov	sp, r7
 81038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038cc:	4770      	bx	lr

081038ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 81038ce:	b480      	push	{r7}
 81038d0:	b085      	sub	sp, #20
 81038d2:	af00      	add	r7, sp, #0
 81038d4:	6078      	str	r0, [r7, #4]
 81038d6:	460b      	mov	r3, r1
 81038d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 81038da:	687b      	ldr	r3, [r7, #4]
 81038dc:	695b      	ldr	r3, [r3, #20]
 81038de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 81038e0:	887a      	ldrh	r2, [r7, #2]
 81038e2:	68fb      	ldr	r3, [r7, #12]
 81038e4:	4013      	ands	r3, r2
 81038e6:	041a      	lsls	r2, r3, #16
 81038e8:	68fb      	ldr	r3, [r7, #12]
 81038ea:	43d9      	mvns	r1, r3
 81038ec:	887b      	ldrh	r3, [r7, #2]
 81038ee:	400b      	ands	r3, r1
 81038f0:	431a      	orrs	r2, r3
 81038f2:	687b      	ldr	r3, [r7, #4]
 81038f4:	619a      	str	r2, [r3, #24]
}
 81038f6:	bf00      	nop
 81038f8:	3714      	adds	r7, #20
 81038fa:	46bd      	mov	sp, r7
 81038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103900:	4770      	bx	lr
	...

08103904 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103904:	b480      	push	{r7}
 8103906:	b083      	sub	sp, #12
 8103908:	af00      	add	r7, sp, #0
 810390a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 810390c:	4b05      	ldr	r3, [pc, #20]	; (8103924 <HAL_HSEM_ActivateNotification+0x20>)
 810390e:	681a      	ldr	r2, [r3, #0]
 8103910:	4904      	ldr	r1, [pc, #16]	; (8103924 <HAL_HSEM_ActivateNotification+0x20>)
 8103912:	687b      	ldr	r3, [r7, #4]
 8103914:	4313      	orrs	r3, r2
 8103916:	600b      	str	r3, [r1, #0]
#endif
}
 8103918:	bf00      	nop
 810391a:	370c      	adds	r7, #12
 810391c:	46bd      	mov	sp, r7
 810391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103922:	4770      	bx	lr
 8103924:	58026510 	.word	0x58026510

08103928 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103928:	b580      	push	{r7, lr}
 810392a:	b084      	sub	sp, #16
 810392c:	af00      	add	r7, sp, #0
 810392e:	60f8      	str	r0, [r7, #12]
 8103930:	460b      	mov	r3, r1
 8103932:	607a      	str	r2, [r7, #4]
 8103934:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103936:	4b37      	ldr	r3, [pc, #220]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103938:	681b      	ldr	r3, [r3, #0]
 810393a:	f023 0201 	bic.w	r2, r3, #1
 810393e:	4935      	ldr	r1, [pc, #212]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103940:	68fb      	ldr	r3, [r7, #12]
 8103942:	4313      	orrs	r3, r2
 8103944:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103946:	687b      	ldr	r3, [r7, #4]
 8103948:	2b00      	cmp	r3, #0
 810394a:	d123      	bne.n	8103994 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810394c:	f7fd fec4 	bl	81016d8 <HAL_GetCurrentCPUID>
 8103950:	4603      	mov	r3, r0
 8103952:	2b03      	cmp	r3, #3
 8103954:	d158      	bne.n	8103a08 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103956:	4b2f      	ldr	r3, [pc, #188]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103958:	691b      	ldr	r3, [r3, #16]
 810395a:	4a2e      	ldr	r2, [pc, #184]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 810395c:	f023 0301 	bic.w	r3, r3, #1
 8103960:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103962:	4b2d      	ldr	r3, [pc, #180]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103964:	691b      	ldr	r3, [r3, #16]
 8103966:	4a2c      	ldr	r2, [pc, #176]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103968:	f043 0304 	orr.w	r3, r3, #4
 810396c:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 810396e:	f3bf 8f4f 	dsb	sy
}
 8103972:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103974:	f3bf 8f6f 	isb	sy
}
 8103978:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810397a:	7afb      	ldrb	r3, [r7, #11]
 810397c:	2b01      	cmp	r3, #1
 810397e:	d101      	bne.n	8103984 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103980:	bf30      	wfi
 8103982:	e000      	b.n	8103986 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103984:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103986:	4b24      	ldr	r3, [pc, #144]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103988:	691b      	ldr	r3, [r3, #16]
 810398a:	4a23      	ldr	r2, [pc, #140]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810398c:	f023 0304 	bic.w	r3, r3, #4
 8103990:	6113      	str	r3, [r2, #16]
 8103992:	e03c      	b.n	8103a0e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103994:	687b      	ldr	r3, [r7, #4]
 8103996:	2b01      	cmp	r3, #1
 8103998:	d123      	bne.n	81039e2 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810399a:	f7fd fe9d 	bl	81016d8 <HAL_GetCurrentCPUID>
 810399e:	4603      	mov	r3, r0
 81039a0:	2b01      	cmp	r3, #1
 81039a2:	d133      	bne.n	8103a0c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 81039a4:	4b1b      	ldr	r3, [pc, #108]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039a6:	695b      	ldr	r3, [r3, #20]
 81039a8:	4a1a      	ldr	r2, [pc, #104]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039aa:	f023 0302 	bic.w	r3, r3, #2
 81039ae:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81039b0:	4b19      	ldr	r3, [pc, #100]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81039b2:	691b      	ldr	r3, [r3, #16]
 81039b4:	4a18      	ldr	r2, [pc, #96]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81039b6:	f043 0304 	orr.w	r3, r3, #4
 81039ba:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 81039bc:	f3bf 8f4f 	dsb	sy
}
 81039c0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81039c2:	f3bf 8f6f 	isb	sy
}
 81039c6:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81039c8:	7afb      	ldrb	r3, [r7, #11]
 81039ca:	2b01      	cmp	r3, #1
 81039cc:	d101      	bne.n	81039d2 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81039ce:	bf30      	wfi
 81039d0:	e000      	b.n	81039d4 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81039d2:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81039d4:	4b10      	ldr	r3, [pc, #64]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81039d6:	691b      	ldr	r3, [r3, #16]
 81039d8:	4a0f      	ldr	r2, [pc, #60]	; (8103a18 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81039da:	f023 0304 	bic.w	r3, r3, #4
 81039de:	6113      	str	r3, [r2, #16]
 81039e0:	e015      	b.n	8103a0e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81039e2:	f7fd fe79 	bl	81016d8 <HAL_GetCurrentCPUID>
 81039e6:	4603      	mov	r3, r0
 81039e8:	2b03      	cmp	r3, #3
 81039ea:	d106      	bne.n	81039fa <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81039ec:	4b09      	ldr	r3, [pc, #36]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039ee:	691b      	ldr	r3, [r3, #16]
 81039f0:	4a08      	ldr	r2, [pc, #32]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039f2:	f023 0304 	bic.w	r3, r3, #4
 81039f6:	6113      	str	r3, [r2, #16]
 81039f8:	e009      	b.n	8103a0e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81039fa:	4b06      	ldr	r3, [pc, #24]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 81039fc:	695b      	ldr	r3, [r3, #20]
 81039fe:	4a05      	ldr	r2, [pc, #20]	; (8103a14 <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a00:	f023 0304 	bic.w	r3, r3, #4
 8103a04:	6153      	str	r3, [r2, #20]
 8103a06:	e002      	b.n	8103a0e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103a08:	bf00      	nop
 8103a0a:	e000      	b.n	8103a0e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103a0c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103a0e:	3710      	adds	r7, #16
 8103a10:	46bd      	mov	sp, r7
 8103a12:	bd80      	pop	{r7, pc}
 8103a14:	58024800 	.word	0x58024800
 8103a18:	e000ed00 	.word	0xe000ed00

08103a1c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103a1c:	b580      	push	{r7, lr}
 8103a1e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103a20:	f7fd fe5a 	bl	81016d8 <HAL_GetCurrentCPUID>
 8103a24:	4603      	mov	r3, r0
 8103a26:	2b03      	cmp	r3, #3
 8103a28:	d101      	bne.n	8103a2e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103a2a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103a2c:	e001      	b.n	8103a32 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103a2e:	bf40      	sev
    __WFE ();
 8103a30:	bf20      	wfe
}
 8103a32:	bf00      	nop
 8103a34:	bd80      	pop	{r7, pc}
	...

08103a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103a38:	b480      	push	{r7}
 8103a3a:	b089      	sub	sp, #36	; 0x24
 8103a3c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103a3e:	4bb3      	ldr	r3, [pc, #716]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103a40:	691b      	ldr	r3, [r3, #16]
 8103a42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103a46:	2b18      	cmp	r3, #24
 8103a48:	f200 8155 	bhi.w	8103cf6 <HAL_RCC_GetSysClockFreq+0x2be>
 8103a4c:	a201      	add	r2, pc, #4	; (adr r2, 8103a54 <HAL_RCC_GetSysClockFreq+0x1c>)
 8103a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103a52:	bf00      	nop
 8103a54:	08103ab9 	.word	0x08103ab9
 8103a58:	08103cf7 	.word	0x08103cf7
 8103a5c:	08103cf7 	.word	0x08103cf7
 8103a60:	08103cf7 	.word	0x08103cf7
 8103a64:	08103cf7 	.word	0x08103cf7
 8103a68:	08103cf7 	.word	0x08103cf7
 8103a6c:	08103cf7 	.word	0x08103cf7
 8103a70:	08103cf7 	.word	0x08103cf7
 8103a74:	08103adf 	.word	0x08103adf
 8103a78:	08103cf7 	.word	0x08103cf7
 8103a7c:	08103cf7 	.word	0x08103cf7
 8103a80:	08103cf7 	.word	0x08103cf7
 8103a84:	08103cf7 	.word	0x08103cf7
 8103a88:	08103cf7 	.word	0x08103cf7
 8103a8c:	08103cf7 	.word	0x08103cf7
 8103a90:	08103cf7 	.word	0x08103cf7
 8103a94:	08103ae5 	.word	0x08103ae5
 8103a98:	08103cf7 	.word	0x08103cf7
 8103a9c:	08103cf7 	.word	0x08103cf7
 8103aa0:	08103cf7 	.word	0x08103cf7
 8103aa4:	08103cf7 	.word	0x08103cf7
 8103aa8:	08103cf7 	.word	0x08103cf7
 8103aac:	08103cf7 	.word	0x08103cf7
 8103ab0:	08103cf7 	.word	0x08103cf7
 8103ab4:	08103aeb 	.word	0x08103aeb
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103ab8:	4b94      	ldr	r3, [pc, #592]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103aba:	681b      	ldr	r3, [r3, #0]
 8103abc:	f003 0320 	and.w	r3, r3, #32
 8103ac0:	2b00      	cmp	r3, #0
 8103ac2:	d009      	beq.n	8103ad8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103ac4:	4b91      	ldr	r3, [pc, #580]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103ac6:	681b      	ldr	r3, [r3, #0]
 8103ac8:	08db      	lsrs	r3, r3, #3
 8103aca:	f003 0303 	and.w	r3, r3, #3
 8103ace:	4a90      	ldr	r2, [pc, #576]	; (8103d10 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8103ad4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8103ad6:	e111      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103ad8:	4b8d      	ldr	r3, [pc, #564]	; (8103d10 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103ada:	61bb      	str	r3, [r7, #24]
    break;
 8103adc:	e10e      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8103ade:	4b8d      	ldr	r3, [pc, #564]	; (8103d14 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103ae0:	61bb      	str	r3, [r7, #24]
    break;
 8103ae2:	e10b      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8103ae4:	4b8c      	ldr	r3, [pc, #560]	; (8103d18 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8103ae6:	61bb      	str	r3, [r7, #24]
    break;
 8103ae8:	e108      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103aea:	4b88      	ldr	r3, [pc, #544]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103aee:	f003 0303 	and.w	r3, r3, #3
 8103af2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8103af4:	4b85      	ldr	r3, [pc, #532]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103af8:	091b      	lsrs	r3, r3, #4
 8103afa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103afe:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8103b00:	4b82      	ldr	r3, [pc, #520]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103b04:	f003 0301 	and.w	r3, r3, #1
 8103b08:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103b0a:	4b80      	ldr	r3, [pc, #512]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103b0e:	08db      	lsrs	r3, r3, #3
 8103b10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103b14:	68fa      	ldr	r2, [r7, #12]
 8103b16:	fb02 f303 	mul.w	r3, r2, r3
 8103b1a:	ee07 3a90 	vmov	s15, r3
 8103b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103b22:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103b26:	693b      	ldr	r3, [r7, #16]
 8103b28:	2b00      	cmp	r3, #0
 8103b2a:	f000 80e1 	beq.w	8103cf0 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103b2e:	697b      	ldr	r3, [r7, #20]
 8103b30:	2b02      	cmp	r3, #2
 8103b32:	f000 8083 	beq.w	8103c3c <HAL_RCC_GetSysClockFreq+0x204>
 8103b36:	697b      	ldr	r3, [r7, #20]
 8103b38:	2b02      	cmp	r3, #2
 8103b3a:	f200 80a1 	bhi.w	8103c80 <HAL_RCC_GetSysClockFreq+0x248>
 8103b3e:	697b      	ldr	r3, [r7, #20]
 8103b40:	2b00      	cmp	r3, #0
 8103b42:	d003      	beq.n	8103b4c <HAL_RCC_GetSysClockFreq+0x114>
 8103b44:	697b      	ldr	r3, [r7, #20]
 8103b46:	2b01      	cmp	r3, #1
 8103b48:	d056      	beq.n	8103bf8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103b4a:	e099      	b.n	8103c80 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103b4c:	4b6f      	ldr	r3, [pc, #444]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b4e:	681b      	ldr	r3, [r3, #0]
 8103b50:	f003 0320 	and.w	r3, r3, #32
 8103b54:	2b00      	cmp	r3, #0
 8103b56:	d02d      	beq.n	8103bb4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103b58:	4b6c      	ldr	r3, [pc, #432]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b5a:	681b      	ldr	r3, [r3, #0]
 8103b5c:	08db      	lsrs	r3, r3, #3
 8103b5e:	f003 0303 	and.w	r3, r3, #3
 8103b62:	4a6b      	ldr	r2, [pc, #428]	; (8103d10 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103b64:	fa22 f303 	lsr.w	r3, r2, r3
 8103b68:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103b6a:	687b      	ldr	r3, [r7, #4]
 8103b6c:	ee07 3a90 	vmov	s15, r3
 8103b70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103b74:	693b      	ldr	r3, [r7, #16]
 8103b76:	ee07 3a90 	vmov	s15, r3
 8103b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103b82:	4b62      	ldr	r3, [pc, #392]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103b8a:	ee07 3a90 	vmov	s15, r3
 8103b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103b92:	ed97 6a02 	vldr	s12, [r7, #8]
 8103b96:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103d1c <HAL_RCC_GetSysClockFreq+0x2e4>
 8103b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103ba2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103bae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8103bb2:	e087      	b.n	8103cc4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103bb4:	693b      	ldr	r3, [r7, #16]
 8103bb6:	ee07 3a90 	vmov	s15, r3
 8103bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103bbe:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103d20 <HAL_RCC_GetSysClockFreq+0x2e8>
 8103bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103bc6:	4b51      	ldr	r3, [pc, #324]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103bce:	ee07 3a90 	vmov	s15, r3
 8103bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103bd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8103bda:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103d1c <HAL_RCC_GetSysClockFreq+0x2e4>
 8103bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103be6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103bf2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103bf6:	e065      	b.n	8103cc4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103bf8:	693b      	ldr	r3, [r7, #16]
 8103bfa:	ee07 3a90 	vmov	s15, r3
 8103bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103c02:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103d24 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103c0a:	4b40      	ldr	r3, [pc, #256]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103c12:	ee07 3a90 	vmov	s15, r3
 8103c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103c1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103c1e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103d1c <HAL_RCC_GetSysClockFreq+0x2e4>
 8103c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103c2a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103c36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103c3a:	e043      	b.n	8103cc4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103c3c:	693b      	ldr	r3, [r7, #16]
 8103c3e:	ee07 3a90 	vmov	s15, r3
 8103c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103c46:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103d28 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103c4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103c4e:	4b2f      	ldr	r3, [pc, #188]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103c52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103c56:	ee07 3a90 	vmov	s15, r3
 8103c5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103c5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8103c62:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103d1c <HAL_RCC_GetSysClockFreq+0x2e4>
 8103c66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103c6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103c6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103c72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103c7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103c7e:	e021      	b.n	8103cc4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103c80:	693b      	ldr	r3, [r7, #16]
 8103c82:	ee07 3a90 	vmov	s15, r3
 8103c86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103c8a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103d24 <HAL_RCC_GetSysClockFreq+0x2ec>
 8103c8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103c92:	4b1e      	ldr	r3, [pc, #120]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103c9a:	ee07 3a90 	vmov	s15, r3
 8103c9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103ca2:	ed97 6a02 	vldr	s12, [r7, #8]
 8103ca6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103d1c <HAL_RCC_GetSysClockFreq+0x2e4>
 8103caa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103cae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103cb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103cb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103cbe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103cc2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8103cc4:	4b11      	ldr	r3, [pc, #68]	; (8103d0c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103cc8:	0a5b      	lsrs	r3, r3, #9
 8103cca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103cce:	3301      	adds	r3, #1
 8103cd0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8103cd2:	683b      	ldr	r3, [r7, #0]
 8103cd4:	ee07 3a90 	vmov	s15, r3
 8103cd8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103cdc:	edd7 6a07 	vldr	s13, [r7, #28]
 8103ce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103ce4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103ce8:	ee17 3a90 	vmov	r3, s15
 8103cec:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8103cee:	e005      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8103cf0:	2300      	movs	r3, #0
 8103cf2:	61bb      	str	r3, [r7, #24]
    break;
 8103cf4:	e002      	b.n	8103cfc <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8103cf6:	4b07      	ldr	r3, [pc, #28]	; (8103d14 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103cf8:	61bb      	str	r3, [r7, #24]
    break;
 8103cfa:	bf00      	nop
  }

  return sysclockfreq;
 8103cfc:	69bb      	ldr	r3, [r7, #24]
}
 8103cfe:	4618      	mov	r0, r3
 8103d00:	3724      	adds	r7, #36	; 0x24
 8103d02:	46bd      	mov	sp, r7
 8103d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103d08:	4770      	bx	lr
 8103d0a:	bf00      	nop
 8103d0c:	58024400 	.word	0x58024400
 8103d10:	03d09000 	.word	0x03d09000
 8103d14:	003d0900 	.word	0x003d0900
 8103d18:	007a1200 	.word	0x007a1200
 8103d1c:	46000000 	.word	0x46000000
 8103d20:	4c742400 	.word	0x4c742400
 8103d24:	4a742400 	.word	0x4a742400
 8103d28:	4af42400 	.word	0x4af42400

08103d2c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8103d2c:	b580      	push	{r7, lr}
 8103d2e:	b084      	sub	sp, #16
 8103d30:	af00      	add	r7, sp, #0
 8103d32:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8103d34:	687b      	ldr	r3, [r7, #4]
 8103d36:	2b00      	cmp	r3, #0
 8103d38:	d101      	bne.n	8103d3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8103d3a:	2301      	movs	r3, #1
 8103d3c:	e0f1      	b.n	8103f22 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8103d3e:	687b      	ldr	r3, [r7, #4]
 8103d40:	2200      	movs	r2, #0
 8103d42:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8103d44:	687b      	ldr	r3, [r7, #4]
 8103d46:	681b      	ldr	r3, [r3, #0]
 8103d48:	4a78      	ldr	r2, [pc, #480]	; (8103f2c <HAL_SPI_Init+0x200>)
 8103d4a:	4293      	cmp	r3, r2
 8103d4c:	d00f      	beq.n	8103d6e <HAL_SPI_Init+0x42>
 8103d4e:	687b      	ldr	r3, [r7, #4]
 8103d50:	681b      	ldr	r3, [r3, #0]
 8103d52:	4a77      	ldr	r2, [pc, #476]	; (8103f30 <HAL_SPI_Init+0x204>)
 8103d54:	4293      	cmp	r3, r2
 8103d56:	d00a      	beq.n	8103d6e <HAL_SPI_Init+0x42>
 8103d58:	687b      	ldr	r3, [r7, #4]
 8103d5a:	681b      	ldr	r3, [r3, #0]
 8103d5c:	4a75      	ldr	r2, [pc, #468]	; (8103f34 <HAL_SPI_Init+0x208>)
 8103d5e:	4293      	cmp	r3, r2
 8103d60:	d005      	beq.n	8103d6e <HAL_SPI_Init+0x42>
 8103d62:	687b      	ldr	r3, [r7, #4]
 8103d64:	68db      	ldr	r3, [r3, #12]
 8103d66:	2b0f      	cmp	r3, #15
 8103d68:	d901      	bls.n	8103d6e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8103d6a:	2301      	movs	r3, #1
 8103d6c:	e0d9      	b.n	8103f22 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103d6e:	6878      	ldr	r0, [r7, #4]
 8103d70:	f000 ffd2 	bl	8104d18 <SPI_GetPacketSize>
 8103d74:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103d76:	687b      	ldr	r3, [r7, #4]
 8103d78:	681b      	ldr	r3, [r3, #0]
 8103d7a:	4a6c      	ldr	r2, [pc, #432]	; (8103f2c <HAL_SPI_Init+0x200>)
 8103d7c:	4293      	cmp	r3, r2
 8103d7e:	d00c      	beq.n	8103d9a <HAL_SPI_Init+0x6e>
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	681b      	ldr	r3, [r3, #0]
 8103d84:	4a6a      	ldr	r2, [pc, #424]	; (8103f30 <HAL_SPI_Init+0x204>)
 8103d86:	4293      	cmp	r3, r2
 8103d88:	d007      	beq.n	8103d9a <HAL_SPI_Init+0x6e>
 8103d8a:	687b      	ldr	r3, [r7, #4]
 8103d8c:	681b      	ldr	r3, [r3, #0]
 8103d8e:	4a69      	ldr	r2, [pc, #420]	; (8103f34 <HAL_SPI_Init+0x208>)
 8103d90:	4293      	cmp	r3, r2
 8103d92:	d002      	beq.n	8103d9a <HAL_SPI_Init+0x6e>
 8103d94:	68fb      	ldr	r3, [r7, #12]
 8103d96:	2b08      	cmp	r3, #8
 8103d98:	d811      	bhi.n	8103dbe <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103d9a:	687b      	ldr	r3, [r7, #4]
 8103d9c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103d9e:	4a63      	ldr	r2, [pc, #396]	; (8103f2c <HAL_SPI_Init+0x200>)
 8103da0:	4293      	cmp	r3, r2
 8103da2:	d009      	beq.n	8103db8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103da4:	687b      	ldr	r3, [r7, #4]
 8103da6:	681b      	ldr	r3, [r3, #0]
 8103da8:	4a61      	ldr	r2, [pc, #388]	; (8103f30 <HAL_SPI_Init+0x204>)
 8103daa:	4293      	cmp	r3, r2
 8103dac:	d004      	beq.n	8103db8 <HAL_SPI_Init+0x8c>
 8103dae:	687b      	ldr	r3, [r7, #4]
 8103db0:	681b      	ldr	r3, [r3, #0]
 8103db2:	4a60      	ldr	r2, [pc, #384]	; (8103f34 <HAL_SPI_Init+0x208>)
 8103db4:	4293      	cmp	r3, r2
 8103db6:	d104      	bne.n	8103dc2 <HAL_SPI_Init+0x96>
 8103db8:	68fb      	ldr	r3, [r7, #12]
 8103dba:	2b10      	cmp	r3, #16
 8103dbc:	d901      	bls.n	8103dc2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8103dbe:	2301      	movs	r3, #1
 8103dc0:	e0af      	b.n	8103f22 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8103dc2:	687b      	ldr	r3, [r7, #4]
 8103dc4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103dc8:	b2db      	uxtb	r3, r3
 8103dca:	2b00      	cmp	r3, #0
 8103dcc:	d106      	bne.n	8103ddc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8103dce:	687b      	ldr	r3, [r7, #4]
 8103dd0:	2200      	movs	r2, #0
 8103dd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8103dd6:	6878      	ldr	r0, [r7, #4]
 8103dd8:	f7fd f94e 	bl	8101078 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8103ddc:	687b      	ldr	r3, [r7, #4]
 8103dde:	2202      	movs	r2, #2
 8103de0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8103de4:	687b      	ldr	r3, [r7, #4]
 8103de6:	681b      	ldr	r3, [r3, #0]
 8103de8:	681a      	ldr	r2, [r3, #0]
 8103dea:	687b      	ldr	r3, [r7, #4]
 8103dec:	681b      	ldr	r3, [r3, #0]
 8103dee:	f022 0201 	bic.w	r2, r2, #1
 8103df2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8103df4:	687b      	ldr	r3, [r7, #4]
 8103df6:	681b      	ldr	r3, [r3, #0]
 8103df8:	689b      	ldr	r3, [r3, #8]
 8103dfa:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8103dfe:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103e00:	687b      	ldr	r3, [r7, #4]
 8103e02:	699b      	ldr	r3, [r3, #24]
 8103e04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103e08:	d119      	bne.n	8103e3e <HAL_SPI_Init+0x112>
 8103e0a:	687b      	ldr	r3, [r7, #4]
 8103e0c:	685b      	ldr	r3, [r3, #4]
 8103e0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103e12:	d103      	bne.n	8103e1c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103e14:	687b      	ldr	r3, [r7, #4]
 8103e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103e18:	2b00      	cmp	r3, #0
 8103e1a:	d008      	beq.n	8103e2e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103e1c:	687b      	ldr	r3, [r7, #4]
 8103e1e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103e20:	2b00      	cmp	r3, #0
 8103e22:	d10c      	bne.n	8103e3e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8103e24:	687b      	ldr	r3, [r7, #4]
 8103e26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103e28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103e2c:	d107      	bne.n	8103e3e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8103e2e:	687b      	ldr	r3, [r7, #4]
 8103e30:	681b      	ldr	r3, [r3, #0]
 8103e32:	681a      	ldr	r2, [r3, #0]
 8103e34:	687b      	ldr	r3, [r7, #4]
 8103e36:	681b      	ldr	r3, [r3, #0]
 8103e38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8103e3c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8103e3e:	687b      	ldr	r3, [r7, #4]
 8103e40:	69da      	ldr	r2, [r3, #28]
 8103e42:	687b      	ldr	r3, [r7, #4]
 8103e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103e46:	431a      	orrs	r2, r3
 8103e48:	68bb      	ldr	r3, [r7, #8]
 8103e4a:	431a      	orrs	r2, r3
 8103e4c:	687b      	ldr	r3, [r7, #4]
 8103e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103e50:	ea42 0103 	orr.w	r1, r2, r3
 8103e54:	687b      	ldr	r3, [r7, #4]
 8103e56:	68da      	ldr	r2, [r3, #12]
 8103e58:	687b      	ldr	r3, [r7, #4]
 8103e5a:	681b      	ldr	r3, [r3, #0]
 8103e5c:	430a      	orrs	r2, r1
 8103e5e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8103e60:	687b      	ldr	r3, [r7, #4]
 8103e62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103e64:	687b      	ldr	r3, [r7, #4]
 8103e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103e68:	431a      	orrs	r2, r3
 8103e6a:	687b      	ldr	r3, [r7, #4]
 8103e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103e6e:	431a      	orrs	r2, r3
 8103e70:	687b      	ldr	r3, [r7, #4]
 8103e72:	699b      	ldr	r3, [r3, #24]
 8103e74:	431a      	orrs	r2, r3
 8103e76:	687b      	ldr	r3, [r7, #4]
 8103e78:	691b      	ldr	r3, [r3, #16]
 8103e7a:	431a      	orrs	r2, r3
 8103e7c:	687b      	ldr	r3, [r7, #4]
 8103e7e:	695b      	ldr	r3, [r3, #20]
 8103e80:	431a      	orrs	r2, r3
 8103e82:	687b      	ldr	r3, [r7, #4]
 8103e84:	6a1b      	ldr	r3, [r3, #32]
 8103e86:	431a      	orrs	r2, r3
 8103e88:	687b      	ldr	r3, [r7, #4]
 8103e8a:	685b      	ldr	r3, [r3, #4]
 8103e8c:	431a      	orrs	r2, r3
 8103e8e:	687b      	ldr	r3, [r7, #4]
 8103e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103e92:	431a      	orrs	r2, r3
 8103e94:	687b      	ldr	r3, [r7, #4]
 8103e96:	689b      	ldr	r3, [r3, #8]
 8103e98:	431a      	orrs	r2, r3
 8103e9a:	687b      	ldr	r3, [r7, #4]
 8103e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103e9e:	ea42 0103 	orr.w	r1, r2, r3
 8103ea2:	687b      	ldr	r3, [r7, #4]
 8103ea4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8103ea6:	687b      	ldr	r3, [r7, #4]
 8103ea8:	681b      	ldr	r3, [r3, #0]
 8103eaa:	430a      	orrs	r2, r1
 8103eac:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8103eae:	687b      	ldr	r3, [r7, #4]
 8103eb0:	685b      	ldr	r3, [r3, #4]
 8103eb2:	2b00      	cmp	r3, #0
 8103eb4:	d113      	bne.n	8103ede <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8103eb6:	687b      	ldr	r3, [r7, #4]
 8103eb8:	681b      	ldr	r3, [r3, #0]
 8103eba:	689b      	ldr	r3, [r3, #8]
 8103ebc:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8103ec0:	687b      	ldr	r3, [r7, #4]
 8103ec2:	681b      	ldr	r3, [r3, #0]
 8103ec4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103ec8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8103eca:	687b      	ldr	r3, [r7, #4]
 8103ecc:	681b      	ldr	r3, [r3, #0]
 8103ece:	689b      	ldr	r3, [r3, #8]
 8103ed0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8103ed4:	687b      	ldr	r3, [r7, #4]
 8103ed6:	681b      	ldr	r3, [r3, #0]
 8103ed8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8103edc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8103ede:	687b      	ldr	r3, [r7, #4]
 8103ee0:	681b      	ldr	r3, [r3, #0]
 8103ee2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8103ee4:	687b      	ldr	r3, [r7, #4]
 8103ee6:	681b      	ldr	r3, [r3, #0]
 8103ee8:	f022 0201 	bic.w	r2, r2, #1
 8103eec:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8103eee:	687b      	ldr	r3, [r7, #4]
 8103ef0:	685b      	ldr	r3, [r3, #4]
 8103ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103ef6:	2b00      	cmp	r3, #0
 8103ef8:	d00a      	beq.n	8103f10 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8103efa:	687b      	ldr	r3, [r7, #4]
 8103efc:	681b      	ldr	r3, [r3, #0]
 8103efe:	68db      	ldr	r3, [r3, #12]
 8103f00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8103f04:	687b      	ldr	r3, [r7, #4]
 8103f06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103f08:	687b      	ldr	r3, [r7, #4]
 8103f0a:	681b      	ldr	r3, [r3, #0]
 8103f0c:	430a      	orrs	r2, r1
 8103f0e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8103f10:	687b      	ldr	r3, [r7, #4]
 8103f12:	2200      	movs	r2, #0
 8103f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8103f18:	687b      	ldr	r3, [r7, #4]
 8103f1a:	2201      	movs	r2, #1
 8103f1c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8103f20:	2300      	movs	r3, #0
}
 8103f22:	4618      	mov	r0, r3
 8103f24:	3710      	adds	r7, #16
 8103f26:	46bd      	mov	sp, r7
 8103f28:	bd80      	pop	{r7, pc}
 8103f2a:	bf00      	nop
 8103f2c:	40013000 	.word	0x40013000
 8103f30:	40003800 	.word	0x40003800
 8103f34:	40003c00 	.word	0x40003c00

08103f38 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103f38:	b580      	push	{r7, lr}
 8103f3a:	b08a      	sub	sp, #40	; 0x28
 8103f3c:	af02      	add	r7, sp, #8
 8103f3e:	60f8      	str	r0, [r7, #12]
 8103f40:	60b9      	str	r1, [r7, #8]
 8103f42:	603b      	str	r3, [r7, #0]
 8103f44:	4613      	mov	r3, r2
 8103f46:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	681b      	ldr	r3, [r3, #0]
 8103f4c:	3320      	adds	r3, #32
 8103f4e:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103f50:	2300      	movs	r3, #0
 8103f52:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103f54:	68fb      	ldr	r3, [r7, #12]
 8103f56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103f5a:	2b01      	cmp	r3, #1
 8103f5c:	d101      	bne.n	8103f62 <HAL_SPI_Transmit+0x2a>
 8103f5e:	2302      	movs	r3, #2
 8103f60:	e1d4      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
 8103f62:	68fb      	ldr	r3, [r7, #12]
 8103f64:	2201      	movs	r2, #1
 8103f66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8103f6a:	f7fd fa75 	bl	8101458 <HAL_GetTick>
 8103f6e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8103f70:	68fb      	ldr	r3, [r7, #12]
 8103f72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103f76:	b2db      	uxtb	r3, r3
 8103f78:	2b01      	cmp	r3, #1
 8103f7a:	d007      	beq.n	8103f8c <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8103f7c:	2302      	movs	r3, #2
 8103f7e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103f80:	68fb      	ldr	r3, [r7, #12]
 8103f82:	2200      	movs	r2, #0
 8103f84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103f88:	7efb      	ldrb	r3, [r7, #27]
 8103f8a:	e1bf      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103f8c:	68bb      	ldr	r3, [r7, #8]
 8103f8e:	2b00      	cmp	r3, #0
 8103f90:	d002      	beq.n	8103f98 <HAL_SPI_Transmit+0x60>
 8103f92:	88fb      	ldrh	r3, [r7, #6]
 8103f94:	2b00      	cmp	r3, #0
 8103f96:	d107      	bne.n	8103fa8 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8103f98:	2301      	movs	r3, #1
 8103f9a:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8103f9c:	68fb      	ldr	r3, [r7, #12]
 8103f9e:	2200      	movs	r2, #0
 8103fa0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103fa4:	7efb      	ldrb	r3, [r7, #27]
 8103fa6:	e1b1      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8103fa8:	68fb      	ldr	r3, [r7, #12]
 8103faa:	2203      	movs	r2, #3
 8103fac:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103fb0:	68fb      	ldr	r3, [r7, #12]
 8103fb2:	2200      	movs	r2, #0
 8103fb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8103fb8:	68fb      	ldr	r3, [r7, #12]
 8103fba:	68ba      	ldr	r2, [r7, #8]
 8103fbc:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8103fbe:	68fb      	ldr	r3, [r7, #12]
 8103fc0:	88fa      	ldrh	r2, [r7, #6]
 8103fc2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8103fc6:	68fb      	ldr	r3, [r7, #12]
 8103fc8:	88fa      	ldrh	r2, [r7, #6]
 8103fca:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8103fce:	68fb      	ldr	r3, [r7, #12]
 8103fd0:	2200      	movs	r2, #0
 8103fd2:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8103fd4:	68fb      	ldr	r3, [r7, #12]
 8103fd6:	2200      	movs	r2, #0
 8103fd8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	2200      	movs	r2, #0
 8103fe0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8103fe4:	68fb      	ldr	r3, [r7, #12]
 8103fe6:	2200      	movs	r2, #0
 8103fe8:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8103fea:	68fb      	ldr	r3, [r7, #12]
 8103fec:	2200      	movs	r2, #0
 8103fee:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103ff0:	68fb      	ldr	r3, [r7, #12]
 8103ff2:	689b      	ldr	r3, [r3, #8]
 8103ff4:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103ff8:	d107      	bne.n	810400a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8103ffa:	68fb      	ldr	r3, [r7, #12]
 8103ffc:	681b      	ldr	r3, [r3, #0]
 8103ffe:	681a      	ldr	r2, [r3, #0]
 8104000:	68fb      	ldr	r3, [r7, #12]
 8104002:	681b      	ldr	r3, [r3, #0]
 8104004:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104008:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 810400a:	68fb      	ldr	r3, [r7, #12]
 810400c:	681b      	ldr	r3, [r3, #0]
 810400e:	685b      	ldr	r3, [r3, #4]
 8104010:	0c1b      	lsrs	r3, r3, #16
 8104012:	041b      	lsls	r3, r3, #16
 8104014:	88f9      	ldrh	r1, [r7, #6]
 8104016:	68fa      	ldr	r2, [r7, #12]
 8104018:	6812      	ldr	r2, [r2, #0]
 810401a:	430b      	orrs	r3, r1
 810401c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 810401e:	68fb      	ldr	r3, [r7, #12]
 8104020:	681b      	ldr	r3, [r3, #0]
 8104022:	681a      	ldr	r2, [r3, #0]
 8104024:	68fb      	ldr	r3, [r7, #12]
 8104026:	681b      	ldr	r3, [r3, #0]
 8104028:	f042 0201 	orr.w	r2, r2, #1
 810402c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810402e:	68fb      	ldr	r3, [r7, #12]
 8104030:	685b      	ldr	r3, [r3, #4]
 8104032:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104036:	d107      	bne.n	8104048 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	681b      	ldr	r3, [r3, #0]
 810403c:	681a      	ldr	r2, [r3, #0]
 810403e:	68fb      	ldr	r3, [r7, #12]
 8104040:	681b      	ldr	r3, [r3, #0]
 8104042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104046:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104048:	68fb      	ldr	r3, [r7, #12]
 810404a:	68db      	ldr	r3, [r3, #12]
 810404c:	2b0f      	cmp	r3, #15
 810404e:	d947      	bls.n	81040e0 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8104050:	e03f      	b.n	81040d2 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8104052:	68fb      	ldr	r3, [r7, #12]
 8104054:	681b      	ldr	r3, [r3, #0]
 8104056:	695b      	ldr	r3, [r3, #20]
 8104058:	f003 0302 	and.w	r3, r3, #2
 810405c:	2b02      	cmp	r3, #2
 810405e:	d114      	bne.n	810408a <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104060:	68fb      	ldr	r3, [r7, #12]
 8104062:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104064:	68fb      	ldr	r3, [r7, #12]
 8104066:	681b      	ldr	r3, [r3, #0]
 8104068:	6812      	ldr	r2, [r2, #0]
 810406a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 810406c:	68fb      	ldr	r3, [r7, #12]
 810406e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104070:	1d1a      	adds	r2, r3, #4
 8104072:	68fb      	ldr	r3, [r7, #12]
 8104074:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104076:	68fb      	ldr	r3, [r7, #12]
 8104078:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810407c:	b29b      	uxth	r3, r3
 810407e:	3b01      	subs	r3, #1
 8104080:	b29a      	uxth	r2, r3
 8104082:	68fb      	ldr	r3, [r7, #12]
 8104084:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104088:	e023      	b.n	81040d2 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810408a:	f7fd f9e5 	bl	8101458 <HAL_GetTick>
 810408e:	4602      	mov	r2, r0
 8104090:	697b      	ldr	r3, [r7, #20]
 8104092:	1ad3      	subs	r3, r2, r3
 8104094:	683a      	ldr	r2, [r7, #0]
 8104096:	429a      	cmp	r2, r3
 8104098:	d803      	bhi.n	81040a2 <HAL_SPI_Transmit+0x16a>
 810409a:	683b      	ldr	r3, [r7, #0]
 810409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 81040a0:	d102      	bne.n	81040a8 <HAL_SPI_Transmit+0x170>
 81040a2:	683b      	ldr	r3, [r7, #0]
 81040a4:	2b00      	cmp	r3, #0
 81040a6:	d114      	bne.n	81040d2 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 81040a8:	68f8      	ldr	r0, [r7, #12]
 81040aa:	f000 fd67 	bl	8104b7c <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 81040ae:	68fb      	ldr	r3, [r7, #12]
 81040b0:	2200      	movs	r2, #0
 81040b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81040b6:	68fb      	ldr	r3, [r7, #12]
 81040b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81040bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81040c0:	68fb      	ldr	r3, [r7, #12]
 81040c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 81040c6:	68fb      	ldr	r3, [r7, #12]
 81040c8:	2201      	movs	r2, #1
 81040ca:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 81040ce:	2303      	movs	r3, #3
 81040d0:	e11c      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 81040d2:	68fb      	ldr	r3, [r7, #12]
 81040d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81040d8:	b29b      	uxth	r3, r3
 81040da:	2b00      	cmp	r3, #0
 81040dc:	d1b9      	bne.n	8104052 <HAL_SPI_Transmit+0x11a>
 81040de:	e0ef      	b.n	81042c0 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81040e0:	68fb      	ldr	r3, [r7, #12]
 81040e2:	68db      	ldr	r3, [r3, #12]
 81040e4:	2b07      	cmp	r3, #7
 81040e6:	f240 80e4 	bls.w	81042b2 <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 81040ea:	e05d      	b.n	81041a8 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81040ec:	68fb      	ldr	r3, [r7, #12]
 81040ee:	681b      	ldr	r3, [r3, #0]
 81040f0:	695b      	ldr	r3, [r3, #20]
 81040f2:	f003 0302 	and.w	r3, r3, #2
 81040f6:	2b02      	cmp	r3, #2
 81040f8:	d132      	bne.n	8104160 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 81040fa:	68fb      	ldr	r3, [r7, #12]
 81040fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104100:	b29b      	uxth	r3, r3
 8104102:	2b01      	cmp	r3, #1
 8104104:	d918      	bls.n	8104138 <HAL_SPI_Transmit+0x200>
 8104106:	68fb      	ldr	r3, [r7, #12]
 8104108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810410a:	2b00      	cmp	r3, #0
 810410c:	d014      	beq.n	8104138 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 810410e:	68fb      	ldr	r3, [r7, #12]
 8104110:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104112:	68fb      	ldr	r3, [r7, #12]
 8104114:	681b      	ldr	r3, [r3, #0]
 8104116:	6812      	ldr	r2, [r2, #0]
 8104118:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 810411a:	68fb      	ldr	r3, [r7, #12]
 810411c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810411e:	1d1a      	adds	r2, r3, #4
 8104120:	68fb      	ldr	r3, [r7, #12]
 8104122:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8104124:	68fb      	ldr	r3, [r7, #12]
 8104126:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810412a:	b29b      	uxth	r3, r3
 810412c:	3b02      	subs	r3, #2
 810412e:	b29a      	uxth	r2, r3
 8104130:	68fb      	ldr	r3, [r7, #12]
 8104132:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104136:	e037      	b.n	81041a8 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104138:	68fb      	ldr	r3, [r7, #12]
 810413a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810413c:	881a      	ldrh	r2, [r3, #0]
 810413e:	69fb      	ldr	r3, [r7, #28]
 8104140:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8104142:	68fb      	ldr	r3, [r7, #12]
 8104144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104146:	1c9a      	adds	r2, r3, #2
 8104148:	68fb      	ldr	r3, [r7, #12]
 810414a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 810414c:	68fb      	ldr	r3, [r7, #12]
 810414e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104152:	b29b      	uxth	r3, r3
 8104154:	3b01      	subs	r3, #1
 8104156:	b29a      	uxth	r2, r3
 8104158:	68fb      	ldr	r3, [r7, #12]
 810415a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 810415e:	e023      	b.n	81041a8 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104160:	f7fd f97a 	bl	8101458 <HAL_GetTick>
 8104164:	4602      	mov	r2, r0
 8104166:	697b      	ldr	r3, [r7, #20]
 8104168:	1ad3      	subs	r3, r2, r3
 810416a:	683a      	ldr	r2, [r7, #0]
 810416c:	429a      	cmp	r2, r3
 810416e:	d803      	bhi.n	8104178 <HAL_SPI_Transmit+0x240>
 8104170:	683b      	ldr	r3, [r7, #0]
 8104172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104176:	d102      	bne.n	810417e <HAL_SPI_Transmit+0x246>
 8104178:	683b      	ldr	r3, [r7, #0]
 810417a:	2b00      	cmp	r3, #0
 810417c:	d114      	bne.n	81041a8 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 810417e:	68f8      	ldr	r0, [r7, #12]
 8104180:	f000 fcfc 	bl	8104b7c <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8104184:	68fb      	ldr	r3, [r7, #12]
 8104186:	2200      	movs	r2, #0
 8104188:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 810418c:	68fb      	ldr	r3, [r7, #12]
 810418e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104192:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104196:	68fb      	ldr	r3, [r7, #12]
 8104198:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 810419c:	68fb      	ldr	r3, [r7, #12]
 810419e:	2201      	movs	r2, #1
 81041a0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 81041a4:	2303      	movs	r3, #3
 81041a6:	e0b1      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 81041a8:	68fb      	ldr	r3, [r7, #12]
 81041aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81041ae:	b29b      	uxth	r3, r3
 81041b0:	2b00      	cmp	r3, #0
 81041b2:	d19b      	bne.n	81040ec <HAL_SPI_Transmit+0x1b4>
 81041b4:	e084      	b.n	81042c0 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 81041b6:	68fb      	ldr	r3, [r7, #12]
 81041b8:	681b      	ldr	r3, [r3, #0]
 81041ba:	695b      	ldr	r3, [r3, #20]
 81041bc:	f003 0302 	and.w	r3, r3, #2
 81041c0:	2b02      	cmp	r3, #2
 81041c2:	d152      	bne.n	810426a <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 81041c4:	68fb      	ldr	r3, [r7, #12]
 81041c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81041ca:	b29b      	uxth	r3, r3
 81041cc:	2b03      	cmp	r3, #3
 81041ce:	d918      	bls.n	8104202 <HAL_SPI_Transmit+0x2ca>
 81041d0:	68fb      	ldr	r3, [r7, #12]
 81041d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81041d4:	2b40      	cmp	r3, #64	; 0x40
 81041d6:	d914      	bls.n	8104202 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81041d8:	68fb      	ldr	r3, [r7, #12]
 81041da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81041dc:	68fb      	ldr	r3, [r7, #12]
 81041de:	681b      	ldr	r3, [r3, #0]
 81041e0:	6812      	ldr	r2, [r2, #0]
 81041e2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 81041e4:	68fb      	ldr	r3, [r7, #12]
 81041e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81041e8:	1d1a      	adds	r2, r3, #4
 81041ea:	68fb      	ldr	r3, [r7, #12]
 81041ec:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 81041ee:	68fb      	ldr	r3, [r7, #12]
 81041f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81041f4:	b29b      	uxth	r3, r3
 81041f6:	3b04      	subs	r3, #4
 81041f8:	b29a      	uxth	r2, r3
 81041fa:	68fb      	ldr	r3, [r7, #12]
 81041fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104200:	e057      	b.n	81042b2 <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8104202:	68fb      	ldr	r3, [r7, #12]
 8104204:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104208:	b29b      	uxth	r3, r3
 810420a:	2b01      	cmp	r3, #1
 810420c:	d917      	bls.n	810423e <HAL_SPI_Transmit+0x306>
 810420e:	68fb      	ldr	r3, [r7, #12]
 8104210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104212:	2b00      	cmp	r3, #0
 8104214:	d013      	beq.n	810423e <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8104216:	68fb      	ldr	r3, [r7, #12]
 8104218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810421a:	881a      	ldrh	r2, [r3, #0]
 810421c:	69fb      	ldr	r3, [r7, #28]
 810421e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8104220:	68fb      	ldr	r3, [r7, #12]
 8104222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104224:	1c9a      	adds	r2, r3, #2
 8104226:	68fb      	ldr	r3, [r7, #12]
 8104228:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 810422a:	68fb      	ldr	r3, [r7, #12]
 810422c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104230:	b29b      	uxth	r3, r3
 8104232:	3b02      	subs	r3, #2
 8104234:	b29a      	uxth	r2, r3
 8104236:	68fb      	ldr	r3, [r7, #12]
 8104238:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 810423c:	e039      	b.n	81042b2 <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 810423e:	68fb      	ldr	r3, [r7, #12]
 8104240:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104242:	68fb      	ldr	r3, [r7, #12]
 8104244:	681b      	ldr	r3, [r3, #0]
 8104246:	3320      	adds	r3, #32
 8104248:	7812      	ldrb	r2, [r2, #0]
 810424a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 810424c:	68fb      	ldr	r3, [r7, #12]
 810424e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104250:	1c5a      	adds	r2, r3, #1
 8104252:	68fb      	ldr	r3, [r7, #12]
 8104254:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8104256:	68fb      	ldr	r3, [r7, #12]
 8104258:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810425c:	b29b      	uxth	r3, r3
 810425e:	3b01      	subs	r3, #1
 8104260:	b29a      	uxth	r2, r3
 8104262:	68fb      	ldr	r3, [r7, #12]
 8104264:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8104268:	e023      	b.n	81042b2 <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 810426a:	f7fd f8f5 	bl	8101458 <HAL_GetTick>
 810426e:	4602      	mov	r2, r0
 8104270:	697b      	ldr	r3, [r7, #20]
 8104272:	1ad3      	subs	r3, r2, r3
 8104274:	683a      	ldr	r2, [r7, #0]
 8104276:	429a      	cmp	r2, r3
 8104278:	d803      	bhi.n	8104282 <HAL_SPI_Transmit+0x34a>
 810427a:	683b      	ldr	r3, [r7, #0]
 810427c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104280:	d102      	bne.n	8104288 <HAL_SPI_Transmit+0x350>
 8104282:	683b      	ldr	r3, [r7, #0]
 8104284:	2b00      	cmp	r3, #0
 8104286:	d114      	bne.n	81042b2 <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8104288:	68f8      	ldr	r0, [r7, #12]
 810428a:	f000 fc77 	bl	8104b7c <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 810428e:	68fb      	ldr	r3, [r7, #12]
 8104290:	2200      	movs	r2, #0
 8104292:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104296:	68fb      	ldr	r3, [r7, #12]
 8104298:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810429c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81042a0:	68fb      	ldr	r3, [r7, #12]
 81042a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 81042a6:	68fb      	ldr	r3, [r7, #12]
 81042a8:	2201      	movs	r2, #1
 81042aa:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 81042ae:	2303      	movs	r3, #3
 81042b0:	e02c      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 81042b2:	68fb      	ldr	r3, [r7, #12]
 81042b4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81042b8:	b29b      	uxth	r3, r3
 81042ba:	2b00      	cmp	r3, #0
 81042bc:	f47f af7b 	bne.w	81041b6 <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 81042c0:	683b      	ldr	r3, [r7, #0]
 81042c2:	9300      	str	r3, [sp, #0]
 81042c4:	697b      	ldr	r3, [r7, #20]
 81042c6:	2200      	movs	r2, #0
 81042c8:	2108      	movs	r1, #8
 81042ca:	68f8      	ldr	r0, [r7, #12]
 81042cc:	f000 fcf6 	bl	8104cbc <SPI_WaitOnFlagUntilTimeout>
 81042d0:	4603      	mov	r3, r0
 81042d2:	2b00      	cmp	r3, #0
 81042d4:	d007      	beq.n	81042e6 <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81042d6:	68fb      	ldr	r3, [r7, #12]
 81042d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81042dc:	f043 0220 	orr.w	r2, r3, #32
 81042e0:	68fb      	ldr	r3, [r7, #12]
 81042e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81042e6:	68f8      	ldr	r0, [r7, #12]
 81042e8:	f000 fc48 	bl	8104b7c <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 81042ec:	68fb      	ldr	r3, [r7, #12]
 81042ee:	2200      	movs	r2, #0
 81042f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 81042f4:	68fb      	ldr	r3, [r7, #12]
 81042f6:	2201      	movs	r2, #1
 81042f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 81042fc:	68fb      	ldr	r3, [r7, #12]
 81042fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104302:	2b00      	cmp	r3, #0
 8104304:	d001      	beq.n	810430a <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 8104306:	2301      	movs	r3, #1
 8104308:	e000      	b.n	810430c <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 810430a:	7efb      	ldrb	r3, [r7, #27]
}
 810430c:	4618      	mov	r0, r3
 810430e:	3720      	adds	r7, #32
 8104310:	46bd      	mov	sp, r7
 8104312:	bd80      	pop	{r7, pc}

08104314 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8104314:	b580      	push	{r7, lr}
 8104316:	b08e      	sub	sp, #56	; 0x38
 8104318:	af02      	add	r7, sp, #8
 810431a:	60f8      	str	r0, [r7, #12]
 810431c:	60b9      	str	r1, [r7, #8]
 810431e:	607a      	str	r2, [r7, #4]
 8104320:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8104322:	2300      	movs	r3, #0
 8104324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8104328:	68fb      	ldr	r3, [r7, #12]
 810432a:	681b      	ldr	r3, [r3, #0]
 810432c:	3320      	adds	r3, #32
 810432e:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104330:	68fb      	ldr	r3, [r7, #12]
 8104332:	681b      	ldr	r3, [r3, #0]
 8104334:	3330      	adds	r3, #48	; 0x30
 8104336:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8104338:	68fb      	ldr	r3, [r7, #12]
 810433a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810433e:	2b01      	cmp	r3, #1
 8104340:	d101      	bne.n	8104346 <HAL_SPI_TransmitReceive+0x32>
 8104342:	2302      	movs	r3, #2
 8104344:	e207      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
 8104346:	68fb      	ldr	r3, [r7, #12]
 8104348:	2201      	movs	r2, #1
 810434a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 810434e:	f7fd f883 	bl	8101458 <HAL_GetTick>
 8104352:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8104354:	887b      	ldrh	r3, [r7, #2]
 8104356:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 8104358:	887b      	ldrh	r3, [r7, #2]
 810435a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 810435c:	68fb      	ldr	r3, [r7, #12]
 810435e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104362:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8104364:	68fb      	ldr	r3, [r7, #12]
 8104366:	685b      	ldr	r3, [r3, #4]
 8104368:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 810436a:	7efb      	ldrb	r3, [r7, #27]
 810436c:	2b01      	cmp	r3, #1
 810436e:	d014      	beq.n	810439a <HAL_SPI_TransmitReceive+0x86>
 8104370:	697b      	ldr	r3, [r7, #20]
 8104372:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104376:	d106      	bne.n	8104386 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8104378:	68fb      	ldr	r3, [r7, #12]
 810437a:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 810437c:	2b00      	cmp	r3, #0
 810437e:	d102      	bne.n	8104386 <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8104380:	7efb      	ldrb	r3, [r7, #27]
 8104382:	2b04      	cmp	r3, #4
 8104384:	d009      	beq.n	810439a <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8104386:	2302      	movs	r3, #2
 8104388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 810438c:	68fb      	ldr	r3, [r7, #12]
 810438e:	2200      	movs	r2, #0
 8104390:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8104394:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8104398:	e1dd      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 810439a:	68bb      	ldr	r3, [r7, #8]
 810439c:	2b00      	cmp	r3, #0
 810439e:	d005      	beq.n	81043ac <HAL_SPI_TransmitReceive+0x98>
 81043a0:	687b      	ldr	r3, [r7, #4]
 81043a2:	2b00      	cmp	r3, #0
 81043a4:	d002      	beq.n	81043ac <HAL_SPI_TransmitReceive+0x98>
 81043a6:	887b      	ldrh	r3, [r7, #2]
 81043a8:	2b00      	cmp	r3, #0
 81043aa:	d109      	bne.n	81043c0 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 81043ac:	2301      	movs	r3, #1
 81043ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 81043b2:	68fb      	ldr	r3, [r7, #12]
 81043b4:	2200      	movs	r2, #0
 81043b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 81043ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 81043be:	e1ca      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 81043c0:	68fb      	ldr	r3, [r7, #12]
 81043c2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81043c6:	b2db      	uxtb	r3, r3
 81043c8:	2b04      	cmp	r3, #4
 81043ca:	d003      	beq.n	81043d4 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 81043cc:	68fb      	ldr	r3, [r7, #12]
 81043ce:	2205      	movs	r2, #5
 81043d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 81043d4:	68fb      	ldr	r3, [r7, #12]
 81043d6:	2200      	movs	r2, #0
 81043d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 81043dc:	68fb      	ldr	r3, [r7, #12]
 81043de:	687a      	ldr	r2, [r7, #4]
 81043e0:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 81043e2:	68fb      	ldr	r3, [r7, #12]
 81043e4:	887a      	ldrh	r2, [r7, #2]
 81043e6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 81043ea:	68fb      	ldr	r3, [r7, #12]
 81043ec:	887a      	ldrh	r2, [r7, #2]
 81043ee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 81043f2:	68fb      	ldr	r3, [r7, #12]
 81043f4:	68ba      	ldr	r2, [r7, #8]
 81043f6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 81043f8:	68fb      	ldr	r3, [r7, #12]
 81043fa:	887a      	ldrh	r2, [r7, #2]
 81043fc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 8104400:	68fb      	ldr	r3, [r7, #12]
 8104402:	887a      	ldrh	r2, [r7, #2]
 8104404:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8104408:	68fb      	ldr	r3, [r7, #12]
 810440a:	2200      	movs	r2, #0
 810440c:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 810440e:	68fb      	ldr	r3, [r7, #12]
 8104410:	2200      	movs	r2, #0
 8104412:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8104414:	68fb      	ldr	r3, [r7, #12]
 8104416:	681b      	ldr	r3, [r3, #0]
 8104418:	685b      	ldr	r3, [r3, #4]
 810441a:	0c1b      	lsrs	r3, r3, #16
 810441c:	041b      	lsls	r3, r3, #16
 810441e:	8879      	ldrh	r1, [r7, #2]
 8104420:	68fa      	ldr	r2, [r7, #12]
 8104422:	6812      	ldr	r2, [r2, #0]
 8104424:	430b      	orrs	r3, r1
 8104426:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8104428:	68fb      	ldr	r3, [r7, #12]
 810442a:	681b      	ldr	r3, [r3, #0]
 810442c:	681a      	ldr	r2, [r3, #0]
 810442e:	68fb      	ldr	r3, [r7, #12]
 8104430:	681b      	ldr	r3, [r3, #0]
 8104432:	f042 0201 	orr.w	r2, r2, #1
 8104436:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8104438:	68fb      	ldr	r3, [r7, #12]
 810443a:	685b      	ldr	r3, [r3, #4]
 810443c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104440:	d107      	bne.n	8104452 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104442:	68fb      	ldr	r3, [r7, #12]
 8104444:	681b      	ldr	r3, [r3, #0]
 8104446:	681a      	ldr	r2, [r3, #0]
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	681b      	ldr	r3, [r3, #0]
 810444c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104450:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104452:	68fb      	ldr	r3, [r7, #12]
 8104454:	68db      	ldr	r3, [r3, #12]
 8104456:	2b0f      	cmp	r3, #15
 8104458:	d970      	bls.n	810453c <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810445a:	e068      	b.n	810452e <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 810445c:	68fb      	ldr	r3, [r7, #12]
 810445e:	681b      	ldr	r3, [r3, #0]
 8104460:	695b      	ldr	r3, [r3, #20]
 8104462:	f003 0302 	and.w	r3, r3, #2
 8104466:	2b02      	cmp	r3, #2
 8104468:	d11a      	bne.n	81044a0 <HAL_SPI_TransmitReceive+0x18c>
 810446a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810446c:	2b00      	cmp	r3, #0
 810446e:	d017      	beq.n	81044a0 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8104470:	68fb      	ldr	r3, [r7, #12]
 8104472:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104474:	68fb      	ldr	r3, [r7, #12]
 8104476:	681b      	ldr	r3, [r3, #0]
 8104478:	6812      	ldr	r2, [r2, #0]
 810447a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 810447c:	68fb      	ldr	r3, [r7, #12]
 810447e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104480:	1d1a      	adds	r2, r3, #4
 8104482:	68fb      	ldr	r3, [r7, #12]
 8104484:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 8104486:	68fb      	ldr	r3, [r7, #12]
 8104488:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810448c:	b29b      	uxth	r3, r3
 810448e:	3b01      	subs	r3, #1
 8104490:	b29a      	uxth	r2, r3
 8104492:	68fb      	ldr	r3, [r7, #12]
 8104494:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104498:	68fb      	ldr	r3, [r7, #12]
 810449a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810449e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 81044a0:	68fb      	ldr	r3, [r7, #12]
 81044a2:	681b      	ldr	r3, [r3, #0]
 81044a4:	695a      	ldr	r2, [r3, #20]
 81044a6:	f248 0308 	movw	r3, #32776	; 0x8008
 81044aa:	4013      	ands	r3, r2
 81044ac:	2b00      	cmp	r3, #0
 81044ae:	d01a      	beq.n	81044e6 <HAL_SPI_TransmitReceive+0x1d2>
 81044b0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81044b2:	2b00      	cmp	r3, #0
 81044b4:	d017      	beq.n	81044e6 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81044b6:	68fb      	ldr	r3, [r7, #12]
 81044b8:	681a      	ldr	r2, [r3, #0]
 81044ba:	68fb      	ldr	r3, [r7, #12]
 81044bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 81044c0:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 81044c2:	68fb      	ldr	r3, [r7, #12]
 81044c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044c6:	1d1a      	adds	r2, r3, #4
 81044c8:	68fb      	ldr	r3, [r7, #12]
 81044ca:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 81044cc:	68fb      	ldr	r3, [r7, #12]
 81044ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81044d2:	b29b      	uxth	r3, r3
 81044d4:	3b01      	subs	r3, #1
 81044d6:	b29a      	uxth	r2, r3
 81044d8:	68fb      	ldr	r3, [r7, #12]
 81044da:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81044de:	68fb      	ldr	r3, [r7, #12]
 81044e0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81044e4:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81044e6:	f7fc ffb7 	bl	8101458 <HAL_GetTick>
 81044ea:	4602      	mov	r2, r0
 81044ec:	69fb      	ldr	r3, [r7, #28]
 81044ee:	1ad3      	subs	r3, r2, r3
 81044f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81044f2:	429a      	cmp	r2, r3
 81044f4:	d803      	bhi.n	81044fe <HAL_SPI_TransmitReceive+0x1ea>
 81044f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81044fc:	d102      	bne.n	8104504 <HAL_SPI_TransmitReceive+0x1f0>
 81044fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8104500:	2b00      	cmp	r3, #0
 8104502:	d114      	bne.n	810452e <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8104504:	68f8      	ldr	r0, [r7, #12]
 8104506:	f000 fb39 	bl	8104b7c <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 810450a:	68fb      	ldr	r3, [r7, #12]
 810450c:	2200      	movs	r2, #0
 810450e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8104512:	68fb      	ldr	r3, [r7, #12]
 8104514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104518:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 810451c:	68fb      	ldr	r3, [r7, #12]
 810451e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 8104522:	68fb      	ldr	r3, [r7, #12]
 8104524:	2201      	movs	r2, #1
 8104526:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 810452a:	2303      	movs	r3, #3
 810452c:	e113      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810452e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104530:	2b00      	cmp	r3, #0
 8104532:	d193      	bne.n	810445c <HAL_SPI_TransmitReceive+0x148>
 8104534:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104536:	2b00      	cmp	r3, #0
 8104538:	d190      	bne.n	810445c <HAL_SPI_TransmitReceive+0x148>
 810453a:	e0e5      	b.n	8104708 <HAL_SPI_TransmitReceive+0x3f4>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810453c:	68fb      	ldr	r3, [r7, #12]
 810453e:	68db      	ldr	r3, [r3, #12]
 8104540:	2b07      	cmp	r3, #7
 8104542:	f240 80db 	bls.w	81046fc <HAL_SPI_TransmitReceive+0x3e8>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104546:	e066      	b.n	8104616 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 8104548:	68fb      	ldr	r3, [r7, #12]
 810454a:	681b      	ldr	r3, [r3, #0]
 810454c:	695b      	ldr	r3, [r3, #20]
 810454e:	f003 0302 	and.w	r3, r3, #2
 8104552:	2b02      	cmp	r3, #2
 8104554:	d119      	bne.n	810458a <HAL_SPI_TransmitReceive+0x276>
 8104556:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104558:	2b00      	cmp	r3, #0
 810455a:	d016      	beq.n	810458a <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810455c:	68fb      	ldr	r3, [r7, #12]
 810455e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104560:	881a      	ldrh	r2, [r3, #0]
 8104562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104564:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8104566:	68fb      	ldr	r3, [r7, #12]
 8104568:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810456a:	1c9a      	adds	r2, r3, #2
 810456c:	68fb      	ldr	r3, [r7, #12]
 810456e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104570:	68fb      	ldr	r3, [r7, #12]
 8104572:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104576:	b29b      	uxth	r3, r3
 8104578:	3b01      	subs	r3, #1
 810457a:	b29a      	uxth	r2, r3
 810457c:	68fb      	ldr	r3, [r7, #12]
 810457e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104582:	68fb      	ldr	r3, [r7, #12]
 8104584:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104588:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 810458a:	68fb      	ldr	r3, [r7, #12]
 810458c:	681b      	ldr	r3, [r3, #0]
 810458e:	695b      	ldr	r3, [r3, #20]
 8104590:	f003 0301 	and.w	r3, r3, #1
 8104594:	2b01      	cmp	r3, #1
 8104596:	d11a      	bne.n	81045ce <HAL_SPI_TransmitReceive+0x2ba>
 8104598:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810459a:	2b00      	cmp	r3, #0
 810459c:	d017      	beq.n	81045ce <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810459e:	68fb      	ldr	r3, [r7, #12]
 81045a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81045a2:	6a3a      	ldr	r2, [r7, #32]
 81045a4:	8812      	ldrh	r2, [r2, #0]
 81045a6:	b292      	uxth	r2, r2
 81045a8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 81045aa:	68fb      	ldr	r3, [r7, #12]
 81045ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81045ae:	1c9a      	adds	r2, r3, #2
 81045b0:	68fb      	ldr	r3, [r7, #12]
 81045b2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 81045b4:	68fb      	ldr	r3, [r7, #12]
 81045b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81045ba:	b29b      	uxth	r3, r3
 81045bc:	3b01      	subs	r3, #1
 81045be:	b29a      	uxth	r2, r3
 81045c0:	68fb      	ldr	r3, [r7, #12]
 81045c2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81045c6:	68fb      	ldr	r3, [r7, #12]
 81045c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81045cc:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81045ce:	f7fc ff43 	bl	8101458 <HAL_GetTick>
 81045d2:	4602      	mov	r2, r0
 81045d4:	69fb      	ldr	r3, [r7, #28]
 81045d6:	1ad3      	subs	r3, r2, r3
 81045d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81045da:	429a      	cmp	r2, r3
 81045dc:	d803      	bhi.n	81045e6 <HAL_SPI_TransmitReceive+0x2d2>
 81045de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81045e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 81045e4:	d102      	bne.n	81045ec <HAL_SPI_TransmitReceive+0x2d8>
 81045e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81045e8:	2b00      	cmp	r3, #0
 81045ea:	d114      	bne.n	8104616 <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81045ec:	68f8      	ldr	r0, [r7, #12]
 81045ee:	f000 fac5 	bl	8104b7c <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81045f2:	68fb      	ldr	r3, [r7, #12]
 81045f4:	2200      	movs	r2, #0
 81045f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81045fa:	68fb      	ldr	r3, [r7, #12]
 81045fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104600:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8104604:	68fb      	ldr	r3, [r7, #12]
 8104606:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 810460a:	68fb      	ldr	r3, [r7, #12]
 810460c:	2201      	movs	r2, #1
 810460e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 8104612:	2303      	movs	r3, #3
 8104614:	e09f      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8104616:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104618:	2b00      	cmp	r3, #0
 810461a:	d195      	bne.n	8104548 <HAL_SPI_TransmitReceive+0x234>
 810461c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810461e:	2b00      	cmp	r3, #0
 8104620:	d192      	bne.n	8104548 <HAL_SPI_TransmitReceive+0x234>
 8104622:	e071      	b.n	8104708 <HAL_SPI_TransmitReceive+0x3f4>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8104624:	68fb      	ldr	r3, [r7, #12]
 8104626:	681b      	ldr	r3, [r3, #0]
 8104628:	695b      	ldr	r3, [r3, #20]
 810462a:	f003 0302 	and.w	r3, r3, #2
 810462e:	2b02      	cmp	r3, #2
 8104630:	d11b      	bne.n	810466a <HAL_SPI_TransmitReceive+0x356>
 8104632:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8104634:	2b00      	cmp	r3, #0
 8104636:	d018      	beq.n	810466a <HAL_SPI_TransmitReceive+0x356>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8104638:	68fb      	ldr	r3, [r7, #12]
 810463a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 810463c:	68fb      	ldr	r3, [r7, #12]
 810463e:	681b      	ldr	r3, [r3, #0]
 8104640:	3320      	adds	r3, #32
 8104642:	7812      	ldrb	r2, [r2, #0]
 8104644:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8104646:	68fb      	ldr	r3, [r7, #12]
 8104648:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810464a:	1c5a      	adds	r2, r3, #1
 810464c:	68fb      	ldr	r3, [r7, #12]
 810464e:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8104650:	68fb      	ldr	r3, [r7, #12]
 8104652:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104656:	b29b      	uxth	r3, r3
 8104658:	3b01      	subs	r3, #1
 810465a:	b29a      	uxth	r2, r3
 810465c:	68fb      	ldr	r3, [r7, #12]
 810465e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8104662:	68fb      	ldr	r3, [r7, #12]
 8104664:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104668:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 810466a:	68fb      	ldr	r3, [r7, #12]
 810466c:	681b      	ldr	r3, [r3, #0]
 810466e:	695b      	ldr	r3, [r3, #20]
 8104670:	f003 0301 	and.w	r3, r3, #1
 8104674:	2b01      	cmp	r3, #1
 8104676:	d11d      	bne.n	81046b4 <HAL_SPI_TransmitReceive+0x3a0>
 8104678:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810467a:	2b00      	cmp	r3, #0
 810467c:	d01a      	beq.n	81046b4 <HAL_SPI_TransmitReceive+0x3a0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810467e:	68fb      	ldr	r3, [r7, #12]
 8104680:	681b      	ldr	r3, [r3, #0]
 8104682:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8104686:	68fb      	ldr	r3, [r7, #12]
 8104688:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810468a:	7812      	ldrb	r2, [r2, #0]
 810468c:	b2d2      	uxtb	r2, r2
 810468e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8104690:	68fb      	ldr	r3, [r7, #12]
 8104692:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104694:	1c5a      	adds	r2, r3, #1
 8104696:	68fb      	ldr	r3, [r7, #12]
 8104698:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 810469a:	68fb      	ldr	r3, [r7, #12]
 810469c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81046a0:	b29b      	uxth	r3, r3
 81046a2:	3b01      	subs	r3, #1
 81046a4:	b29a      	uxth	r2, r3
 81046a6:	68fb      	ldr	r3, [r7, #12]
 81046a8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81046ac:	68fb      	ldr	r3, [r7, #12]
 81046ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81046b2:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81046b4:	f7fc fed0 	bl	8101458 <HAL_GetTick>
 81046b8:	4602      	mov	r2, r0
 81046ba:	69fb      	ldr	r3, [r7, #28]
 81046bc:	1ad3      	subs	r3, r2, r3
 81046be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81046c0:	429a      	cmp	r2, r3
 81046c2:	d803      	bhi.n	81046cc <HAL_SPI_TransmitReceive+0x3b8>
 81046c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81046c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81046ca:	d102      	bne.n	81046d2 <HAL_SPI_TransmitReceive+0x3be>
 81046cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81046ce:	2b00      	cmp	r3, #0
 81046d0:	d114      	bne.n	81046fc <HAL_SPI_TransmitReceive+0x3e8>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81046d2:	68f8      	ldr	r0, [r7, #12]
 81046d4:	f000 fa52 	bl	8104b7c <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81046d8:	68fb      	ldr	r3, [r7, #12]
 81046da:	2200      	movs	r2, #0
 81046dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81046e0:	68fb      	ldr	r3, [r7, #12]
 81046e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81046e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81046ea:	68fb      	ldr	r3, [r7, #12]
 81046ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81046f0:	68fb      	ldr	r3, [r7, #12]
 81046f2:	2201      	movs	r2, #1
 81046f4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81046f8:	2303      	movs	r3, #3
 81046fa:	e02c      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81046fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81046fe:	2b00      	cmp	r3, #0
 8104700:	d190      	bne.n	8104624 <HAL_SPI_TransmitReceive+0x310>
 8104702:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8104704:	2b00      	cmp	r3, #0
 8104706:	d18d      	bne.n	8104624 <HAL_SPI_TransmitReceive+0x310>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8104708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810470a:	9300      	str	r3, [sp, #0]
 810470c:	69fb      	ldr	r3, [r7, #28]
 810470e:	2200      	movs	r2, #0
 8104710:	2108      	movs	r1, #8
 8104712:	68f8      	ldr	r0, [r7, #12]
 8104714:	f000 fad2 	bl	8104cbc <SPI_WaitOnFlagUntilTimeout>
 8104718:	4603      	mov	r3, r0
 810471a:	2b00      	cmp	r3, #0
 810471c:	d007      	beq.n	810472e <HAL_SPI_TransmitReceive+0x41a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 810471e:	68fb      	ldr	r3, [r7, #12]
 8104720:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104724:	f043 0220 	orr.w	r2, r3, #32
 8104728:	68fb      	ldr	r3, [r7, #12]
 810472a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 810472e:	68f8      	ldr	r0, [r7, #12]
 8104730:	f000 fa24 	bl	8104b7c <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104734:	68fb      	ldr	r3, [r7, #12]
 8104736:	2200      	movs	r2, #0
 8104738:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 810473c:	68fb      	ldr	r3, [r7, #12]
 810473e:	2201      	movs	r2, #1
 8104740:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104744:	68fb      	ldr	r3, [r7, #12]
 8104746:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810474a:	2b00      	cmp	r3, #0
 810474c:	d001      	beq.n	8104752 <HAL_SPI_TransmitReceive+0x43e>
  {
    return HAL_ERROR;
 810474e:	2301      	movs	r3, #1
 8104750:	e001      	b.n	8104756 <HAL_SPI_TransmitReceive+0x442>
  }
  return errorcode;
 8104752:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8104756:	4618      	mov	r0, r3
 8104758:	3730      	adds	r7, #48	; 0x30
 810475a:	46bd      	mov	sp, r7
 810475c:	bd80      	pop	{r7, pc}
	...

08104760 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8104760:	b580      	push	{r7, lr}
 8104762:	b08a      	sub	sp, #40	; 0x28
 8104764:	af00      	add	r7, sp, #0
 8104766:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8104768:	687b      	ldr	r3, [r7, #4]
 810476a:	681b      	ldr	r3, [r3, #0]
 810476c:	691b      	ldr	r3, [r3, #16]
 810476e:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8104770:	687b      	ldr	r3, [r7, #4]
 8104772:	681b      	ldr	r3, [r3, #0]
 8104774:	695b      	ldr	r3, [r3, #20]
 8104776:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8104778:	6a3a      	ldr	r2, [r7, #32]
 810477a:	69fb      	ldr	r3, [r7, #28]
 810477c:	4013      	ands	r3, r2
 810477e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8104780:	687b      	ldr	r3, [r7, #4]
 8104782:	681b      	ldr	r3, [r3, #0]
 8104784:	689b      	ldr	r3, [r3, #8]
 8104786:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8104788:	2300      	movs	r3, #0
 810478a:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 810478c:	687b      	ldr	r3, [r7, #4]
 810478e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104792:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104794:	687b      	ldr	r3, [r7, #4]
 8104796:	681b      	ldr	r3, [r3, #0]
 8104798:	3330      	adds	r3, #48	; 0x30
 810479a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 810479c:	69bb      	ldr	r3, [r7, #24]
 810479e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81047a2:	2b00      	cmp	r3, #0
 81047a4:	d113      	bne.n	81047ce <HAL_SPI_IRQHandler+0x6e>
 81047a6:	69bb      	ldr	r3, [r7, #24]
 81047a8:	f003 0320 	and.w	r3, r3, #32
 81047ac:	2b00      	cmp	r3, #0
 81047ae:	d10e      	bne.n	81047ce <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 81047b0:	69bb      	ldr	r3, [r7, #24]
 81047b2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 81047b6:	2b00      	cmp	r3, #0
 81047b8:	d009      	beq.n	81047ce <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 81047ba:	687b      	ldr	r3, [r7, #4]
 81047bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81047be:	6878      	ldr	r0, [r7, #4]
 81047c0:	4798      	blx	r3
    hspi->RxISR(hspi);
 81047c2:	687b      	ldr	r3, [r7, #4]
 81047c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81047c6:	6878      	ldr	r0, [r7, #4]
 81047c8:	4798      	blx	r3
    handled = 1UL;
 81047ca:	2301      	movs	r3, #1
 81047cc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 81047ce:	69bb      	ldr	r3, [r7, #24]
 81047d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81047d4:	2b00      	cmp	r3, #0
 81047d6:	d10f      	bne.n	81047f8 <HAL_SPI_IRQHandler+0x98>
 81047d8:	69bb      	ldr	r3, [r7, #24]
 81047da:	f003 0301 	and.w	r3, r3, #1
 81047de:	2b00      	cmp	r3, #0
 81047e0:	d00a      	beq.n	81047f8 <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 81047e2:	69bb      	ldr	r3, [r7, #24]
 81047e4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 81047e8:	2b00      	cmp	r3, #0
 81047ea:	d105      	bne.n	81047f8 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 81047ec:	687b      	ldr	r3, [r7, #4]
 81047ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81047f0:	6878      	ldr	r0, [r7, #4]
 81047f2:	4798      	blx	r3
    handled = 1UL;
 81047f4:	2301      	movs	r3, #1
 81047f6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 81047f8:	69bb      	ldr	r3, [r7, #24]
 81047fa:	f003 0320 	and.w	r3, r3, #32
 81047fe:	2b00      	cmp	r3, #0
 8104800:	d10f      	bne.n	8104822 <HAL_SPI_IRQHandler+0xc2>
 8104802:	69bb      	ldr	r3, [r7, #24]
 8104804:	f003 0302 	and.w	r3, r3, #2
 8104808:	2b00      	cmp	r3, #0
 810480a:	d00a      	beq.n	8104822 <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 810480c:	69bb      	ldr	r3, [r7, #24]
 810480e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8104812:	2b00      	cmp	r3, #0
 8104814:	d105      	bne.n	8104822 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810481a:	6878      	ldr	r0, [r7, #4]
 810481c:	4798      	blx	r3
    handled = 1UL;
 810481e:	2301      	movs	r3, #1
 8104820:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8104822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104824:	2b00      	cmp	r3, #0
 8104826:	f040 815c 	bne.w	8104ae2 <HAL_SPI_IRQHandler+0x382>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 810482a:	69bb      	ldr	r3, [r7, #24]
 810482c:	f003 0308 	and.w	r3, r3, #8
 8104830:	2b00      	cmp	r3, #0
 8104832:	f000 808b 	beq.w	810494c <HAL_SPI_IRQHandler+0x1ec>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8104836:	687b      	ldr	r3, [r7, #4]
 8104838:	681b      	ldr	r3, [r3, #0]
 810483a:	699a      	ldr	r2, [r3, #24]
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	681b      	ldr	r3, [r3, #0]
 8104840:	f042 0208 	orr.w	r2, r2, #8
 8104844:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8104846:	687b      	ldr	r3, [r7, #4]
 8104848:	681b      	ldr	r3, [r3, #0]
 810484a:	699a      	ldr	r2, [r3, #24]
 810484c:	687b      	ldr	r3, [r7, #4]
 810484e:	681b      	ldr	r3, [r3, #0]
 8104850:	f042 0210 	orr.w	r2, r2, #16
 8104854:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8104856:	687b      	ldr	r3, [r7, #4]
 8104858:	681b      	ldr	r3, [r3, #0]
 810485a:	699a      	ldr	r2, [r3, #24]
 810485c:	687b      	ldr	r3, [r7, #4]
 810485e:	681b      	ldr	r3, [r3, #0]
 8104860:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8104864:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	681b      	ldr	r3, [r3, #0]
 810486a:	691a      	ldr	r2, [r3, #16]
 810486c:	687b      	ldr	r3, [r7, #4]
 810486e:	681b      	ldr	r3, [r3, #0]
 8104870:	f022 0208 	bic.w	r2, r2, #8
 8104874:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8104876:	687b      	ldr	r3, [r7, #4]
 8104878:	681b      	ldr	r3, [r3, #0]
 810487a:	689b      	ldr	r3, [r3, #8]
 810487c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8104880:	2b00      	cmp	r3, #0
 8104882:	d13d      	bne.n	8104900 <HAL_SPI_IRQHandler+0x1a0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8104884:	e036      	b.n	81048f4 <HAL_SPI_IRQHandler+0x194>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8104886:	687b      	ldr	r3, [r7, #4]
 8104888:	68db      	ldr	r3, [r3, #12]
 810488a:	2b0f      	cmp	r3, #15
 810488c:	d90b      	bls.n	81048a6 <HAL_SPI_IRQHandler+0x146>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681a      	ldr	r2, [r3, #0]
 8104892:	687b      	ldr	r3, [r7, #4]
 8104894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104896:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8104898:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810489e:	1d1a      	adds	r2, r3, #4
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	665a      	str	r2, [r3, #100]	; 0x64
 81048a4:	e01d      	b.n	81048e2 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 81048a6:	687b      	ldr	r3, [r7, #4]
 81048a8:	68db      	ldr	r3, [r3, #12]
 81048aa:	2b07      	cmp	r3, #7
 81048ac:	d90b      	bls.n	81048c6 <HAL_SPI_IRQHandler+0x166>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 81048ae:	687b      	ldr	r3, [r7, #4]
 81048b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81048b2:	68fa      	ldr	r2, [r7, #12]
 81048b4:	8812      	ldrh	r2, [r2, #0]
 81048b6:	b292      	uxth	r2, r2
 81048b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 81048ba:	687b      	ldr	r3, [r7, #4]
 81048bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81048be:	1c9a      	adds	r2, r3, #2
 81048c0:	687b      	ldr	r3, [r7, #4]
 81048c2:	665a      	str	r2, [r3, #100]	; 0x64
 81048c4:	e00d      	b.n	81048e2 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 81048c6:	687b      	ldr	r3, [r7, #4]
 81048c8:	681b      	ldr	r3, [r3, #0]
 81048ca:	f103 0230 	add.w	r2, r3, #48	; 0x30
 81048ce:	687b      	ldr	r3, [r7, #4]
 81048d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81048d2:	7812      	ldrb	r2, [r2, #0]
 81048d4:	b2d2      	uxtb	r2, r2
 81048d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 81048d8:	687b      	ldr	r3, [r7, #4]
 81048da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81048dc:	1c5a      	adds	r2, r3, #1
 81048de:	687b      	ldr	r3, [r7, #4]
 81048e0:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 81048e2:	687b      	ldr	r3, [r7, #4]
 81048e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81048e8:	b29b      	uxth	r3, r3
 81048ea:	3b01      	subs	r3, #1
 81048ec:	b29a      	uxth	r2, r3
 81048ee:	687b      	ldr	r3, [r7, #4]
 81048f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 81048f4:	687b      	ldr	r3, [r7, #4]
 81048f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81048fa:	b29b      	uxth	r3, r3
 81048fc:	2b00      	cmp	r3, #0
 81048fe:	d1c2      	bne.n	8104886 <HAL_SPI_IRQHandler+0x126>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8104900:	6878      	ldr	r0, [r7, #4]
 8104902:	f000 f93b 	bl	8104b7c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8104906:	687b      	ldr	r3, [r7, #4]
 8104908:	2201      	movs	r2, #1
 810490a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810490e:	687b      	ldr	r3, [r7, #4]
 8104910:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104914:	2b00      	cmp	r3, #0
 8104916:	d003      	beq.n	8104920 <HAL_SPI_IRQHandler+0x1c0>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8104918:	6878      	ldr	r0, [r7, #4]
 810491a:	f000 f90b 	bl	8104b34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 810491e:	e0e5      	b.n	8104aec <HAL_SPI_IRQHandler+0x38c>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8104920:	7cfb      	ldrb	r3, [r7, #19]
 8104922:	2b05      	cmp	r3, #5
 8104924:	d103      	bne.n	810492e <HAL_SPI_IRQHandler+0x1ce>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8104926:	6878      	ldr	r0, [r7, #4]
 8104928:	f000 f8fa 	bl	8104b20 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 810492c:	e0db      	b.n	8104ae6 <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 810492e:	7cfb      	ldrb	r3, [r7, #19]
 8104930:	2b04      	cmp	r3, #4
 8104932:	d103      	bne.n	810493c <HAL_SPI_IRQHandler+0x1dc>
      HAL_SPI_RxCpltCallback(hspi);
 8104934:	6878      	ldr	r0, [r7, #4]
 8104936:	f000 f8e9 	bl	8104b0c <HAL_SPI_RxCpltCallback>
    return;
 810493a:	e0d4      	b.n	8104ae6 <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 810493c:	7cfb      	ldrb	r3, [r7, #19]
 810493e:	2b03      	cmp	r3, #3
 8104940:	f040 80d1 	bne.w	8104ae6 <HAL_SPI_IRQHandler+0x386>
      HAL_SPI_TxCpltCallback(hspi);
 8104944:	6878      	ldr	r0, [r7, #4]
 8104946:	f000 f8d7 	bl	8104af8 <HAL_SPI_TxCpltCallback>
    return;
 810494a:	e0cc      	b.n	8104ae6 <HAL_SPI_IRQHandler+0x386>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 810494c:	69fb      	ldr	r3, [r7, #28]
 810494e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8104952:	2b00      	cmp	r3, #0
 8104954:	d00d      	beq.n	8104972 <HAL_SPI_IRQHandler+0x212>
 8104956:	6a3b      	ldr	r3, [r7, #32]
 8104958:	f003 0308 	and.w	r3, r3, #8
 810495c:	2b00      	cmp	r3, #0
 810495e:	d008      	beq.n	8104972 <HAL_SPI_IRQHandler+0x212>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8104960:	687b      	ldr	r3, [r7, #4]
 8104962:	681b      	ldr	r3, [r3, #0]
 8104964:	699a      	ldr	r2, [r3, #24]
 8104966:	687b      	ldr	r3, [r7, #4]
 8104968:	681b      	ldr	r3, [r3, #0]
 810496a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810496e:	619a      	str	r2, [r3, #24]

    return;
 8104970:	e0bc      	b.n	8104aec <HAL_SPI_IRQHandler+0x38c>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8104972:	69bb      	ldr	r3, [r7, #24]
 8104974:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8104978:	2b00      	cmp	r3, #0
 810497a:	f000 80b7 	beq.w	8104aec <HAL_SPI_IRQHandler+0x38c>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 810497e:	69bb      	ldr	r3, [r7, #24]
 8104980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104984:	2b00      	cmp	r3, #0
 8104986:	d00f      	beq.n	81049a8 <HAL_SPI_IRQHandler+0x248>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8104988:	687b      	ldr	r3, [r7, #4]
 810498a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810498e:	f043 0204 	orr.w	r2, r3, #4
 8104992:	687b      	ldr	r3, [r7, #4]
 8104994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8104998:	687b      	ldr	r3, [r7, #4]
 810499a:	681b      	ldr	r3, [r3, #0]
 810499c:	699a      	ldr	r2, [r3, #24]
 810499e:	687b      	ldr	r3, [r7, #4]
 81049a0:	681b      	ldr	r3, [r3, #0]
 81049a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81049a6:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 81049a8:	69bb      	ldr	r3, [r7, #24]
 81049aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81049ae:	2b00      	cmp	r3, #0
 81049b0:	d00f      	beq.n	81049d2 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81049b2:	687b      	ldr	r3, [r7, #4]
 81049b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81049b8:	f043 0201 	orr.w	r2, r3, #1
 81049bc:	687b      	ldr	r3, [r7, #4]
 81049be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 81049c2:	687b      	ldr	r3, [r7, #4]
 81049c4:	681b      	ldr	r3, [r3, #0]
 81049c6:	699a      	ldr	r2, [r3, #24]
 81049c8:	687b      	ldr	r3, [r7, #4]
 81049ca:	681b      	ldr	r3, [r3, #0]
 81049cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81049d0:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 81049d2:	69bb      	ldr	r3, [r7, #24]
 81049d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81049d8:	2b00      	cmp	r3, #0
 81049da:	d00f      	beq.n	81049fc <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 81049dc:	687b      	ldr	r3, [r7, #4]
 81049de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81049e2:	f043 0208 	orr.w	r2, r3, #8
 81049e6:	687b      	ldr	r3, [r7, #4]
 81049e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 81049ec:	687b      	ldr	r3, [r7, #4]
 81049ee:	681b      	ldr	r3, [r3, #0]
 81049f0:	699a      	ldr	r2, [r3, #24]
 81049f2:	687b      	ldr	r3, [r7, #4]
 81049f4:	681b      	ldr	r3, [r3, #0]
 81049f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81049fa:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 81049fc:	69bb      	ldr	r3, [r7, #24]
 81049fe:	f003 0320 	and.w	r3, r3, #32
 8104a02:	2b00      	cmp	r3, #0
 8104a04:	d00f      	beq.n	8104a26 <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8104a06:	687b      	ldr	r3, [r7, #4]
 8104a08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a0c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8104a10:	687b      	ldr	r3, [r7, #4]
 8104a12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8104a16:	687b      	ldr	r3, [r7, #4]
 8104a18:	681b      	ldr	r3, [r3, #0]
 8104a1a:	699a      	ldr	r2, [r3, #24]
 8104a1c:	687b      	ldr	r3, [r7, #4]
 8104a1e:	681b      	ldr	r3, [r3, #0]
 8104a20:	f042 0220 	orr.w	r2, r2, #32
 8104a24:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104a26:	687b      	ldr	r3, [r7, #4]
 8104a28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a2c:	2b00      	cmp	r3, #0
 8104a2e:	d05c      	beq.n	8104aea <HAL_SPI_IRQHandler+0x38a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8104a30:	687b      	ldr	r3, [r7, #4]
 8104a32:	681b      	ldr	r3, [r3, #0]
 8104a34:	681a      	ldr	r2, [r3, #0]
 8104a36:	687b      	ldr	r3, [r7, #4]
 8104a38:	681b      	ldr	r3, [r3, #0]
 8104a3a:	f022 0201 	bic.w	r2, r2, #1
 8104a3e:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8104a40:	687b      	ldr	r3, [r7, #4]
 8104a42:	681b      	ldr	r3, [r3, #0]
 8104a44:	691b      	ldr	r3, [r3, #16]
 8104a46:	687a      	ldr	r2, [r7, #4]
 8104a48:	6812      	ldr	r2, [r2, #0]
 8104a4a:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 8104a4e:	f023 0303 	bic.w	r3, r3, #3
 8104a52:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8104a54:	697b      	ldr	r3, [r7, #20]
 8104a56:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8104a5a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8104a5e:	d138      	bne.n	8104ad2 <HAL_SPI_IRQHandler+0x372>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104a60:	687b      	ldr	r3, [r7, #4]
 8104a62:	681b      	ldr	r3, [r3, #0]
 8104a64:	689a      	ldr	r2, [r3, #8]
 8104a66:	687b      	ldr	r3, [r7, #4]
 8104a68:	681b      	ldr	r3, [r3, #0]
 8104a6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8104a6e:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8104a70:	687b      	ldr	r3, [r7, #4]
 8104a72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104a74:	2b00      	cmp	r3, #0
 8104a76:	d013      	beq.n	8104aa0 <HAL_SPI_IRQHandler+0x340>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8104a78:	687b      	ldr	r3, [r7, #4]
 8104a7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104a7c:	4a1d      	ldr	r2, [pc, #116]	; (8104af4 <HAL_SPI_IRQHandler+0x394>)
 8104a7e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8104a80:	687b      	ldr	r3, [r7, #4]
 8104a82:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104a84:	4618      	mov	r0, r3
 8104a86:	f7fd f995 	bl	8101db4 <HAL_DMA_Abort_IT>
 8104a8a:	4603      	mov	r3, r0
 8104a8c:	2b00      	cmp	r3, #0
 8104a8e:	d007      	beq.n	8104aa0 <HAL_SPI_IRQHandler+0x340>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8104a90:	687b      	ldr	r3, [r7, #4]
 8104a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104a96:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8104a9a:	687b      	ldr	r3, [r7, #4]
 8104a9c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8104aa0:	687b      	ldr	r3, [r7, #4]
 8104aa2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104aa4:	2b00      	cmp	r3, #0
 8104aa6:	d020      	beq.n	8104aea <HAL_SPI_IRQHandler+0x38a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8104aa8:	687b      	ldr	r3, [r7, #4]
 8104aaa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104aac:	4a11      	ldr	r2, [pc, #68]	; (8104af4 <HAL_SPI_IRQHandler+0x394>)
 8104aae:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8104ab0:	687b      	ldr	r3, [r7, #4]
 8104ab2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104ab4:	4618      	mov	r0, r3
 8104ab6:	f7fd f97d 	bl	8101db4 <HAL_DMA_Abort_IT>
 8104aba:	4603      	mov	r3, r0
 8104abc:	2b00      	cmp	r3, #0
 8104abe:	d014      	beq.n	8104aea <HAL_SPI_IRQHandler+0x38a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104ac6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8104aca:	687b      	ldr	r3, [r7, #4]
 8104acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8104ad0:	e00b      	b.n	8104aea <HAL_SPI_IRQHandler+0x38a>
        hspi->State = HAL_SPI_STATE_READY;
 8104ad2:	687b      	ldr	r3, [r7, #4]
 8104ad4:	2201      	movs	r2, #1
 8104ad6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8104ada:	6878      	ldr	r0, [r7, #4]
 8104adc:	f000 f82a 	bl	8104b34 <HAL_SPI_ErrorCallback>
    return;
 8104ae0:	e003      	b.n	8104aea <HAL_SPI_IRQHandler+0x38a>
    return;
 8104ae2:	bf00      	nop
 8104ae4:	e002      	b.n	8104aec <HAL_SPI_IRQHandler+0x38c>
    return;
 8104ae6:	bf00      	nop
 8104ae8:	e000      	b.n	8104aec <HAL_SPI_IRQHandler+0x38c>
    return;
 8104aea:	bf00      	nop
  }
}
 8104aec:	3728      	adds	r7, #40	; 0x28
 8104aee:	46bd      	mov	sp, r7
 8104af0:	bd80      	pop	{r7, pc}
 8104af2:	bf00      	nop
 8104af4:	08104b49 	.word	0x08104b49

08104af8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8104af8:	b480      	push	{r7}
 8104afa:	b083      	sub	sp, #12
 8104afc:	af00      	add	r7, sp, #0
 8104afe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8104b00:	bf00      	nop
 8104b02:	370c      	adds	r7, #12
 8104b04:	46bd      	mov	sp, r7
 8104b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b0a:	4770      	bx	lr

08104b0c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8104b0c:	b480      	push	{r7}
 8104b0e:	b083      	sub	sp, #12
 8104b10:	af00      	add	r7, sp, #0
 8104b12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8104b14:	bf00      	nop
 8104b16:	370c      	adds	r7, #12
 8104b18:	46bd      	mov	sp, r7
 8104b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b1e:	4770      	bx	lr

08104b20 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8104b20:	b480      	push	{r7}
 8104b22:	b083      	sub	sp, #12
 8104b24:	af00      	add	r7, sp, #0
 8104b26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8104b28:	bf00      	nop
 8104b2a:	370c      	adds	r7, #12
 8104b2c:	46bd      	mov	sp, r7
 8104b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b32:	4770      	bx	lr

08104b34 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8104b34:	b480      	push	{r7}
 8104b36:	b083      	sub	sp, #12
 8104b38:	af00      	add	r7, sp, #0
 8104b3a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8104b3c:	bf00      	nop
 8104b3e:	370c      	adds	r7, #12
 8104b40:	46bd      	mov	sp, r7
 8104b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b46:	4770      	bx	lr

08104b48 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8104b48:	b580      	push	{r7, lr}
 8104b4a:	b084      	sub	sp, #16
 8104b4c:	af00      	add	r7, sp, #0
 8104b4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8104b50:	687b      	ldr	r3, [r7, #4]
 8104b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8104b54:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8104b56:	68fb      	ldr	r3, [r7, #12]
 8104b58:	2200      	movs	r2, #0
 8104b5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8104b5e:	68fb      	ldr	r3, [r7, #12]
 8104b60:	2200      	movs	r2, #0
 8104b62:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8104b66:	68fb      	ldr	r3, [r7, #12]
 8104b68:	2201      	movs	r2, #1
 8104b6a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8104b6e:	68f8      	ldr	r0, [r7, #12]
 8104b70:	f7ff ffe0 	bl	8104b34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8104b74:	bf00      	nop
 8104b76:	3710      	adds	r7, #16
 8104b78:	46bd      	mov	sp, r7
 8104b7a:	bd80      	pop	{r7, pc}

08104b7c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8104b7c:	b480      	push	{r7}
 8104b7e:	b085      	sub	sp, #20
 8104b80:	af00      	add	r7, sp, #0
 8104b82:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8104b84:	687b      	ldr	r3, [r7, #4]
 8104b86:	681b      	ldr	r3, [r3, #0]
 8104b88:	695b      	ldr	r3, [r3, #20]
 8104b8a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8104b8c:	687b      	ldr	r3, [r7, #4]
 8104b8e:	681b      	ldr	r3, [r3, #0]
 8104b90:	699a      	ldr	r2, [r3, #24]
 8104b92:	687b      	ldr	r3, [r7, #4]
 8104b94:	681b      	ldr	r3, [r3, #0]
 8104b96:	f042 0208 	orr.w	r2, r2, #8
 8104b9a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8104b9c:	687b      	ldr	r3, [r7, #4]
 8104b9e:	681b      	ldr	r3, [r3, #0]
 8104ba0:	699a      	ldr	r2, [r3, #24]
 8104ba2:	687b      	ldr	r3, [r7, #4]
 8104ba4:	681b      	ldr	r3, [r3, #0]
 8104ba6:	f042 0210 	orr.w	r2, r2, #16
 8104baa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8104bac:	687b      	ldr	r3, [r7, #4]
 8104bae:	681b      	ldr	r3, [r3, #0]
 8104bb0:	681a      	ldr	r2, [r3, #0]
 8104bb2:	687b      	ldr	r3, [r7, #4]
 8104bb4:	681b      	ldr	r3, [r3, #0]
 8104bb6:	f022 0201 	bic.w	r2, r2, #1
 8104bba:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8104bbc:	687b      	ldr	r3, [r7, #4]
 8104bbe:	681b      	ldr	r3, [r3, #0]
 8104bc0:	691b      	ldr	r3, [r3, #16]
 8104bc2:	687a      	ldr	r2, [r7, #4]
 8104bc4:	6812      	ldr	r2, [r2, #0]
 8104bc6:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8104bca:	f023 0303 	bic.w	r3, r3, #3
 8104bce:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104bd0:	687b      	ldr	r3, [r7, #4]
 8104bd2:	681b      	ldr	r3, [r3, #0]
 8104bd4:	689a      	ldr	r2, [r3, #8]
 8104bd6:	687b      	ldr	r3, [r7, #4]
 8104bd8:	681b      	ldr	r3, [r3, #0]
 8104bda:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8104bde:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8104be0:	687b      	ldr	r3, [r7, #4]
 8104be2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104be6:	b2db      	uxtb	r3, r3
 8104be8:	2b04      	cmp	r3, #4
 8104bea:	d014      	beq.n	8104c16 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8104bec:	68fb      	ldr	r3, [r7, #12]
 8104bee:	f003 0320 	and.w	r3, r3, #32
 8104bf2:	2b00      	cmp	r3, #0
 8104bf4:	d00f      	beq.n	8104c16 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8104bf6:	687b      	ldr	r3, [r7, #4]
 8104bf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104bfc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8104c00:	687b      	ldr	r3, [r7, #4]
 8104c02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8104c06:	687b      	ldr	r3, [r7, #4]
 8104c08:	681b      	ldr	r3, [r3, #0]
 8104c0a:	699a      	ldr	r2, [r3, #24]
 8104c0c:	687b      	ldr	r3, [r7, #4]
 8104c0e:	681b      	ldr	r3, [r3, #0]
 8104c10:	f042 0220 	orr.w	r2, r2, #32
 8104c14:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8104c16:	687b      	ldr	r3, [r7, #4]
 8104c18:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104c1c:	b2db      	uxtb	r3, r3
 8104c1e:	2b03      	cmp	r3, #3
 8104c20:	d014      	beq.n	8104c4c <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8104c22:	68fb      	ldr	r3, [r7, #12]
 8104c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104c28:	2b00      	cmp	r3, #0
 8104c2a:	d00f      	beq.n	8104c4c <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8104c2c:	687b      	ldr	r3, [r7, #4]
 8104c2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c32:	f043 0204 	orr.w	r2, r3, #4
 8104c36:	687b      	ldr	r3, [r7, #4]
 8104c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8104c3c:	687b      	ldr	r3, [r7, #4]
 8104c3e:	681b      	ldr	r3, [r3, #0]
 8104c40:	699a      	ldr	r2, [r3, #24]
 8104c42:	687b      	ldr	r3, [r7, #4]
 8104c44:	681b      	ldr	r3, [r3, #0]
 8104c46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8104c4a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8104c4c:	68fb      	ldr	r3, [r7, #12]
 8104c4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104c52:	2b00      	cmp	r3, #0
 8104c54:	d00f      	beq.n	8104c76 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8104c56:	687b      	ldr	r3, [r7, #4]
 8104c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c5c:	f043 0201 	orr.w	r2, r3, #1
 8104c60:	687b      	ldr	r3, [r7, #4]
 8104c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8104c66:	687b      	ldr	r3, [r7, #4]
 8104c68:	681b      	ldr	r3, [r3, #0]
 8104c6a:	699a      	ldr	r2, [r3, #24]
 8104c6c:	687b      	ldr	r3, [r7, #4]
 8104c6e:	681b      	ldr	r3, [r3, #0]
 8104c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104c74:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8104c76:	68fb      	ldr	r3, [r7, #12]
 8104c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104c7c:	2b00      	cmp	r3, #0
 8104c7e:	d00f      	beq.n	8104ca0 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8104c80:	687b      	ldr	r3, [r7, #4]
 8104c82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104c86:	f043 0208 	orr.w	r2, r3, #8
 8104c8a:	687b      	ldr	r3, [r7, #4]
 8104c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104c90:	687b      	ldr	r3, [r7, #4]
 8104c92:	681b      	ldr	r3, [r3, #0]
 8104c94:	699a      	ldr	r2, [r3, #24]
 8104c96:	687b      	ldr	r3, [r7, #4]
 8104c98:	681b      	ldr	r3, [r3, #0]
 8104c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104c9e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8104ca0:	687b      	ldr	r3, [r7, #4]
 8104ca2:	2200      	movs	r2, #0
 8104ca4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8104ca8:	687b      	ldr	r3, [r7, #4]
 8104caa:	2200      	movs	r2, #0
 8104cac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8104cb0:	bf00      	nop
 8104cb2:	3714      	adds	r7, #20
 8104cb4:	46bd      	mov	sp, r7
 8104cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104cba:	4770      	bx	lr

08104cbc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8104cbc:	b580      	push	{r7, lr}
 8104cbe:	b084      	sub	sp, #16
 8104cc0:	af00      	add	r7, sp, #0
 8104cc2:	60f8      	str	r0, [r7, #12]
 8104cc4:	60b9      	str	r1, [r7, #8]
 8104cc6:	603b      	str	r3, [r7, #0]
 8104cc8:	4613      	mov	r3, r2
 8104cca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104ccc:	e010      	b.n	8104cf0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8104cce:	f7fc fbc3 	bl	8101458 <HAL_GetTick>
 8104cd2:	4602      	mov	r2, r0
 8104cd4:	683b      	ldr	r3, [r7, #0]
 8104cd6:	1ad3      	subs	r3, r2, r3
 8104cd8:	69ba      	ldr	r2, [r7, #24]
 8104cda:	429a      	cmp	r2, r3
 8104cdc:	d803      	bhi.n	8104ce6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8104cde:	69bb      	ldr	r3, [r7, #24]
 8104ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104ce4:	d102      	bne.n	8104cec <SPI_WaitOnFlagUntilTimeout+0x30>
 8104ce6:	69bb      	ldr	r3, [r7, #24]
 8104ce8:	2b00      	cmp	r3, #0
 8104cea:	d101      	bne.n	8104cf0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8104cec:	2303      	movs	r3, #3
 8104cee:	e00f      	b.n	8104d10 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8104cf0:	68fb      	ldr	r3, [r7, #12]
 8104cf2:	681b      	ldr	r3, [r3, #0]
 8104cf4:	695a      	ldr	r2, [r3, #20]
 8104cf6:	68bb      	ldr	r3, [r7, #8]
 8104cf8:	4013      	ands	r3, r2
 8104cfa:	68ba      	ldr	r2, [r7, #8]
 8104cfc:	429a      	cmp	r2, r3
 8104cfe:	bf0c      	ite	eq
 8104d00:	2301      	moveq	r3, #1
 8104d02:	2300      	movne	r3, #0
 8104d04:	b2db      	uxtb	r3, r3
 8104d06:	461a      	mov	r2, r3
 8104d08:	79fb      	ldrb	r3, [r7, #7]
 8104d0a:	429a      	cmp	r2, r3
 8104d0c:	d0df      	beq.n	8104cce <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8104d0e:	2300      	movs	r3, #0
}
 8104d10:	4618      	mov	r0, r3
 8104d12:	3710      	adds	r7, #16
 8104d14:	46bd      	mov	sp, r7
 8104d16:	bd80      	pop	{r7, pc}

08104d18 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8104d18:	b480      	push	{r7}
 8104d1a:	b085      	sub	sp, #20
 8104d1c:	af00      	add	r7, sp, #0
 8104d1e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8104d20:	687b      	ldr	r3, [r7, #4]
 8104d22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104d24:	095b      	lsrs	r3, r3, #5
 8104d26:	3301      	adds	r3, #1
 8104d28:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104d2a:	687b      	ldr	r3, [r7, #4]
 8104d2c:	68db      	ldr	r3, [r3, #12]
 8104d2e:	3301      	adds	r3, #1
 8104d30:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8104d32:	68bb      	ldr	r3, [r7, #8]
 8104d34:	3307      	adds	r3, #7
 8104d36:	08db      	lsrs	r3, r3, #3
 8104d38:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8104d3a:	68bb      	ldr	r3, [r7, #8]
 8104d3c:	68fa      	ldr	r2, [r7, #12]
 8104d3e:	fb02 f303 	mul.w	r3, r2, r3
}
 8104d42:	4618      	mov	r0, r3
 8104d44:	3714      	adds	r7, #20
 8104d46:	46bd      	mov	sp, r7
 8104d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104d4c:	4770      	bx	lr
	...

08104d50 <__libc_init_array>:
 8104d50:	b570      	push	{r4, r5, r6, lr}
 8104d52:	4d0d      	ldr	r5, [pc, #52]	; (8104d88 <__libc_init_array+0x38>)
 8104d54:	4c0d      	ldr	r4, [pc, #52]	; (8104d8c <__libc_init_array+0x3c>)
 8104d56:	1b64      	subs	r4, r4, r5
 8104d58:	10a4      	asrs	r4, r4, #2
 8104d5a:	2600      	movs	r6, #0
 8104d5c:	42a6      	cmp	r6, r4
 8104d5e:	d109      	bne.n	8104d74 <__libc_init_array+0x24>
 8104d60:	4d0b      	ldr	r5, [pc, #44]	; (8104d90 <__libc_init_array+0x40>)
 8104d62:	4c0c      	ldr	r4, [pc, #48]	; (8104d94 <__libc_init_array+0x44>)
 8104d64:	f000 f818 	bl	8104d98 <_init>
 8104d68:	1b64      	subs	r4, r4, r5
 8104d6a:	10a4      	asrs	r4, r4, #2
 8104d6c:	2600      	movs	r6, #0
 8104d6e:	42a6      	cmp	r6, r4
 8104d70:	d105      	bne.n	8104d7e <__libc_init_array+0x2e>
 8104d72:	bd70      	pop	{r4, r5, r6, pc}
 8104d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8104d78:	4798      	blx	r3
 8104d7a:	3601      	adds	r6, #1
 8104d7c:	e7ee      	b.n	8104d5c <__libc_init_array+0xc>
 8104d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8104d82:	4798      	blx	r3
 8104d84:	3601      	adds	r6, #1
 8104d86:	e7f2      	b.n	8104d6e <__libc_init_array+0x1e>
 8104d88:	08104dc8 	.word	0x08104dc8
 8104d8c:	08104dc8 	.word	0x08104dc8
 8104d90:	08104dc8 	.word	0x08104dc8
 8104d94:	08104dcc 	.word	0x08104dcc

08104d98 <_init>:
 8104d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104d9a:	bf00      	nop
 8104d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104d9e:	bc08      	pop	{r3}
 8104da0:	469e      	mov	lr, r3
 8104da2:	4770      	bx	lr

08104da4 <_fini>:
 8104da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8104da6:	bf00      	nop
 8104da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8104daa:	bc08      	pop	{r3}
 8104dac:	469e      	mov	lr, r3
 8104dae:	4770      	bx	lr
