Fitter report for Digital_Attendance_Sheet
Wed Apr 18 00:49:28 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB Macrocells
 19. Parallel Expander
 20. Shareable Expander
 21. Logic Cell Interconnection
 22. Fitter Device Options
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Wed Apr 18 00:49:28 2018           ;
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; Digital_Attendance_Sheet                        ;
; Top-level Entity Name     ; Display_On_LCD                                  ;
; Family                    ; MAX3000A                                        ;
; Device                    ; EPM3064ALC44-10                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 49 / 64 ( 77 % )                                ;
; Total pins                ; 17 / 34 ( 50 % )                                ;
+---------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM3064ALC44-10 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/dell/RFID_AttendanceSystem/Drishyam/output_files/Digital_Attendance_Sheet.pin.


+-------------------------------------------------+
; Fitter Resource Usage Summary                   ;
+------------------------------+------------------+
; Resource                     ; Usage            ;
+------------------------------+------------------+
; Logic cells                  ; 49 / 64 ( 77 % ) ;
; Registers                    ; 22 / 64 ( 34 % ) ;
; Number of pterms used        ; 165              ;
; I/O pins                     ; 17 / 34 ( 50 % ) ;
;     -- Clock pins            ; 1 / 2 ( 50 % )   ;
;     -- Dedicated input pins  ; 0 / 2 ( 0 % )    ;
;                              ;                  ;
; Global signals               ; 1                ;
; Shareable expanders          ; 5 / 64 ( 8 % )   ;
; Parallel expanders           ; 6 / 60 ( 10 % )  ;
; Cells using turbo bit        ; 49 / 64 ( 77 % ) ;
; Maximum fan-out              ; 31               ;
; Highest non-global fan-out   ; 31               ;
; Total fan-out                ; 340              ;
; Average fan-out              ; 4.79             ;
+------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                ;
+------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+
; CLK  ; 43    ; --       ; --  ; 8                     ; 0                  ; yes    ; 3.3-V LVTTL  ; User                 ;
; RSTN ; 4     ; --       ; 1   ; 14                    ; 0                  ; no     ; 3.3-V LVTTL  ; User                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+--------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                              ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; D[0] ; 33    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[1] ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[2] ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[3] ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[4] ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[5] ; 26    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[6] ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; D[7] ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; EN   ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; RS   ; 34    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
; RW   ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; 3.3-V LVTTL  ; User                 ; 10 pF ; -                    ; -                   ;
+------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 4        ; 3          ; --       ; RSTN           ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 5        ; 4          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 6        ; 5          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 7        ; 6          ; --       ; TDI            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 8        ; 7          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 9        ; 8          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 10       ; 9          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 13       ; 12         ; --       ; TMS            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 14       ; 13         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 15       ; 14         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 18       ; 17         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 19       ; 18         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 20       ; 19         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 21       ; 20         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 22       ; 21         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 23       ; 22         ; --       ; VCCINT         ; power  ;              ; 3.3V    ;                 ;
; 24       ; 23         ; --       ; D[7]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 25       ; 24         ; --       ; D[6]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 26       ; 25         ; --       ; D[5]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 27       ; 26         ; --       ; D[4]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 28       ; 27         ; --       ; D[3]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 29       ; 28         ; --       ; D[2]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 30       ; 29         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 31       ; 30         ; --       ; D[1]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 32       ; 31         ; --       ; TCK            ; input  ; 3.3-V LVTTL  ;         ; N               ;
; 33       ; 32         ; --       ; D[0]           ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 34       ; 33         ; --       ; RS             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 35       ; 34         ; --       ; VCCIO          ; power  ;              ; 3.3V    ;                 ;
; 36       ; 35         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 37       ; 36         ; --       ; RW             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 38       ; 37         ; --       ; TDO            ; output ; 3.3-V LVTTL  ;         ; N               ;
; 39       ; 38         ; --       ; EN             ; output ; 3.3-V LVTTL  ;         ; Y               ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; CLK            ; input  ; 3.3-V LVTTL  ;         ; Y               ;
; 44       ; 43         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; 3.3-V LVTTL  ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; CLK  ; 43    ; Input ; --    ; 3.3-V LVTTL  ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; 3.3-V PCI    ; 10 pF ; 25 Ohm (Parallel)      ;
; 2.5 V        ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                               ;
+-----------------------------------+------------+------+----------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                          ; Library Name ;
+-----------------------------------+------------+------+----------------------------------------------+--------------+
; |Display_On_LCD                   ; 49         ; 17   ; |Display_On_LCD                              ; work         ;
;    |lpm_counter:CNT_ROLLNO_rtl_0| ; 4          ; 0    ; |Display_On_LCD|lpm_counter:CNT_ROLLNO_rtl_0 ; work         ;
+-----------------------------------+------------+------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------+
; Control Signals                                                                                   ;
+------------+----------+---------+--------------+--------+----------------------+------------------+
; Name       ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+------------+----------+---------+--------------+--------+----------------------+------------------+
; CLK        ; PIN_43   ; 8       ; Clock        ; yes    ; On                   ; --               ;
; CLK_NEW    ; LC30     ; 14      ; Clock        ; no     ; --                   ; --               ;
; CNT_CLK[0] ; LC25     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[1] ; LC20     ; 8       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[2] ; LC32     ; 7       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[3] ; LC21     ; 7       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[4] ; LC22     ; 6       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[5] ; LC23     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; CNT_CLK[6] ; LC26     ; 5       ; Clock enable ; no     ; --                   ; --               ;
; RSTN       ; PIN_4    ; 14      ; Async. clear ; no     ; --                   ; --               ;
+------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; CLK  ; PIN_43   ; 8       ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+------------------------------------------------+
; Non-Global High Fan-Out Signals                ;
+--------------------------------------+---------+
; Name                                 ; Fan-Out ;
+--------------------------------------+---------+
; Q.state_bit_0                        ; 31      ;
; Q.state_bit_1                        ; 31      ;
; Q.state_bit_2                        ; 27      ;
; Q.state_bit_3                        ; 26      ;
; RSTN                                 ; 14      ;
; CLK_NEW                              ; 14      ;
; CNT_ATTENDANCE[2]                    ; 11      ;
; CNT_ATTENDANCE[0]                    ; 11      ;
; CNT_CMD[0]                           ; 11      ;
; Selector12~7                         ; 10      ;
; lpm_counter:CNT_ROLLNO_rtl_0|dffs[0] ; 9       ;
; CNT_ATTENDANCE[1]                    ; 9       ;
; CNT_CMD[1]                           ; 9       ;
; lpm_counter:CNT_ROLLNO_rtl_0|dffs[1] ; 8       ;
; CNT_CMD[2]                           ; 8       ;
; CNT_CLK[1]                           ; 8       ;
; CNT_CLK[0]                           ; 8       ;
; CNT_CLK[3]                           ; 7       ;
; CNT_CLK[2]                           ; 7       ;
; Selector15~6                         ; 6       ;
; lpm_counter:CNT_ROLLNO_rtl_0|dffs[2] ; 6       ;
; CNT_CLK[4]                           ; 6       ;
; lpm_counter:CNT_ROLLNO_rtl_0|dffs[3] ; 5       ;
; CNT_CLK[6]                           ; 5       ;
; CNT_CLK[5]                           ; 5       ;
; D[1]$latch~6                         ; 2       ;
; D[0]$latch~6                         ; 2       ;
; D[2]$latch~6                         ; 2       ;
; D[4]$latch~6                         ; 2       ;
; RS$latch~6                           ; 2       ;
; D[5]$latch~6                         ; 2       ;
; EN$latch~6                           ; 2       ;
; D[7]$latch~6                         ; 2       ;
; D[6]$latch~6                         ; 2       ;
; D[3]$latch~6                         ; 2       ;
; Selector15~5sexpand5                 ; 1       ;
; Selector15~5sexpand4                 ; 1       ;
; Selector15~5sexpand3                 ; 1       ;
; Selector15~5sexpand2                 ; 1       ;
; Selector15~5sexpand1                 ; 1       ;
; ~GND~0                               ; 1       ;
; Selector9~12                         ; 1       ;
; Selector8~12                         ; 1       ;
; Selector11~12                        ; 1       ;
; Selector12~14                        ; 1       ;
; Q.state_bit_0~9                      ; 1       ;
; Q.state_bit_1~9                      ; 1       ;
; Selector9~5                          ; 1       ;
; Selector8~5                          ; 1       ;
; Selector11~5                         ; 1       ;
; Selector6~2                          ; 1       ;
; Selector21~3                         ; 1       ;
; Selector19~1                         ; 1       ;
; WideOr9~1                            ; 1       ;
; Selector13~4                         ; 1       ;
+--------------------------------------+---------+


+-------------------------------------------------+
; Other Routing Usage Summary                     ;
+-----------------------------+-------------------+
; Other Routing Resource Type ; Usage             ;
+-----------------------------+-------------------+
; Output enables              ; 0 / 6 ( 0 % )     ;
; PIA buffers                 ; 64 / 144 ( 44 % ) ;
+-----------------------------+-------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 12.25) ; Number of LABs  (Total = 4) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 1                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 1                           ;
; 14                                      ; 0                           ;
; 15                                      ; 0                           ;
; 16                                      ; 2                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 6                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 1.25) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 3                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                              ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC14       ; CNT_ATTENDANCE[0], Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                                      ; CNT_ATTENDANCE[2], Q.state_bit_1, Q.state_bit_2, Selector12~7, Selector11~5, Selector8~5, Selector8~12, Selector15~5sexpand2, Selector15~5sexpand4                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC11       ; CNT_ATTENDANCE[1], CNT_ATTENDANCE[0], Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                   ; Selector13~4, Q.state_bit_1, Q.state_bit_2, Selector12~7, Selector11~5, Selector8~5, Selector11~12, Selector8~12, Selector15~5sexpand2, Selector15~5sexpand3, Selector15~5sexpand4                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC6        ; Selector8~12, CNT_ATTENDANCE[2], CNT_ATTENDANCE[1], Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CNT_CMD[1], CNT_CMD[0], Q.state_bit_2                                                                                                                                                                             ; D[0]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC4        ; Q.state_bit_1~9, CNT_CMD[2], Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CNT_ATTENDANCE[2], CNT_ATTENDANCE[1], CNT_ATTENDANCE[0], Q.state_bit_3, CLK_NEW, RSTN                                                                                                                                                    ; CNT_CMD[0], CNT_ATTENDANCE[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], CNT_CMD[1], CNT_ATTENDANCE[1], CNT_CMD[2], CNT_ATTENDANCE[2], Selector13~4, Q.state_bit_1, Q.state_bit_0, Q.state_bit_3, WideOr9~1, Q.state_bit_2, Selector12~7, Selector19~1, Selector21~3, lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Selector15~6, Selector6~2, lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector8~5, Selector9~5, Q.state_bit_1~9, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector8~12, Selector9~12, Selector15~5sexpand1 ;
;  A  ; LC10       ; Q.state_bit_0~9, Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, Q.state_bit_2, CLK_NEW, RSTN                                                                                                                                                                                                                         ; CNT_CMD[0], CNT_ATTENDANCE[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], CNT_CMD[1], CNT_ATTENDANCE[1], CNT_CMD[2], CNT_ATTENDANCE[2], Selector13~4, Q.state_bit_1, Q.state_bit_0, Q.state_bit_3, WideOr9~1, Q.state_bit_2, Selector12~7, Selector19~1, Selector21~3, lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Selector15~6, Selector6~2, lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector8~5, Selector9~5, Q.state_bit_1~9, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector8~12, Selector9~12, Selector15~5sexpand1 ;
;  A  ; LC8        ; Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, Q.state_bit_3, CLK_NEW, RSTN                                                                                                                                                                                                                                          ; CNT_CMD[0], CNT_ATTENDANCE[0], CNT_CMD[1], CNT_ATTENDANCE[1], CNT_CMD[2], CNT_ATTENDANCE[2], Selector13~4, Q.state_bit_1, Q.state_bit_0, Q.state_bit_3, WideOr9~1, Q.state_bit_2, Selector12~7, Selector19~1, Selector21~3, Selector15~6, Selector6~2, Selector11~5, Selector8~5, Selector9~5, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector8~12, Selector9~12, Selector15~5sexpand5                                                                                                                                                                          ;
;  A  ; LC3        ; Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CNT_CMD[1], CNT_CMD[0]                                                                                                                                                                                                                                                ; Q.state_bit_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC12       ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                   ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], Selector12~7, Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector9~5, Q.state_bit_0~9, Selector8~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC2        ; Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                                          ; CNT_CMD[1], CNT_CMD[2], Selector13~4, Selector12~7, Selector21~3, Selector15~6, Selector8~5, Q.state_bit_1~9, Q.state_bit_0~9, Selector11~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC7        ; CNT_ATTENDANCE[2], CNT_ATTENDANCE[1], CNT_ATTENDANCE[0], Q.state_bit_0, Q.state_bit_3, Q.state_bit_2, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                 ; CNT_CMD[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], CNT_CMD[1], CNT_CMD[2], Selector13~4, Q.state_bit_1, Q.state_bit_0, Q.state_bit_3, WideOr9~1, Q.state_bit_2, Selector12~7, Selector19~1, Selector21~3, lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Selector15~6, Selector6~2, lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector8~5, Selector9~5, Q.state_bit_1~9, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector8~12, Selector9~12                                                                                ;
;  A  ; LC16       ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                             ; Selector12~7, Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector9~5, Q.state_bit_0~9, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC15       ; CNT_CMD[0], Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                              ; CNT_CMD[2], Selector21~3, Selector15~6, Selector8~5, Q.state_bit_1~9, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC1        ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                       ; Selector12~7, Selector9~5, Q.state_bit_0~9, Selector8~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC13       ; CNT_CMD[1], CNT_CMD[0], Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                  ; Selector13~4, Q.state_bit_1, Selector12~7, Selector15~6, Q.state_bit_0~9, Selector12~14, Selector11~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC9        ; Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Q.state_bit_1, lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], CNT_CMD[2], CNT_CMD[1], CNT_CMD[0]                                                             ; Q.state_bit_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  A  ; LC5        ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Q.state_bit_1, Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, CNT_ATTENDANCE[0], CNT_ATTENDANCE[2], CNT_ATTENDANCE[1]                                                                              ; Selector8~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC21       ; CLK, CNT_CLK[2], CNT_CLK[1], CNT_CLK[0], CNT_CLK[3]                                                                                                                                                                                                                                                                ; CNT_CLK[0], CNT_CLK[2], CNT_CLK[3], CNT_CLK[4], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC22       ; CLK, CNT_CLK[3], CNT_CLK[2], CNT_CLK[1], CNT_CLK[0], CNT_CLK[4]                                                                                                                                                                                                                                                    ; CNT_CLK[0], CNT_CLK[2], CNT_CLK[4], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC23       ; CLK, CNT_CLK[6], CNT_CLK[4], CNT_CLK[3], CNT_CLK[1], CNT_CLK[0], CNT_CLK[2], CNT_CLK[5]                                                                                                                                                                                                                            ; CNT_CLK[0], CNT_CLK[2], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC30       ; CLK, CNT_CLK[6], CNT_CLK[5], CNT_CLK[4], CNT_CLK[3], CNT_CLK[2], CNT_CLK[1], CNT_CLK[0]                                                                                                                                                                                                                            ; CNT_CMD[0], CNT_ATTENDANCE[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], CNT_CMD[1], CNT_ATTENDANCE[1], CNT_CMD[2], CNT_ATTENDANCE[2], Q.state_bit_1, Q.state_bit_0, Q.state_bit_3, Q.state_bit_2, lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[3]                                                                                                                                                                                                                                                         ;
;  B  ; LC29       ; Q.state_bit_3, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                                                         ; CNT_ATTENDANCE[1], CNT_ATTENDANCE[2], Selector13~4, Q.state_bit_1, Q.state_bit_2, Selector12~7, Selector11~5, Selector9~5, Selector8~12, Selector15~5sexpand3, Selector15~5sexpand4                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC26       ; CLK, CNT_CLK[5], CNT_CLK[3], CNT_CLK[1], CNT_CLK[0], CNT_CLK[4], CNT_CLK[2], CNT_CLK[6]                                                                                                                                                                                                                            ; CNT_CLK[0], CNT_CLK[2], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  B  ; LC19       ; Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, Q.state_bit_3                                                                                                                                                                                                                                                         ; EN$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC17       ; Q.state_bit_3, Q.state_bit_1, Q.state_bit_0, Q.state_bit_2                                                                                                                                                                                                                                                         ; D[6]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  B  ; LC25       ; CLK, CNT_CLK[6], CNT_CLK[5], CNT_CLK[4], CNT_CLK[3], CNT_CLK[2], CNT_CLK[1], CNT_CLK[0]                                                                                                                                                                                                                            ; CNT_CLK[0], CNT_CLK[1], CNT_CLK[2], CNT_CLK[3], CNT_CLK[4], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC24       ; Q.state_bit_2, Q.state_bit_1, Q.state_bit_0, Q.state_bit_3                                                                                                                                                                                                                                                         ; RS$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC18       ; Q.state_bit_2, Q.state_bit_0, Q.state_bit_1, CLK_NEW, RSTN                                                                                                                                                                                                                                                         ; lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], Selector12~7, lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Selector11~5, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], Selector9~5, Q.state_bit_0~9, Selector8~12, Selector9~12                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC20       ; CLK, CNT_CLK[1], CNT_CLK[0]                                                                                                                                                                                                                                                                                        ; CNT_CLK[0], CNT_CLK[1], CNT_CLK[2], CNT_CLK[3], CNT_CLK[4], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC32       ; CLK, CNT_CLK[6], CNT_CLK[5], CNT_CLK[4], CNT_CLK[3], CNT_CLK[1], CNT_CLK[0], CNT_CLK[2]                                                                                                                                                                                                                            ; CNT_CLK[0], CNT_CLK[2], CNT_CLK[3], CNT_CLK[4], CNT_CLK[5], CNT_CLK[6], CLK_NEW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  C  ; LC47       ; CNT_CMD[1], CNT_CMD[2], CNT_CMD[0], Q.state_bit_2, Q.state_bit_3, Q.state_bit_0, Q.state_bit_1                                                                                                                                                                                                                     ; D[5]$latch~6, Selector15~5sexpand1, Selector15~5sexpand2, Selector15~5sexpand3, Selector15~5sexpand4, Selector15~5sexpand5                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC40       ; Selector13~4, Selector12~7, D[3]$latch~6                                                                                                                                                                                                                                                                           ; D[3]$latch~6, D[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC48       ; CNT_CMD[1], CNT_CMD[0], Q.state_bit_3, Q.state_bit_2, Q.state_bit_1, Q.state_bit_0                                                                                                                                                                                                                                 ; D[7]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC36       ; Selector15~6, Selector12~7, D[5]$latch~6                                                                                                                                                                                                                                                                           ; D[5]$latch~6, D[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC37       ; Selector12~7, D[4]$latch~6, Selector15~5sexpand1, Selector15~5sexpand2, Selector15~5sexpand3, Selector15~5sexpand4, Selector15~5sexpand5                                                                                                                                                                           ; D[4]$latch~6, D[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC39       ; Selector11~12, CNT_ATTENDANCE[2], Q.state_bit_3, Q.state_bit_0, CNT_ATTENDANCE[1], CNT_ATTENDANCE[0], Q.state_bit_1, lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Q.state_bit_2                                                               ; D[2]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC45       ; Selector12~14, Q.state_bit_2, Q.state_bit_3, CNT_CMD[2], Q.state_bit_0, Q.state_bit_1, CNT_CMD[0], lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], CNT_ATTENDANCE[2], CNT_ATTENDANCE[1], CNT_ATTENDANCE[0] ; D[3]$latch~6, D[6]$latch~6, D[7]$latch~6, EN$latch~6, D[5]$latch~6, RS$latch~6, D[4]$latch~6, D[2]$latch~6, D[0]$latch~6, D[1]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC41       ; Selector11~5, Selector12~7, D[2]$latch~6                                                                                                                                                                                                                                                                           ; D[2]$latch~6, D[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC34       ; CNT_ATTENDANCE[2], CNT_ATTENDANCE[0], Q.state_bit_1, Q.state_bit_3, Q.state_bit_0, CNT_CMD[2], CNT_CMD[0], Q.state_bit_2                                                                                                                                                                                           ; D[3]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC43       ; Selector9~12, lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], Q.state_bit_2, lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0], Q.state_bit_1, Q.state_bit_3, Q.state_bit_0, CNT_ATTENDANCE[0]                                                                ; D[1]$latch~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC46       ; Selector9~5, Selector12~7, D[1]$latch~6                                                                                                                                                                                                                                                                            ; D[1]$latch~6, D[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC35       ; Selector19~1, Selector12~7, D[6]$latch~6                                                                                                                                                                                                                                                                           ; D[6]$latch~6, D[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC33       ; Selector21~3, Selector12~7, D[7]$latch~6                                                                                                                                                                                                                                                                           ; D[7]$latch~6, D[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  C  ; LC44       ; Q.state_bit_2, Q.state_bit_3, CNT_CMD[2], CNT_CMD[1], Q.state_bit_0, Q.state_bit_1                                                                                                                                                                                                                                 ; Selector12~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC38       ; CNT_CMD[2], CNT_CMD[1], CNT_CMD[0], Q.state_bit_3, Q.state_bit_1, Q.state_bit_2, Q.state_bit_0, CNT_ATTENDANCE[2]                                                                                                                                                                                                  ; Selector11~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC42       ; CNT_CMD[2], CNT_CMD[1], CNT_CMD[0], Q.state_bit_2, Q.state_bit_1, Q.state_bit_3, Q.state_bit_0, lpm_counter:CNT_ROLLNO_rtl_0|dffs[2], lpm_counter:CNT_ROLLNO_rtl_0|dffs[1], lpm_counter:CNT_ROLLNO_rtl_0|dffs[3], lpm_counter:CNT_ROLLNO_rtl_0|dffs[0]                                                             ; Selector9~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC51       ; Selector6~2, Selector12~7, RS$latch~6                                                                                                                                                                                                                                                                              ; RS$latch~6, RS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC49       ; Selector8~5, Selector12~7, D[0]$latch~6                                                                                                                                                                                                                                                                            ; D[0]$latch~6, D[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  D  ; LC57       ; WideOr9~1, Selector12~7, EN$latch~6                                                                                                                                                                                                                                                                                ; EN$latch~6, EN                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  D  ; LC53       ;                                                                                                                                                                                                                                                                                                                    ; RW                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM3064ALC44-10 for design "Digital_Attendance_Sheet"
Info: Quartus II 32-bit Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 293 megabytes
    Info: Processing ended: Wed Apr 18 00:49:28 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


