Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Mar 24 20:18:13 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[57]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[58]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[59]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[60]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[61]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 704 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.451      -25.442                    143                 2015        0.044        0.000                      0                 2015        2.596        0.000                       0                   710  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0         -0.451      -25.442                    143                 2015        0.122        0.000                      0                 2015        2.596        0.000                       0                   706  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1       -0.450      -25.328                    142                 2015        0.122        0.000                      0                 2015        2.596        0.000                       0                   706  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -0.451      -25.442                    143                 2015        0.044        0.000                      0                 2015  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -0.451      -25.442                    143                 2015        0.044        0.000                      0                 2015  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          143  Failing Endpoints,  Worst Slack       -0.451ns,  Total Violation      -25.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 2.312ns (28.962%)  route 5.671ns (71.038%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.138 r  U_xgriscv/dp/prD/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     7.138    U_xgriscv/dp/prD/p_1_in[14]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.029     6.687    U_xgriscv/dp/prD/q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 2.312ns (28.792%)  route 5.718ns (71.208%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  U_xgriscv/dp/prD/q[34]_i_1/O
                         net (fo=1, routed)           0.000     7.185    U_xgriscv/dp/prD/p_1_in[34]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.081     6.738    U_xgriscv/dp/prD/q_reg[34]
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.312ns (29.109%)  route 5.630ns (70.891%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.124     7.097 r  U_xgriscv/dp/prD/q[11]_i_1/O
                         net (fo=1, routed)           0.000     7.097    U_xgriscv/dp/prD/p_1_in[11]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.029     6.680    U_xgriscv/dp/prD/q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.305ns (28.730%)  route 5.718ns (71.270%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.117     7.178 r  U_xgriscv/dp/prD/q[42]_i_1/O
                         net (fo=1, routed)           0.000     7.178    U_xgriscv/dp/prD/p_1_in[42]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.118     6.775    U_xgriscv/dp/prD/q_reg[42]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.306ns (28.908%)  route 5.671ns (71.092%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.118     7.132 r  U_xgriscv/dp/prD/q[55]_i_1/O
                         net (fo=1, routed)           0.000     7.132    U_xgriscv/dp/prD/p_1_in[55]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.075     6.733    U_xgriscv/dp/prD/q_reg[55]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.312ns (29.070%)  route 5.641ns (70.930%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.984    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.108    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.077     6.736    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 2.306ns (29.056%)  route 5.630ns (70.944%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.118     7.091 r  U_xgriscv/dp/prD/q[50]_i_1/O
                         net (fo=1, routed)           0.000     7.091    U_xgriscv/dp/prD/p_1_in[50]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.075     6.726    U_xgriscv/dp/prD/q_reg[50]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 2.312ns (29.171%)  route 5.614ns (70.829%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.923     6.957    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.081 r  U_xgriscv/dp/prD/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     7.081    U_xgriscv/dp/prD/p_1_in[18]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.081     6.740    U_xgriscv/dp/prD/q_reg[18]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.312ns (29.365%)  route 5.561ns (70.635%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.871     6.904    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  U_xgriscv/dp/prD/q[54]_i_1/O
                         net (fo=1, routed)           0.000     7.028    U_xgriscv/dp/prD/p_1_in[54]
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)        0.032     6.689    U_xgriscv/dp/prD/q_reg[54]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.312ns (29.377%)  route 5.558ns (70.623%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.868     6.901    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.124     7.025 r  U_xgriscv/dp/prD/q[47]_i_1/O
                         net (fo=1, routed)           0.000     7.025    U_xgriscv/dp/prD/p_1_in[47]
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.031     6.688    U_xgriscv/dp/prD/q_reg[47]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 -0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.275    -0.538    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.275    -0.538    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y106     U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y106     U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_16_16/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_16_16/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_17_17/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_17_17/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X8Y129     U_dmem/RAM_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X8Y129     U_dmem/RAM_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y131     U_dmem/RAM_reg_0_127_27_27/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y131     U_dmem/RAM_reg_0_127_27_27/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y132    U_dmem/RAM_reg_0_127_28_28/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y132    U_dmem/RAM_reg_0_127_28_28/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          142  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation      -25.328ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 2.312ns (28.962%)  route 5.671ns (71.038%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.138 r  U_xgriscv/dp/prD/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     7.138    U_xgriscv/dp/prD/p_1_in[14]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.659    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.029     6.688    U_xgriscv/dp/prD/q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 2.312ns (28.792%)  route 5.718ns (71.208%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  U_xgriscv/dp/prD/q[34]_i_1/O
                         net (fo=1, routed)           0.000     7.185    U_xgriscv/dp/prD/p_1_in[34]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.658    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.081     6.739    U_xgriscv/dp/prD/q_reg[34]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.312ns (29.109%)  route 5.630ns (70.891%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.124     7.097 r  U_xgriscv/dp/prD/q[11]_i_1/O
                         net (fo=1, routed)           0.000     7.097    U_xgriscv/dp/prD/p_1_in[11]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.652    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.029     6.681    U_xgriscv/dp/prD/q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.681    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.402ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.305ns (28.730%)  route 5.718ns (71.270%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.117     7.178 r  U_xgriscv/dp/prD/q[42]_i_1/O
                         net (fo=1, routed)           0.000     7.178    U_xgriscv/dp/prD/p_1_in[42]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.658    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.118     6.776    U_xgriscv/dp/prD/q_reg[42]
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 -0.402    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.306ns (28.908%)  route 5.671ns (71.092%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.118     7.132 r  U_xgriscv/dp/prD/q[55]_i_1/O
                         net (fo=1, routed)           0.000     7.132    U_xgriscv/dp/prD/p_1_in[55]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.659    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.075     6.734    U_xgriscv/dp/prD/q_reg[55]
  -------------------------------------------------------------------
                         required time                          6.734    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.312ns (29.070%)  route 5.641ns (70.930%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.984    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.108    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.660    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.077     6.737    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 2.306ns (29.056%)  route 5.630ns (70.944%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.118     7.091 r  U_xgriscv/dp/prD/q[50]_i_1/O
                         net (fo=1, routed)           0.000     7.091    U_xgriscv/dp/prD/p_1_in[50]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.652    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.075     6.727    U_xgriscv/dp/prD/q_reg[50]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 2.312ns (29.171%)  route 5.614ns (70.829%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.923     6.957    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.081 r  U_xgriscv/dp/prD/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     7.081    U_xgriscv/dp/prD/p_1_in[18]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.660    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.081     6.741    U_xgriscv/dp/prD/q_reg[18]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.339ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.312ns (29.365%)  route 5.561ns (70.635%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.871     6.904    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  U_xgriscv/dp/prD/q[54]_i_1/O
                         net (fo=1, routed)           0.000     7.028    U_xgriscv/dp/prD/p_1_in[54]
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.658    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)        0.032     6.690    U_xgriscv/dp/prD/q_reg[54]
  -------------------------------------------------------------------
                         required time                          6.690    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.339    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.312ns (29.377%)  route 5.558ns (70.623%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.868     6.901    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.124     7.025 r  U_xgriscv/dp/prD/q[47]_i_1/O
                         net (fo=1, routed)           0.000     7.025    U_xgriscv/dp/prD/p_1_in[47]
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.031     6.689    U_xgriscv/dp/prD/q_reg[47]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 -0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.560    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.306    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.275    -0.538    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.275    -0.538    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y106     U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y106     U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y107     U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         7.692       6.692      SLICE_X2Y104     U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.846       2.596      SLICE_X6Y122     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_16_16/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_16_16/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_17_17/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y131    U_dmem/RAM_reg_0_127_17_17/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y130     U_dmem/RAM_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X8Y129     U_dmem/RAM_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X8Y129     U_dmem/RAM_reg_0_127_10_10/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y131     U_dmem/RAM_reg_0_127_27_27/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X6Y131     U_dmem/RAM_reg_0_127_27_27/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y132    U_dmem/RAM_reg_0_127_28_28/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         3.846       2.596      SLICE_X10Y132    U_dmem/RAM_reg_0_127_28_28/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :          143  Failing Endpoints,  Worst Slack       -0.451ns,  Total Violation      -25.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 2.312ns (28.962%)  route 5.671ns (71.038%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.138 r  U_xgriscv/dp/prD/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     7.138    U_xgriscv/dp/prD/p_1_in[14]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.029     6.687    U_xgriscv/dp/prD/q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 2.312ns (28.792%)  route 5.718ns (71.208%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  U_xgriscv/dp/prD/q[34]_i_1/O
                         net (fo=1, routed)           0.000     7.185    U_xgriscv/dp/prD/p_1_in[34]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.081     6.738    U_xgriscv/dp/prD/q_reg[34]
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.312ns (29.109%)  route 5.630ns (70.891%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.124     7.097 r  U_xgriscv/dp/prD/q[11]_i_1/O
                         net (fo=1, routed)           0.000     7.097    U_xgriscv/dp/prD/p_1_in[11]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.029     6.680    U_xgriscv/dp/prD/q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.305ns (28.730%)  route 5.718ns (71.270%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.117     7.178 r  U_xgriscv/dp/prD/q[42]_i_1/O
                         net (fo=1, routed)           0.000     7.178    U_xgriscv/dp/prD/p_1_in[42]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.118     6.775    U_xgriscv/dp/prD/q_reg[42]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.306ns (28.908%)  route 5.671ns (71.092%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.118     7.132 r  U_xgriscv/dp/prD/q[55]_i_1/O
                         net (fo=1, routed)           0.000     7.132    U_xgriscv/dp/prD/p_1_in[55]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.075     6.733    U_xgriscv/dp/prD/q_reg[55]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.312ns (29.070%)  route 5.641ns (70.930%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.984    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.108    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.077     6.736    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 2.306ns (29.056%)  route 5.630ns (70.944%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.118     7.091 r  U_xgriscv/dp/prD/q[50]_i_1/O
                         net (fo=1, routed)           0.000     7.091    U_xgriscv/dp/prD/p_1_in[50]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.075     6.726    U_xgriscv/dp/prD/q_reg[50]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 2.312ns (29.171%)  route 5.614ns (70.829%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.923     6.957    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.081 r  U_xgriscv/dp/prD/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     7.081    U_xgriscv/dp/prD/p_1_in[18]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.081     6.740    U_xgriscv/dp/prD/q_reg[18]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.312ns (29.365%)  route 5.561ns (70.635%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.871     6.904    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  U_xgriscv/dp/prD/q[54]_i_1/O
                         net (fo=1, routed)           0.000     7.028    U_xgriscv/dp/prD/p_1_in[54]
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)        0.032     6.689    U_xgriscv/dp/prD/q_reg[54]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0 rise@7.692ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.312ns (29.377%)  route 5.558ns (70.623%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.868     6.901    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.124     7.025 r  U_xgriscv/dp/prD/q[47]_i_1/O
                         net (fo=1, routed)           0.000     7.025    U_xgriscv/dp/prD/p_1_in[47]
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.031     6.688    U_xgriscv/dp/prD/q_reg[47]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 -0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.058    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :          143  Failing Endpoints,  Worst Slack       -0.451ns,  Total Violation      -25.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 2.312ns (28.962%)  route 5.671ns (71.038%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.138 r  U_xgriscv/dp/prD/q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     7.138    U_xgriscv/dp/prD/p_1_in[14]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[14]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.029     6.687    U_xgriscv/dp/prD/q_reg[14]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.030ns  (logic 2.312ns (28.792%)  route 5.718ns (71.208%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.124     7.185 r  U_xgriscv/dp/prD/q[34]_i_1/O
                         net (fo=1, routed)           0.000     7.185    U_xgriscv/dp/prD/p_1_in[34]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[34]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.081     6.738    U_xgriscv/dp/prD/q_reg[34]
  -------------------------------------------------------------------
                         required time                          6.738    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.312ns (29.109%)  route 5.630ns (70.891%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.124     7.097 r  U_xgriscv/dp/prD/q[11]_i_1/O
                         net (fo=1, routed)           0.000     7.097    U_xgriscv/dp/prD/p_1_in[11]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[11]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.029     6.680    U_xgriscv/dp/prD/q_reg[11]
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.305ns (28.730%)  route 5.718ns (71.270%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          1.027     7.061    U_xgriscv/dp/prD/flushD1__3
    SLICE_X12Y114        LUT4 (Prop_lut4_I1_O)        0.117     7.178 r  U_xgriscv/dp/prD/q[42]_i_1/O
                         net (fo=1, routed)           0.000     7.178    U_xgriscv/dp/prD/p_1_in[42]
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X12Y114        FDCE                                         r  U_xgriscv/dp/prD/q_reg[42]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X12Y114        FDCE (Setup_fdce_C_D)        0.118     6.775    U_xgriscv/dp/prD/q_reg[42]
  -------------------------------------------------------------------
                         required time                          6.775    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.399ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.306ns (28.908%)  route 5.671ns (71.092%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 6.175 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.981     7.014    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y116        LUT4 (Prop_lut4_I1_O)        0.118     7.132 r  U_xgriscv/dp/prD/q[55]_i_1/O
                         net (fo=1, routed)           0.000     7.132    U_xgriscv/dp/prD/p_1_in[55]
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.504     6.175    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y116        FDCE                                         r  U_xgriscv/dp/prD/q_reg[55]/C
                         clock pessimism              0.560     6.735    
                         clock uncertainty           -0.077     6.658    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.075     6.733    U_xgriscv/dp/prD/q_reg[55]
  -------------------------------------------------------------------
                         required time                          6.733    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                 -0.399    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.953ns  (logic 2.312ns (29.070%)  route 5.641ns (70.930%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.951     6.984    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.108 r  U_xgriscv/dp/prD/q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     7.108    U_xgriscv/dp/prD/p_1_in[13]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[13]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.077     6.736    U_xgriscv/dp/prD/q_reg[13]
  -------------------------------------------------------------------
                         required time                          6.736    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 2.306ns (29.056%)  route 5.630ns (70.944%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 6.168 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.940     6.973    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y120        LUT4 (Prop_lut4_I1_O)        0.118     7.091 r  U_xgriscv/dp/prD/q[50]_i_1/O
                         net (fo=1, routed)           0.000     7.091    U_xgriscv/dp/prD/p_1_in[50]
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.497     6.168    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y120        FDCE                                         r  U_xgriscv/dp/prD/q_reg[50]/C
                         clock pessimism              0.560     6.728    
                         clock uncertainty           -0.077     6.651    
    SLICE_X13Y120        FDCE (Setup_fdce_C_D)        0.075     6.726    U_xgriscv/dp/prD/q_reg[50]
  -------------------------------------------------------------------
                         required time                          6.726    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.926ns  (logic 2.312ns (29.171%)  route 5.614ns (70.829%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 6.176 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.923     6.957    U_xgriscv/dp/prD/flushD1__3
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.124     7.081 r  U_xgriscv/dp/prD/q[18]_i_1__1/O
                         net (fo=1, routed)           0.000     7.081    U_xgriscv/dp/prD/p_1_in[18]
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.505     6.176    U_xgriscv/dp/prD/clk_out2
    SLICE_X10Y115        FDCE                                         r  U_xgriscv/dp/prD/q_reg[18]/C
                         clock pessimism              0.560     6.736    
                         clock uncertainty           -0.077     6.659    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.081     6.740    U_xgriscv/dp/prD/q_reg[18]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -7.081    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.340ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.873ns  (logic 2.312ns (29.365%)  route 5.561ns (70.635%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.871     6.904    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y113        LUT4 (Prop_lut4_I1_O)        0.124     7.028 r  U_xgriscv/dp/prD/q[54]_i_1/O
                         net (fo=1, routed)           0.000     7.028    U_xgriscv/dp/prD/p_1_in[54]
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y113        FDCE                                         r  U_xgriscv/dp/prD/q_reg[54]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X13Y113        FDCE (Setup_fdce_C_D)        0.032     6.689    U_xgriscv/dp/prD/q_reg[54]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 -0.340    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/prD/q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out2_clk_wiz_0_1 rise@7.692ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 2.312ns (29.377%)  route 5.558ns (70.623%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 6.174 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.695    -0.845    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X4Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.389 r  U_xgriscv/dp/pr3W/q_reg[1]/Q
                         net (fo=149, routed)         1.185     0.796    U_xgriscv/dp/prD/q_reg[4]_4[1]
    SLICE_X7Y116         LUT6 (Prop_lut6_I4_O)        0.124     0.920 r  U_xgriscv/dp/prD/q[30]_i_4__0/O
                         net (fo=1, routed)           0.528     1.448    U_xgriscv/dp/prD/q[30]_i_4__0_n_0
    SLICE_X11Y116        LUT5 (Prop_lut5_I1_O)        0.124     1.572 r  U_xgriscv/dp/prD/q[30]_i_2__1/O
                         net (fo=58, routed)          0.651     2.223    U_xgriscv/dp/prD/q[30]_i_2__1_n_0
    SLICE_X12Y115        LUT5 (Prop_lut5_I0_O)        0.124     2.347 r  U_xgriscv/dp/prD/q[0]_i_2__1/O
                         net (fo=5, routed)           1.120     3.467    U_xgriscv/dp/prD/rdata2D[0]
    SLICE_X10Y117        LUT4 (Prop_lut4_I0_O)        0.124     3.591 r  U_xgriscv/dp/prD/ltu_carry_i_8/O
                         net (fo=1, routed)           0.000     3.591    U_xgriscv/dp/cmp/q_reg[6][0]
    SLICE_X10Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.104 r  U_xgriscv/dp/cmp/ltu_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    U_xgriscv/dp/cmp/ltu_carry_n_0
    SLICE_X10Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.221 r  U_xgriscv/dp/cmp/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.221    U_xgriscv/dp/cmp/ltu_carry__0_n_0
    SLICE_X10Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.338 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.338    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X10Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.455 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.760     5.215    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X13Y121        LUT6 (Prop_lut6_I3_O)        0.124     5.339 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.293     5.631    U_xgriscv/dp/prD/ltD
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124     5.755 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.154     5.909    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X13Y119        LUT3 (Prop_lut3_I2_O)        0.124     6.033 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.868     6.901    U_xgriscv/dp/prD/flushD1__3
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.124     7.025 r  U_xgriscv/dp/prD/q[47]_i_1/O
                         net (fo=1, routed)           0.000     7.025    U_xgriscv/dp/prD/p_1_in[47]
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  clk (IN)
                         net (fo=0)                   0.000     7.692    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     9.104 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.265    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     2.942 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     4.581    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.672 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         1.503     6.174    U_xgriscv/dp/prD/clk_out2
    SLICE_X11Y117        FDCE                                         r  U_xgriscv/dp/prD/q_reg[47]/C
                         clock pessimism              0.560     6.734    
                         clock uncertainty           -0.077     6.657    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.031     6.688    U_xgriscv/dp/prD/q_reg[47]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                 -0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.974%)  route 0.251ns (64.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[2]/Q
                         net (fo=149, routed)         0.251    -0.184    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/ADDRD2
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.859    -0.814    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/WCLK
    SLICE_X6Y118         RAMS32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.254    -0.560    
                         clock uncertainty            0.077    -0.483    
    SLICE_X6Y118         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.229    U_xgriscv/dp/rf/rf_reg_r3_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA/CLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3W/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.154%)  route 0.343ns (70.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.588    -0.576    U_xgriscv/dp/pr3W/clk_out2
    SLICE_X7Y120         FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  U_xgriscv/dp/pr3W/q_reg[0]/Q
                         net (fo=149, routed)         0.343    -0.093    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/ADDRD0
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=704, routed)         0.860    -0.813    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y120         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.275    -0.538    
                         clock uncertainty            0.077    -0.461    
    SLICE_X2Y120         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.151    U_xgriscv/dp/rf/rf_reg_r3_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.058    





