INFO: $08 <-- 0x00000000
INFO: $12 <-- 0x00000001
INFO: memory[0x00000000..0x00000003] <-- 0x8d090000
INFO: memory[0x00000004..0x00000007] <-- 0x8d0a0004
INFO: memory[0x00000008..0x0000000b] <-- 0x00000020
INFO: memory[0x0000000c..0x0000000f] <-- 0x00000020
INFO: memory[0x00000010..0x00000013] <-- 0x012a5820
INFO: memory[0x00000014..0x00000017] <-- 0x00000020
INFO: memory[0x00000018..0x0000001b] <-- 0x00000020
INFO: memory[0x0000001c..0x0000001f] <-- 0xad0b0008
INFO: memory[0x00000020..0x00000023] <-- 0x016c6822
INFO: memory[0x00000024..0x00000027] <-- 0x00000020
INFO: memory[0x00000028..0x0000002b] <-- 0x00000020
INFO: memory[0x0000002c..0x0000002f] <-- 0xad0d000c
INFO: memory[0x00000030..0x00000033] <-- 0x00000020
INFO: memory[0x00000034..0x00000037] <-- 0x00000020
INFO: memory[0x00000038..0x0000003b] <-- 0x00000020
INFO: memory[0x0000003c..0x0000003f] <-- 0x00000020
INFO: memory[0x00000000..0x00000003] <-- 0x00000010
INFO: memory[0x00000004..0x00000007] <-- 0x00000055
==================== Cycle 0 ====================
PC = 0xfffffffc
Registers:
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000000
    instr   = 0x00000000
  ID-EX Latch:
    pcPlus4         = 0x00000000
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000000
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b00
    ctrlEXRegDst    = 0b0
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000000
    aluResult       = 0x00000000
    aluZero         = 0b0
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000000
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b0
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 1
==================== Cycle 1 ====================
PC = 0x00000000
Registers:
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000004
    instr   = 0x8d090000
  ID-EX Latch:
    pcPlus4         = 0x00000000
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000000
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000000
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000000
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b0
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 2
WARNING: Unsupported `funct' 0
==================== Cycle 2 ====================
PC = 0x00000004
Registers:
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000008
    instr   = 0x8d0a0004
  ID-EX Latch:
    pcPlus4         = 0x00000004
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000000
    instr_20_16     = 0b01001
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b1
    ctrlEXALUOp     = 0b00
    ctrlEXRegDst    = 0b0
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b1
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b1
  EX-MEM Latch:
    branchTarget    = 0x00000000
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000000
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b0
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 3
==================== Cycle 3 ====================
PC = 0x00000008
Registers:
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x0000000c
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000008
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000004
    instr_20_16     = 0b01010
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b1
    ctrlEXALUOp     = 0b00
    ctrlEXRegDst    = 0b0
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b1
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b1
  EX-MEM Latch:
    branchTarget    = 0x00000004
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b01001
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b1
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b1
  MEM-WB Latch:
    readData       = 0x00000000
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 4
==================== Cycle 4 ====================
PC = 0x0000000c
Registers:
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000010
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x0000000c
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000018
    aluResult       = 0x00000004
    aluZero         = 0b0
    readData2       = 0x00000000
    rd              = 0b01010
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b1
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b1
  MEM-WB Latch:
    readData       = 0x00000010
    aluResult      = 0x00000000
    rd             = 0b01001
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b1
INFO: Simulating cycle 5
==================== Cycle 5 ====================
PC = 0x00000010
Registers:
  $09 = 0x00000010
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000014
    instr   = 0x012a5820
  ID-EX Latch:
    pcPlus4         = 0x00000010
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x0000008c
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000004
    rd             = 0b01010
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b1
INFO: Simulating cycle 6
==================== Cycle 6 ====================
PC = 0x00000014
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000018
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000014
    readData1       = 0x00000010
    readData2       = 0x00000055
    immediate       = 0x00005820
    instr_20_16     = 0b01010
    instr_15_11     = 0b01011
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000090
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 7
==================== Cycle 7 ====================
PC = 0x00000018
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x0000001c
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000018
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00016094
    aluResult       = 0x00000065
    aluZero         = 0b0
    readData2       = 0x00000055
    rd              = 0b01011
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 8
==================== Cycle 8 ====================
PC = 0x0000001c
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000020
    instr   = 0xad0b0008
  ID-EX Latch:
    pcPlus4         = 0x0000001c
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000098
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000065
    rd             = 0b01011
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 9
==================== Cycle 9 ====================
PC = 0x00000020
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000024
    instr   = 0x016c6822
  ID-EX Latch:
    pcPlus4         = 0x00000020
    readData1       = 0x00000000
    readData2       = 0x00000065
    immediate       = 0x00000008
    instr_20_16     = 0b01011
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b1
    ctrlEXALUOp     = 0b00
    ctrlEXRegDst    = 0b0
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b1
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x0000009c
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 10
==================== Cycle 10 ====================
PC = 0x00000024
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000028
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000024
    readData1       = 0x00000065
    readData2       = 0x00000001
    immediate       = 0x00006822
    instr_20_16     = 0b01100
    instr_15_11     = 0b01101
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000040
    aluResult       = 0x00000008
    aluZero         = 0b0
    readData2       = 0x00000065
    rd              = 0b01011
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b1
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 11
==================== Cycle 11 ====================
PC = 0x00000028
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x0000002c
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000028
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x0001a0ac
    aluResult       = 0x00000064
    aluZero         = 0b0
    readData2       = 0x00000001
    rd              = 0b01101
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000008
    rd             = 0b01011
    ctrlWBRegWrite = 0b0
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 12
==================== Cycle 12 ====================
PC = 0x0000002c
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000030
    instr   = 0xad0d000c
  ID-EX Latch:
    pcPlus4         = 0x0000002c
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x000000a8
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000064
    rd             = 0b01101
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 13
==================== Cycle 13 ====================
PC = 0x00000030
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
  $13 = 0x00000064
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000034
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000030
    readData1       = 0x00000000
    readData2       = 0x00000064
    immediate       = 0x0000000c
    instr_20_16     = 0b01101
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b1
    ctrlEXALUOp     = 0b00
    ctrlEXRegDst    = 0b0
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b1
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x000000ac
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 14
==================== Cycle 14 ====================
PC = 0x00000034
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
  $13 = 0x00000064
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000038
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000034
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x00000060
    aluResult       = 0x0000000c
    aluZero         = 0b0
    readData2       = 0x00000064
    rd              = 0b01101
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b1
    ctrlWBRegWrite  = 0b0
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 15
==================== Cycle 15 ====================
PC = 0x00000038
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
  $13 = 0x00000064
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
  memory[0x0000000c..0x0000000f] = 0x00000064
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x0000003c
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x00000038
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x000000b4
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x0000000c
    rd             = 0b01101
    ctrlWBRegWrite = 0b0
    ctrlWBMemToReg = 0b0
INFO: Simulating cycle 16
==================== Cycle 16 ====================
PC = 0x0000003c
Registers:
  $09 = 0x00000010
  $10 = 0x00000055
  $11 = 0x00000065
  $12 = 0x00000001
  $13 = 0x00000064
Data Memory:
  memory[0x00000000..0x00000003] = 0x00000010
  memory[0x00000004..0x00000007] = 0x00000055
  memory[0x00000008..0x0000000b] = 0x00000065
  memory[0x0000000c..0x0000000f] = 0x00000064
Instruction Memory:
  memory[0x00000000..0x00000003] = 0x8d090000
  memory[0x00000004..0x00000007] = 0x8d0a0004
  memory[0x00000008..0x0000000b] = 0x00000020
  memory[0x0000000c..0x0000000f] = 0x00000020
  memory[0x00000010..0x00000013] = 0x012a5820
  memory[0x00000014..0x00000017] = 0x00000020
  memory[0x00000018..0x0000001b] = 0x00000020
  memory[0x0000001c..0x0000001f] = 0xad0b0008
  memory[0x00000020..0x00000023] = 0x016c6822
  memory[0x00000024..0x00000027] = 0x00000020
  memory[0x00000028..0x0000002b] = 0x00000020
  memory[0x0000002c..0x0000002f] = 0xad0d000c
  memory[0x00000030..0x00000033] = 0x00000020
  memory[0x00000034..0x00000037] = 0x00000020
  memory[0x00000038..0x0000003b] = 0x00000020
  memory[0x0000003c..0x0000003f] = 0x00000020
Latches:
  IF-ID Latch:
    pcPlus4 = 0x00000040
    instr   = 0x00000020
  ID-EX Latch:
    pcPlus4         = 0x0000003c
    readData1       = 0x00000000
    readData2       = 0x00000000
    immediate       = 0x00000020
    instr_20_16     = 0b00000
    instr_15_11     = 0b00000
    ctrlEXALUSrc    = 0b0
    ctrlEXALUOp     = 0b10
    ctrlEXRegDst    = 0b1
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  EX-MEM Latch:
    branchTarget    = 0x000000b8
    aluResult       = 0x00000000
    aluZero         = 0b1
    readData2       = 0x00000000
    rd              = 0b00000
    ctrlMEMBranch   = 0b0
    ctrlMEMMemRead  = 0b0
    ctrlMEMMemWrite = 0b0
    ctrlWBRegWrite  = 0b1
    ctrlWBMemToReg  = 0b0
  MEM-WB Latch:
    readData       = 0x00000055
    aluResult      = 0x00000000
    rd             = 0b00000
    ctrlWBRegWrite = 0b1
    ctrlWBMemToReg = 0b0
