// Seed: 1499406262
module module_0 (
    output wor  id_0,
    input  tri0 id_1
);
  assign id_0 = id_1 + id_1;
  assign module_1.id_5 = 0;
  assign id_0 = id_1;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    input wand id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri1 id_13
    , id_19,
    output tri0 id_14,
    output tri id_15,
    output supply0 id_16,
    input wire id_17
    , id_20
);
  assign id_6 = id_10;
  always id_8 = 1;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  logic id_21;
  ;
  initial id_19 = -1;
  assign id_15 = 1;
endmodule : SymbolIdentifier
