// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1432\sampleModel1432_3_sub\Mysubsystem_9.v
// Created: 2024-06-10 03:05:38
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_9
// Source Path: sampleModel1432_3_sub/Subsystem/Mysubsystem_9
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_9
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [15:0] cfblk115_out1;  // uint16
  wire [7:0] cfblk192_out1;  // uint8


  DotProduct u_cfblk115_inst (.in1(In1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk115_out1)  // uint16
                              );

  assign cfblk192_out1 = cfblk115_out1[7:0];



  assign Out1 = cfblk192_out1;

endmodule  // Mysubsystem_9

