[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32L072CZT6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. November 2019 DS10689 Rev 5 1/160STM32L072x8 STM32L072xB  \nSTM32L072xZ\nUltra-low-power 32-bit MCU Arm®-based Cortex®-M0+, up to 192KB  \nFlash, 20KB SRAM, 6KB EEPROM, USB, ADC, DACs\nDatasheet - production data\nFeatures\n•Ultra-low-power platform\n– 1.65 V to 3.6 V power supply\n–-40 to 125 °C temperature range\n– 0.29 µA Standby mode (3 wakeup pins)– 0.43 µA Stop mode (16 wakeup lines)– 0.86 µA Stop mode + RTC + 20-Kbyte RAM \nretention\n– Down to 93 µA/MHz in Run mode– 5 µs wakeup time (from Flash memory)– 41 µA 12-bit ADC conversion at 10 ksps\n•Core: Arm® 32-bit Cortex®-M0+ with MPU\n– From 32 kHz up to 32 MHz max. \n– 0.95 DMIPS/MHz\n•Memories\n–Up to 192-Kbyte Flash memory with ECC(2 \nbanks with read-while-write capability)\n–2 0  - K b y t e  R A M– 6 Kbytes of data EEPROM with ECC– 20-byte backup register– Sector protection against R/W operation\n•Up to 84 fast I/Os (78 I/Os 5V tolerant)\n•Reset and supply management\n– Ultra-safe, low-power BOR (brownout reset) \nwith 5 selectable thresholds\n– Ultra-low-power POR/PDR– Programmable voltage detector (PVD)\n•Clock sources\n– 1 to 25 MHz crystal oscillator\n– 32 kHz oscillator for RTC with calibration– High speed internal 16 MHz factory-trimmed RC \n(+/- 1%)\n– Internal low-power 37 kHz RC– Internal multispeed low-power 65 kHz to \n4.2 MHz RC\n– Internal self calibration of 48 MHz RC for USB – PLL for CPU clock\n•Pre-programmed bootloader\n– USB, USART supported\n•Development support– Serial wire debug supported•Rich Analog peripherals   \n– 12-bit ADC 1.14 Msps up to 16 channels (down \nto 1.65 V)\n– 2 x 12-bit channel DACs with output buffers \n(down to 1.8 V)\n– 2x ultra-low-power comparators (window mode \nand wake up capability, down to 1.65 V)\n•Up to 24 capacitive sensing channels supporting \ntouchkey, linear and rotary touch sensors\n•7-channel DMA controller, supporting ADC, SPI, I2C, USART, DAC, Timers\n•11x peripheral communication interfaces\n– 1x USB 2.0 crystal-less, battery charging \ndetection and LPM \n–4x USART ( 2 with ISO 7816, IrDA), 1x UART \n(low power)\n– Up to 6x SPI 16 Mbits/s–\n3x I2C ( 2 with SMBus/PMBus)\n•11x timers: 2x 16-bit with up to 4 channels, 2x 16-bit \nwith up to 2 channels, 1x 16-bit ultra-low-power \ntimer, 1x SysTick, 1x RTC, 2x 16-bit basic for DAC, and 2x watchdogs (independent/window)\n•CRC calculation unit, 96-bit unique ID\n•True RNG and firewall protection\n•All packages are ECOPACK2 \nTable 1. Device summary\nReference Part number\nSTM32L072x8 STM32L072V8\nSTM32L072xBSTM32L072VB, STM32L072RB, STM32L072CB, \nSTM32L072KB\nSTM32L072xZSTM32L072VZ, STM32L072RZ, STM32L072CZ, \nSTM32L072KZFBGA\nLQFP32 (7x7 mm)\nLQFP48 (7x7 mm)\nLQFP64 (10x10 mm)\nLQFP100 (14x14 mm)\nWLCSP49\n(3.294x3.258 mm)UFBGA64\nTFBGA64\n(5x5mm)UFBGA100 \n(7x7 mm)FBGA\nUFQFxPN32 \n(5x5 mm)\nUFQFPN48\n(7x7 mm)\nwww.st.com\nContents STM32L072xx\n2/160 DS10689 Rev 5Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n2.1 Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2.2 Ultra-low-power device continuum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.1 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.2 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.3 Arm® Cortex®-M0+ core with MPU . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.4 Reset and supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.4.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.4.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.4.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.5 Clock management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.6 Low-power real-time clock and backup registers . . . . . . . . . . . . . . . . . . . 26\n3.7 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.8 Memories  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273.9 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 273.10 Direct memory access (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.11 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.12 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.12.1 Internal volt age reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.13 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.14 Ultra-low-power comparators and reference voltage . . . . . . . . . . . . . . . . 30\n3.15 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.16 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.16.1 General-purpose timers (TIM2, TIM3, TIM21 and TIM22) . . . . . . . . . . . 32\n3.16.2 Low-power Timer (LPTIM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.16.3 Basic timer (TIM6, TIM7) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.16.4 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 333.16.5 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nDS10689 Rev 5 3/160STM32L072xx Contents\n43.16.6 Window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.17 Communication interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.17.1 I2C bus  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.17.2 Universal synchronous/asynchronous receiver transmitter (USART)  . . 34\n3.17.3 Low-power universal asynchronous receiver transmitter (LPUART) . . . 35\n3.17.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)  . . . . . . . . 353.17.5 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.18 Clock recovery system (CRS)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.19 Cyclic redundancy check (CRC) calculation unit  . . . . . . . . . . . . . . . . . . . 363.20 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n4 Pin descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 606.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 616.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n6.3.2 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 66\n6.3.3 Embedded internal reference voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.3.4 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 686.3.5 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n6.3.6 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\n6.3.7 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n6.3.8 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\n6.3.9 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 916.3.10 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\n6.3.11 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nContents STM32L072xx\n4/160 DS10689 Rev 56.3.12 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\n6.3.13 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 966.3.14 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\n6.3.15 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\n6.3.16 DAC electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\n6.3.17 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\n6.3.18 Comparators  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1106.3.19 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\n6.3.20 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\n7.1 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\n7.2 UFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\n7.3 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\n7.4 UFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1327.5 TFBGA64 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\n7.6 WLCSP49 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\n7.7 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1417.8 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\n7.9 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\n7.10 UFQFPN32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1507.11 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\n7.11.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nDS10689 Rev 5 5/160STM32L072xx List of tables\n7List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Ultra-low-power STM32L072xx device features and peripheral counts . . . . . . . . . . . . . . . 12\nTable 3. Functionalities depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . 17\nTable 4. CPU frequency range depending on dynamic voltag e scaling . . . . . . . . . . . . . . . . . . . . . . 17\nTable 5. Functionalities depending on the working mode  \n(from Run/active down to standby)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 6. STM32L0xx peripherals interconnect matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nTable 7. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 8. Internal voltage reference measured values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 9. Capacitive sensing GPIOs available on STM32L07 2xx devices  . . . . . . . . . . . . . . . . . . . . 31\nTable 10. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 11. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33Table 12. STM32L072xx I\n2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 13. USART implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 34\nTable 14. SPI/I2S implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 15. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 16. STM32L072xxx pin definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 17. Alternate functions port A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 18. Alternate functions port B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 19. Alternate functions port C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 20. Alternate functions port D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 21. Alternate functions port E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 22. Alternate functions port H . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 23. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nTable 24. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 25. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 63\nTable 26. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 64\nTable 27. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 28. Embedded internal reference voltage calibration valu es  . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 29. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 7\nTable 30. Current consumption in Run mode, code with data processing running from  \nFlash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 69\nTable 31. Current consumption in Run mode vs code type,  \ncode with data processing running from Flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 32. Current consumption in Run mode, code wit h data processing running from RAM . . . . . . 71\nTable 33. Current consumption in Run mode vs code type,  \ncode with data processing running from  RAM  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 34. Current consumption in Sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73Table 35. Current consumption in Low-power run mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Table 36. Current consumption in Low-power sleep mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75Table 37. Typical and maximum current consumptions in St op mode . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 38. Typical and maximum current consumptions in Standby mode . . . . . . . . . . . . . . . . . . . . . 77\nTable 39. Average current consumption during Wakeup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 40. Peripheral current consumption in Run or Sleep mo de  . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 41. Peripheral current consumption in Stop and Stan dby mode  . . . . . . . . . . . . . . . . . . . . . . . 81\nTable 42. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81Table 43. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 44. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nList of tables STM32L072xx\n6/160 DS10689 Rev 5Table 45. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 46. LSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 86\nTable 47. 16 MHz HSI16 oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 7\nTable 48. HSI48 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 49. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 50. MSI oscillator ch aracteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 89\nTable 51. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 90\nTable 52. RAM and hardware registers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 91\nTable 53. Flash memory and dat a EEPROM characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 54. Flash memory and data EEPROM endurance and retention . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 55. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nTable 56. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 93\nTable 57. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 58. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 94\nTable 59. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 60. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 96\nTable 61. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 98\nTable 62. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nTable 63. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 100\nTable 64. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 65. RAIN max for fADC = 16 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nTable 66. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nTable 67. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 68. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nTable 69. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 0\nTable 70. Comparator 1 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 110\nTable 71. Comparator 2 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 111\nTable 72. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 112\nTable 73. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 113\nTable 74. SPI characteristics in voltage Range 1  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3\nTable 75. SPI characteristics in voltage Range 2  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5\nTable 76. SPI characteristics in voltage Range 3  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 6\nTable 77. I2S characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 78. USB startup time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nTable 79. USB DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  121\nTable 80. USB: full speed electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 22\nTable 81. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package  \nmechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  123\nTable 82. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nTable 83. UFBGA100 recommended PCB design rules (0.5  mm pitch BGA)  . . . . . . . . . . . . . . . . . 127\nTable 84. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nTable 85. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch  \nball grid array package mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132\nTable 86. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA)  . . . . . . . . . . . . . . . . . . 133Table 87. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid  \narray package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5\nTable 88. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA). . . . . . . . . . . . . . . . . . . 136\nTable 89. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nTable 90. WLCSP49 recommended PCB design rules (0.4 mm pi tch)  . . . . . . . . . . . . . . . . . . . . . . 140\nDS10689 Rev 5 7/160STM32L072xx List of tables\n7Table 91. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data. . . . . . . . . . . 142\nTable 92. UFQFPN48 - 48 leads,  7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 93. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data. . . . . . . . . . . 148Table 94. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nTable 95. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 153\nTable 96. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nList of figures STM32L072xx\n8/160 DS10689 Rev 5List of figures\nFigure 1. STM32L072xx block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  13\nFigure 2. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 25\nFigure 3. STM32L072xx LQFP100 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37Figure 4. STM32L072xx UFBGA100 ballout   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nFigure 5. STM32L072xx LQFP64 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 9\nFigure 6. STM32L072xx UFBGA64/TFBGA64 ba llout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nFigure 7. STM32L072xx WLCSP49 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nFigure 8. STM32L072xx LQFP48 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 1\nFigure 9. STM32L072xx UFQFPN48  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 10. STM32L072xx LQFP32 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 11. STM32L072xx UFQFPN32 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43Figure 12. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 60\nFigure 13. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 14. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nFigure 15. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nFigure 16. IDD vs VDD, at TA= 25/55/85 /105 °C, Run mode, code running from  \nFlash memory, Range 2, HSE, 1WS  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nFigure 17. IDD vs VDD, at TA= 25/55/85 /105 °C, Run mode, code running from  \nFlash memory, Range 2, HSI16, 1WS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nFigure 18. IDD vs VDD, at TA= 25 °C, Low-power run mode, code running  \nfrom RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 19. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled  \nand running on LSE Low drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nFigure 20. IDD vs VDD, at TA= 25/55/85/ 105/125 °C, Stop mode with RTC disabled,  \nall clocks OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 77\nFigure 21. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 22. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 23. HSE oscillator circuit diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 85\nFigure 24. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 25. HSI16 minimum and maximum value versus temperat ure . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 26. VIH/VIL versus VDD (CMOS I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 7\nFigure 27. VIH/VIL versus VDD (TTL I/Os) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 97\nFigure 28. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 100\nFigure 29. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nFigure 30. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 104\nFigure 31. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105Figure 32. Power supply and reference decoupling (V\nREF+ not connected to VDDA)  . . . . . . . . . . . . 105\nFigure 33. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . 106\nFigure 34. 12-bit buffered/non-buffered DAC.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  109\nFigure 35. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Figure 36. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117\nFigure 37. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nFigure 38. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 39. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nFigure 40. USB timings: definition of data signal rise and fall time  . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 41. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline  . . . . . . . . . . . . . . 123Figure 42. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nDS10689 Rev 5 9/160STM32L072xx List of figures\n9Figure 43. LQFP100 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nFigure 44. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball  \ngrid array package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nFigure 45. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball  \ngrid array package recommended footpr int  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nFigure 46. UFBGA100 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nFigure 47. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . 129\nFigure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad  flat recommended footprint  . . . . . . . . . . 130\nFigure 49. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nFigure 50. UFBGA64 – 64-ball, 5 x 5 mm,  0.5 mm pitch ultra profile fine pitch  \nball grid array package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132\nFigure 51. UFBGA64 – 64-ball, 5 x 5 mm,  0.5 mm pitch ultra profile fine pitch  \nball grid array package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\nFigure 52. UFBGA64 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nFigure 53. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball  \ngrid array package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 54. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball  \n,grid array recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136\nFigure 55. TFBGA64 marking example (package top view)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 56. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nFigure 57. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nFigure 58. WLCSP49 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\nFigure 59. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 141\nFigure 60. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint  . . . . . . . . . . . . 142Figure 61. LQFP48 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nFigure 62. UFQFPN48 - 48 lead s, 7x7 mm, 0.5 mm pitch, ultr a thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nFigure 63. UFQFPN48 - 48 lead s, 7x7 mm, 0.5 mm pitch, ultr a thin fine pitch quad flat  \npackage recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nFigure 64. UFQFPN48 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nFigure 65. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat  package outline  . . . . . . . . . . . . . . . . . . 147\nFigure 66. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint  . . . . . . . . . . . . 148Figure 67. LQFP32 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149\nFigure 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150\nFigure 69. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nFigure 70. UFQFPN32 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nFigure 71. Thermal resistance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 154\nIntroduction STM32L072xx\n10/160 DS10689 Rev 51 Introduction\nThe ultra-low-power STM32L072xx are offered in 10 different package typesfrom 32 pins to \n100 pins. Depending on the device chosen, diff erent sets of peripherals are included, the \ndescription below gives an overview of the complete range of peripherals proposed in this family.\nThese features make the ultra-low-power STM 32L072xx microcontrollers suitable for a wide \nrange of applications:\n• Gas/water meters and industrial sensors\n• Healthcare and fitness equipment\n• Remote control and user interface\n• PC peripherals, gaming, GPS equipment\n• Alarm system, wired and wireless sensors, video intercom\nThis STM32L072xx datasheet should be re ad in conjunction with the STM32L0x2xx \nreference manual (RM0376) . \nFor information on the Arm\n®(a) Cortex®-M0+ core please refer to the Cortex®-M0+ Technical \nReference Manual, available from the www.arm.com website.\nFigure 1  shows the general block diagram of the device family.\na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS10689 Rev 5 11/160STM32L072xx Description\n362 Description\nThe ultra-low-power STM32L072xx microcontrollers incorporate the connectivity power of \nthe universal serial bus (USB 2.0 crystal-less) with the high-performance Arm Cortex-M0+ \n32-bit RISC core operating at a 32 MHz frequen cy, a memory protection unit (MPU), high-\nspeed embedded memories (up to 192 Kbytes of Flash program memory, 6 Kbytes of data \nEEPROM and 20 Kbytes of RAM) plus an ext ensive range of enhanced I/Os and \nperipherals.\nThe STM32L072xx devices provide high power efficiency for a wide range of performance. \nIt is achieved with a large choice of internal and external clock sources, an internal voltage adaptation and several low-power modes.\nThe STM32L072xx devices offer several anal og features, one 12-bit ADC with hardware \noversampling, two DACs, two ultra-low-power comparators, several timers, one low-power timer (LPTIM), four general-purpose 16-bit timers and two basic timer, one RTC and one \nSysTick which can be used as timebases. Th ey also feature two watchdogs, one watchdog \nwith independent clock and wi ndow capability and one wi ndow watchdog based on bus \nclock.\nMoreover, the STM32L072xx devices embed standard and advanced communication \ninterfaces: up to three I2Cs, two SPIs, one I2S, four USARTs, a low-power UART \n(LPUART), and a crystal-less USB. The devices offer up to 24 capacitive sensing channels \nto simply add touch sensing functionality to any application.\nThe STM32L072xx also include a real-time clock and a set of backup registers that remain \npowered in Standby mode.\nThe ultra-low-power STM32L072xx devices operat e from a 1.8 to 3.6 V power supply (down \nto 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR \noption. They are available in the -40 to +125 °C temperature range. A comprehensive set of \npower-saving modes allows the design of low-power applications.\nDescription STM32L072xx\n12/160 DS10689 Rev 52.1 Device overview\nTable 2. Ultra-low-power STM32L072xx device features and peripheral counts \nPeripheralSTM32L07\n2V8STM32L07\n2KBSTM32L072\nCBSTM32L07\n2VBSTM32L07\n2RBSTM32L0\n72KZSTM32L07\n2CZSTM32L07\n2VZSTM32L0\n72RZ\nFlash (Kbytes) 64 Kbytes 128 Kbytes 192 Kbytes\nData EEPROM (Kbytes) 3 Kbytes 6 Kbytes\nRAM (Kbytes) 20 Kbytes\nTimersGeneral-\npurpose4\nBasic 2\nLPTIMER 1\nRTC/SYSTICK/IWDG/  \nWWDG1/1/1/1\nCom. \ninterfacesSPI/I2S 6(4)(1)/1 4(3)(2)/0 6(4)(1)/1 4(3)(2)/0 6(4)(1)/1\nI2C 32 3 2 3\nUSART 44(3)4 4(3)4\nLPUART 1\nUSB  \n/(VDD_USB)1/(1) 1/(0)(3)1/(1) 1/(0)(3)1/(1)\nGPIOs 84 25(3)40(4)84 51(5)25(3)40(4)84 51(5)\nClocks: \nHSE/LSE/HSI/MSI/LSI1/1/1/1/1\n12-bit synchronized ADC  \nNumber of channels1\n161\n101\n13(4)1\n161\n16(5)1\n101\n13(4)1\n161\n16(5)\n12-bit DAC  \nNumber of channels2\n2\nComparators 2\nCapacitive sensing \nchannels24 13(3)19(4)24 24(5)13(3)19(4)24 24(5)\nMax. CPU frequency 32 MHz\nOperating voltage 1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 to 3.6 V without BOR option \nOperating temperaturesAmbient temperature: –40 to +125 °C\nJunction temperature: –40 to +130 °C\nPackagesLQFP100\nUFBGA100UFQFPN/\nLQFP32LQFP48\nWLCSP49\nUFQFPN48LQFP100\nUFBGA100LQFP64\nTFBGA64UFQFPN/\nLQFP32LQFP48\nWLCSP49\nUFQFPN48LQFP100\nUFBGA100LQFP64\nTFBGA64\nUFBGA64\n1. 4 SPI interfaces are USARTs operating in SPI master mode. \n2. 3 SPI interfaces are USARTs operating in SPI master mode. \n3. UFQFP32 has 2 GPIOs, 1 UART and 1 capaci tive sensing channel less that LQFP32. However, UFQFP32 features a VDD_USB pin while \nLQPF32 does not. \n4.LQFP48 has three GPIOs, three ADC channels and two capacitive sensing channel less than WLCSP49. \n5.TFBGA64 has one GPIO, one ADC input  and one c apacitive sensing channel less than LQFP64. \nDS10689 Rev 5 13/160STM32L072xx Description\n36          Figure 1. STM32L072xx block diagram\n          \nCORTEX M0+ CPU\nFmax:32MHzSWD\nMPU\nNVIC\nGPIO PORT A\nGPIO PORT B\nGPIO PORT C\nGPIO PORT D\nGPIO PORT HTemp \nsensor\nRESET & CLKFLASH\nEEPROM\nBOOT\nRAM\nDMA1AHB: Fmax 32MHzTSC\nCRC\nRNGBRIDGEAPB2FIREWALL\nDBG\nEXTIADC1\nSPI1\nUSART1\nTIM21\nCOMP1\nLSETIM22\nBRIDGE\nA\nP\nB1\nCRSTIM6RAM 1K\nDAC1\nI2C1\nI2C2\nUSART2USB 2.0 FS\nLPUART1\nSPI2/I2S\nTIM2IWDG\nRTCWWDGLPTIM1\nBCKP REGHSE HSI 16M\nPLL\nMSILSIHSI 48M\nPMU\nREGULATOR VDDVDDAVREF_OUT\nNRSTPVD_INOSC32_IN,\nOSC32_OUTOSC_IN, \nOSC_OUT\nWKUPxPA[0:15]\nPH[0:1], [9:10]PD[0:15]PC[0:15]PB[0:15]AINx\nMISO, MOSI, \nSCK, NSS\nRX, TX, RTS, \nCTS, CK\n2ch\n2ch\nINP, INM, OUT\nIN1, IN2, \nETR, OUT\nDP, DM, OE, \nCRS_SYNC, VDD_USB\nOUT1\nSCL, SDA, \nSMBA\nSCL, SDA\nRX, TX, RTS,\nCTS, CK\nRX, TX, RTS, \nCTS\nMISO/MCK,\nMOSI/SD, SCK/CK, NSS/WS\n4chSWD\nMSv35434V1COMP2 INP, INM, OUT\nGPIO PORT E PE[0:15]TIM7 DAC2 OUT1\nI2C3SCL, SDA, \nSMBA\nUSART4RX, TX, RTS,CTS, CK\nUSART5RX, TX, RTS,CTS, CK\nTIM3 4ch\nDescription STM32L072xx\n14/160 DS10689 Rev 52.2 Ultra-low-power device continuum\nThe ultra-low-power family offers a large choice  of core and features, from 8-bit proprietary \ncore up to Arm® Cortex®-M4, including Arm® Cortex®-M3 and Arm® Cortex®-M0+. The \nSTM32Lx series are the best choice to answer your needs in terms of ultra-low-power features. The STM32 ultra-low-power series are the best solution for applications such as \ngaz/water meter, keyboard/mouse or fitness and healthcare application. Several built-in features like LCD drivers, dual-bank memory, low-power run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many other definitely help you building a highly \ncost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and \nlong-term manufacturer, ensures as much as possible pin-to -pin compatibility between all \nSTM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand. Thanks to this un precedented scalability, your legacy applicat ion can be upgraded to \nrespond to the latest market fe ature and efficiency requirements.\nDS10689 Rev 5 15/160STM32L072xx Functional overview\n363 Functional overview\n3.1 Low-power modes\nThe ultra-low-power STM32L072xx support dynamic voltage scaling to optimize its power \nconsumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system’s maximum operating frequency and the external voltage supply. \nThere are three power consumption ranges: \n• Range 1 (V\nDD range limited to 1.71-3.6 V), with the CPU running at up to 32 MHz\n• Range 2 (full VDD range), with a maximum CPU frequency of 16 MHz\n• Range 3 (full VDD range), with a maximum CPU frequency limited to 4.2 MHz\nSeven low-power modes are provided to achieve the best compromise between low-power \nconsumption, short startup time and available wakeup sources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.\n• Low-power run mode\nThis mode is achieved with t he multispeed in ternal (MSI) RC oscilla tor set to the low-\nspeed clock (max 131 kHz), execution from  SRAM or Flash memory, and internal \nregulator in low-power mode to minimize the regulator\'s operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.\n• Low-power sleep  mode\nThis mode is achieved by entering Sleep mode with the internal voltage regulator in \nlow-power mode to minimize the regulator’s operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.\nWhen wakeup is triggered by an event or an interrupt, the system reverts to the Run \nmode with the regulator on.\nStop  mode with RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents and real time clock. All clocks in the V\nCORE domain are stopped, the \nPLL, MSI RC, HSE crystal and HSI RC oscilla tors are disabled. Th e LSE or LSI is still \nrunning. The voltage regulator is in the low-power mode.\nSome peripherals featuring wakeup capability can enable the HSI RC during Stop \nmode to detect their wakeup condition.\nThe device can be woken up from Stop mode by any of the EXTI line, in 3.5 µs, the \nprocessor can serve the interrupt or resume the code. The EXTI line source can be any GPIO. It can be the PVD output, the comp arator 1 event or comparator 2 event \n(if internal reference voltage is on), it can be the RTC alarm/tamper/timestamp/wakeup \nevents, the USB/USART/I2C/LPUART/LPTIMER wakeup events.\nFunctional overview STM32L072xx\n16/160 DS10689 Rev 5• Stop mode without RTC\nThe Stop mode achieves the lowest powe r consumption while retaining the RAM and \nregister contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, HSE and \nLSE crystal oscillators are disabled. \nSome peripherals featuring wakeup capability can enable the HSI RC during Stop \nmode to detect their wakeup condition.\nThe voltage regulator is in the low-power mode. The device can be woken up from Stop \nmode by any of the EXTI line, in 3.5 µs, the processor can serve the interrupt or resume the code. The EXTI lin e source can be any GPIO. It can be the PVD output, the \ncomparator 1 event or comparator 2 event (if internal reference voltage is on). It can \nalso be wakened by the USB/USART /I2C/LPUART/LPTIMER wakeup events.\n• Standby mode with RTC\nThe Standby mode is used to achieve the lo west power consumption and real time \nclock. The internal voltage regulator is switched off so that the entire V\nCORE  domain is \npowered off. The PLL, MSI RC, HSE crystal and HSI RC oscillators are also switched \noff. The LSE or LSI is still ru nning. After enteri ng Standby mode, the RAM and register \ncontents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, \nRTC, LSI, LSE Crystal 32 KHz oscillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG \nreset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.\n• Standby mode without RTC\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is switched off so that the entire V\nCORE  domain is powered off. The \nPLL, MSI RC, HSI and LSI RC, HSE and LSE cr ystal oscillators are also switched off. \nAfter entering Standby mode, the RAM and register contents are lost except for \nregisters in the Standby circ uitry (wakeup logic, IWDG, RT C, LSI, LSE Crystal 32 KHz \noscillator, RCC_CSR register).\nThe device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising \nedge on one of the three WKUP pin occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by \nentering Stop or Standby mode.\nDS10689 Rev 5 17/160STM32L072xx Functional overview\n36          Table 3. Functionalities depending on  the operating power supply range \nOperating power supply \nrange(1)\n1. GPIO speed depends on VDD voltage range. Refer to Table 62: I/O AC characteristics  for more information \nabout I/O speed.Functionalities depending on the operating power supply \nrange\nDAC and ADC \noperationDynamic voltage \nscaling rangeUSB\nVDD = 1.65 to 1.71 VADC only, conversion \ntime up to 570 kspsRange 2 or \nrange 3Not functional\nVDD = 1.71 to 1.8 V(2)\n2. CPU frequency changes from initial to final must respect "fcpu initial <4*fcpu final". It must also respect 5 \nμs delay between two changes. For example to switch fr om 4.2 MHz to 32 MHz, you can switch from 4.2 \nMHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.ADC only, conversion \ntime up to 1.14 MspsRange 1, range 2 or \nrange 3Functional(3)\nVDD = 1.8 to 2.0 V(2) Conversion time up to \n1.14 MspsRange1, range 2 or \nrange 3Functional(3)\nVDD = 2.0 to 2.4 VConversion time up to \n1.14 MspsRange 1, range 2 or \nrange 3Functional(3)\n3. To be USB compliant from the I/O voltage standpoint, the minimum VDD_USB is 3.0 V.VDD = 2.4 to 3.6 VConversion time up to \n1.14 MspsRange 1, range 2 or \nrange 3Functional(3)\nTable 4. CPU frequency range depending on dynamic voltage scaling\n CPU frequency range Dynamic voltage scaling range\n16 MHz to 32 MHz (1ws)\n32 kHz to 16 MHz (0ws)Range 1\n8 MHz to 16 MHz (1ws)\n32 kHz to 8 MHz (0ws)Range 2\n32 kHz to 4.2 MHz (0ws) Range 3\nFunctional overview STM32L072xx\n18/160 DS10689 Rev 5          Table 5. Functionalities depending on the working mode\n(from Run/active down to standby) (1)(2)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nCPU Y -- Y -- -- --\nFlash memory O O O O -- --\nRAM Y Y Y Y Y --\nBackup registers Y Y Y Y Y YEEPROM O O O O -- --\nBrown-out reset \n(BOR)OO O O O O O O\nDMA O O O O -- --\nProgrammable \nVoltage Detector \n(PVD)OO O O O O -\nPower-on/down \nreset (POR/PDR)YY Y Y Y Y Y Y\nHigh Speed \nInternal (HSI)OO - - - -\n(3)--\nHigh Speed \nExternal (HSE)OO O O - - - -\nLow Speed Internal \n(LSI)OO O O O O\nLow Speed \nExternal (LSE)OO O O O O\nMulti-Speed \nInternal (MSI)OO Y Y - - - -\nInter-Connect \nControllerYY Y Y Y - -\nRTC O O O O O O O\nRTC Tamper O O O O O O O OAuto WakeUp \n(AWU)OO O O O O O O\nUSB O O -- -- -- O --\nUSART O O O O O\n(4)O- -\nLPUART O O O O O(4)O- -\nSPI O O O O -- --I2C O O -- -- O\n(5)O- -\nADC O O -- -- -- --\nDAC O O O O O --\nDS10689 Rev 5 19/160STM32L072xx Functional overview\n36Temperature \nsensorOO O O O - -\nComparators O O O O O O --\n16-bit timers O O O O -- --\nLPTIMER O O O O O OIWDG O O O O O O O O\nWWDG O O O O -- --\nTouch sensing \ncontroller (TSC)O O -- -- -- --\nSysTick Timer O O O O --\nGPIOs O O O O O O 2 pins\nWakeup time to \nRun mode0 µs 0.36 µs 3 µs 32 µs 3.5 µs 50 µs\nConsumption \nV\nDD=1.8 to 3.6 V \n(Typ)Down to \n140 µA/MHz \n(from Flash \nmemory)Down to \n37 µA/MHz \n(from Flash \nmemory)Down to \n8 µADown to \n4.5 µA0.4 µA (No \nRTC) VDD=1.8 V 0.28 µA (No \nRTC) VDD=1.8 V\n0.8 µA (with \nRTC) VDD=1.8 V0.65 µA (with \nRTC) VDD=1.8 V\n0.4 µA (No \nRTC) VDD=3.0 V 0.29 µA (No \nRTC) VDD=3.0 V\n1 µA (with RTC) \nVDD=3.0 V0.85 µA (with \nRTC) VDD=3.0 V\n1. Legend:  \n“Y” = Yes (enable).  \n“O” = Optional can be enabled/disabled by software)  \n“-” = Not available\n2. The consumption values given in this t able are preliminary data given for indica tion. They are subjec t to slight changes.\n3. Some peripherals with wakeup from Stop capability can reques t HSI to be enabled. In this case, HSI is woken up by the \nperipheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need \nit anymore. \n4. UART and LPUART reception is functional in Stop mode . It generates a wakeup interrupt on Start. To generate a wakeup \non address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep \nrunning the HSI clock.\n5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up \nthe HSI during reception.Table 5. Functionalities depending on the working mode\n(from Run/active down to standby) (continued)(1)(2)\nIPs Run/Active SleepLow-\npower \nrunLow-\npower \nsleepStop Standby\nWakeup \ncapabilityWakeup \ncapability\nFunctional overview STM32L072xx\n20/160 DS10689 Rev 53.2 Interconnect matrix\nSeveral peripherals are directly interconnec ted. This allows autonomous communication \nbetween peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency. \nDepending on peripherals, these interconnect ions can operate in Run, Sleep, Low-power \nrun, Low-power sleep and Stop modes. \nTable 6. STM32L0xx peripherals interconnect matrix \nInterconnect \nsource Interconnect \ndestination Interconnect action Run Sleep Low- \npower \nrun Low- \npower \nsleep Stop\nCOMPxTIM2,TIM21,\nTIM22Timer input channel, \ntrigger from analog \nsignals comparison YY Y Y -\nLPTIMTimer input channel, \ntrigger from analog \nsignals comparison YY Y Y Y\nTIMx TIMxTimer triggered by other \ntimerYY Y Y -\nRTCTIM21Timer triggered by Auto \nwake-upYY Y Y -\nLPTIMTimer triggered by RTC \neventYY Y Y Y\nAll clock \nsourceTIMxClock source used as \ninput channel for RC \nmeasurement and \ntrimming YY Y Y -\nUSB CRS/HSI48the clock recovery \nsystem trims the HSI48 \nbased on USB SOFYY - - -\nTIM3USB_SOF is channel \ninput for calibrationYY - - -\nGPIOTIMx Timer input channel and \ntrigger YY Y Y -\nLPTIMTimer input channel and \ntrigger YY Y Y Y\nADC,DAC Conversion  trigger Y Y Y Y -\nDS10689 Rev 5 21/160STM32L072xx Functional overview\n363.3 Arm® Cortex®-M0+ core with MPU\nThe Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a \nbroad range of embedded applications. It offers significant benefits to developers, including:\n• a simple architecture that is easy to learn and program\n• ultra-low power, energy-efficient operation\n• excellent code density\n• deterministic, high-performance interrupt handling\n• upward compatibility with Cortex-M processor family\n• platform security robustness, with integrated Memory Protection Unit (MPU).\nThe Cortex-M0+ processor is built on a highly  area and power optimized 32-bit processor \ncore, with a 2-stage pipeline Von Neumann arch itecture. The processor delivers exceptional \nenergy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.\nThe Cortex-M0+ processor provides the except ional performance expected of a modern 32-\nbit architecture, with a higher code density t han other 8-bit and 16-bit microcontrollers.\nOwing to its embedded Arm core, the STM32L072xx are compatible with all Arm tools and \nsoftware.\nNested vectored interrupt controller (NVIC)\nThe ultra-low-power STM32L072xx embed a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels and 4 priority levels.\nThe Cortex-M0+ processor closely integrates a configurable Nested Vectored Interrupt \nController (NVIC), to deliver  industry-leading interrupt performance. The NVIC: \n• includes a Non-Mask able Interrupt (NMI)\n• provides zero jitte r interrupt option\n• provides four interr upt priority levels\nThe tight integration of the processor core and  NVIC provides fast execution of Interrupt \nService Routines (ISRs), dramatically reducing  the interrupt latency. This is achieved \nthrough the hardware stacking  of registers, and the abilit y to abandon and  restart load-\nmultiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.\nTo optimize low-power designs, the NVIC int egrates with the sleep modes, that include a \ndeep sleep function that enables the entire dev ice to enter rapidly stop or standby mode.\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\nFunctional overview STM32L072xx\n22/160 DS10689 Rev 53.4 Reset and supply management\n3.4.1 Power supply schemes\n• VDD = 1.65 to 3.6 V: external power supply fo r I/Os and the internal regulator. Provided \nexternally through VDD pins.\n• VSSA, VDDA = 1.65 to 3.6 V: external analog power supplies for ADC reset blocks, RCs \nand PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.\n• VDD_USB  = 1.65 to 3.6V: external power supply for USB transceiver, USB_DM (PA11) \nand USB_DP (PA12). To guarantee a correct voltage level for USB communication V\nDD_USB  must be above 3.0V. If USB is not used this pin must be tied to VDD or VSS. \nOn packages without VDD_USB pin, VDD_USB  voltage is internally connected to VDD \nvoltage. \n3.4.2 Power supply supervisor\nThe devices have an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry. \nTwo versions are available:\n• The version with BOR activated at power-on operates between 1.8 V and 3.6 V.\n• The other version without BOR oper ates between 1.65 V and 3.6 V. \nAfter the V\nDD threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or \nnot at power-on), the option byte loading proces s starts, either to conf irm or modify default \nthresholds, or to disable the BOR permanently: in this case, the VDD min value becomes 1.65 V (whatever the version, BO R active or not, at power-on).\nWhen BOR is active at power-on , it ensures proper operation starting from 1.8 V whatever \nthe power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on V\nDD at least 1 ms after it exits \nthe POR area.\nFive BOR thresholds are available through opti on bytes, starting from 1.8 V to 3 V. To \nreduce the power consumption in Stop mode, it is possible to automatically switch off the \ninternal reference voltage (VREFINT ) in Stop mode. The device remains in reset mode when \nVDD is below a specified threshold, VPOR/PDR  or VBOR, without the need for any external \nreset circuit.\nNote: The start-up ti me at power-on is typically 3.3 ms when BOR is active at power-up, the start-\nup time at power-on can be decreased down to  1 ms typically for devices with BOR inactive \nat power-up.\nThe devices feature an embedded programmable voltage detector (PVD) that monitors the \nVDD/VDDA  power supply and compares it to the VPVD threshold. This PVD offers 7 different \nlevels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V\nDD/VDDA  drops below the VPVD threshold and/or when \nVDD/VDDA  is higher than the VPVD threshold. The interrupt service routine can then generate \na warning message and/or put the MCU into a safe state. The PVD is enabled by software.\nDS10689 Rev 5 23/160STM32L072xx Functional overview\n363.4.3 Voltage regulator\nThe regulator has three operation modes: main (MR), low power (LPR) and power down.\n• MR is used in Run mode (nominal regulation)\n• LPR is used in the Low-power ru n, Low-power sleep and Stop modes\n• Power down is used in Standby mode. The regulator output is high impedance, the \nkernel circuitry is powered down, inducing zero consumption but the contents of the \nregisters and RAM are lost except for the st andby circuitry (wakeup logic, IWDG, RTC, \nLSI, LSE crystal 32 KH z oscillator, RCC_CSR).\n3.5 Clock management\nThe clock controller distributes the clocks coming  from different oscillators to the core and \nthe peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:\n• Clock prescaler\nTo get the best trade-off between speed a nd current consumption, the clock frequency \nto the CPU and peripherals can be adjusted by a programmable prescaler.\n• Safe clock switching\nClock sources can be changed safely on the fly in Run mode through a configuration \nregister.\n• Clock management\nTo reduce power consumption, the clock controller can stop the clock to the core, \nindividual peripherals or memory.\n• System clock source\nThree different clock sources can be used to drive the master clock SYSCLK:– 1-25 MHz high-speed external crystal (HSE), that can supply a PLL– 16 MHz high-speed internal RC oscillator (H SI), trimmable by software, that can \nsupply a PLLMultispeed internal RC oscillato r (MSI), trimmable by software, able \nto generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 \nMHz, 4.2 MHz). When a 32.768 kHz clock so urce is available in the system (LSE), \nthe MSI frequency can be trimmed by so ftware down to a ±0.5% accuracy.\n• Auxiliary clock source\nTwo ultra-low-power clock sources that c an be used to drive the real-time clock:\n– 32.768 kHz low-speed external crystal (LSE)– 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog. \nThe LSI clock can be measured using the high-speed internal RC oscillator for greater precision.\n• RTC clock source\nThe LSI, LSE or HSE sources can be chosen  to clock the RTC, whatever the system \nclock.\n• USB clock source\nA 48 MHz clock trimmed through the USB SOF or LSE supplies the USB interface.\nFunctional overview STM32L072xx\n24/160 DS10689 Rev 5• Startup clock\nAfter reset, the microcontroller restarts by default with an in ternal 2.1 MHz clock (MSI). \nThe prescaler ratio and clock source can be  changed by the application program as \nsoon as the code execution starts.\n• Clock security system (CSS)\nThis feature can be enabled by software. If an HSE clock failure  occurs, the master \nclock is automatically switched to HSI and a software interrupt is generated if enabled.\nAnother clock security system can be enabled, in  case of failure of the LSE it provides \nan interrupt or wakeup event which is generated if enabled.\n• Clock-out capability (MCO: microcontroller clock output)\nIt outputs one of the internal clocks for external use by the application.\nSeveral prescalers allow t he configuration of the AHB frequency, each APB (APB1 and \nAPB2) domains. The maxi mum frequency of the AHB and th e APB domains is 32 MHz. See \nFigure 2  for details on the clock tree.\nDS10689 Rev 5 25/160STM32L072xx Functional overview\n36Figure 2. Clock tree \nMSv35435V1Legend:\nHSE = High-speed external clock signalHSI = High-speed internal clock signalLSI = Low-speed internal clock signalLSE = Low-speed external clock signalMSI = Multispeed internal clock signalWatchdog LSLSI RC\nLSE OSCRTCLSI tempo@V33\n/ 1,2,4,8,16\nHSI16 RC\nLevel shifters\nHSE OSC\nLevel shifters\nRC 48MHz\nLevel shiftersLSU\n1 MHz Clock \nDetector\nLSD\nClock \nRecovery \nSystem/ 8LSE tempo\nMSI RC\nLevel shifters\n/ 2,4,8,16\n/ 2,3,4\nLevel shiftersPLL\nX \n3,4,6,8,12,16,\n24,32,48APB1 \nPRESC\n/ 1,2,4,8,16AHB \nPRESC\n/ 1,2,…, 512\nClock \nSource \nControl\nusb_en@V33\n@V33\n@V33\n@V33\n@V33\n@V18@V18@V18\n@V18@V18\nrng_en48MHz \nUSBCLK\n48MHz RNGI2CCLKLPUART/\nUARTCLKLPTIMCLK\nLSE\nHSI16SYSCLK\nPCLKLSIPeripheral\nclock enablePCLK1 to APB1 \nperipheralsnot (sleep or \ndeepsleep)not (sleep or \ndeepsleep)not deepsleepnot deepsleep\nHCLK\nSysTick\nTimerCK_PWR\nFCLK\nPLLCLKHSEHSI16MSILSELSI\nDedicated 48MHz PLL outputHSE present or not@V33\n@V DDCOREck_rchs\n/ 1,4HSI16\nHSI48MSI1 MHz\nck_pllinEnable Watchdog\nRTC2 enable\nADC enable\nADCCLKLSU LSD LSD\nMCOMCOSEL\nPLLSRC\nHSI48MSELRTCSEL\nSystem \nClock\n32 MHz \nmax.\nIf (APB1 presc=1) x1\nelse x2)to TIMx\nPeripheral\nclock enable\nPeripheral\nclock enable\nPeripheral\nclock enableAPB2 \nPRESC\n/ 1,2,4,8,16\nPeripheral\nclock enablePCLK2 to APB2 \nperipherals 32 MHz \nmax.\nIf (APB2 presc=1) x1\nelse x2)to TIMx\nPeripheral\nclock enable\nFunctional overview STM32L072xx\n26/160 DS10689 Rev 53.6 Low-power real-time cl ock and backup registers\nThe real time clock (RTC) and the 5 backup registers are supplied in all modes including \nstandby mode. The backup registers are five 32-b it registers used to store 20 bytes of user \napplication data. They are not reset by a syst em reset, or when the device wakes up from \nStandby mode.\nThe RTC is an independent BCD timer/counter . Its main features are the following:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format\n• Automatically correction for 28, 29 (leap year), 30, and 31 day of the month\n• Two programmable alarms with wake up fr om Stop and Standby mode capability\n• Periodic wakeup from Stop and Standby with programmable resolution and period\n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock.\n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\n• Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal \ninaccuracy\n• 2 anti-tamper detection pins with programma ble filter. The MCU can be woken up from \nStop and Standby modes on tamper event detection.\n• Timestamp feature which can be used to save  the calendar content. This function can \nbe triggered by an event on the timestamp pi n, or by a tamper event. The MCU can be \nwoken up from Stop and Standby modes on timestamp event detection.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or oscillator\n• The internal low-power RC oscillator (typical frequency of 37 kHz) \n• The high-speed external clock\n3.7 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function regi sters. All GPIOs are high current capable. \nEach GPIO output, speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if  needed following a specific sequence in order \nto avoid spurious writing to the I/O registers.  The I/O controller is connected to a dedicated \nIO bus with a toggling speed of up to 32 MHz.\nExtended interrupt/event controller (EXTI)\nThe extended interrupt/event cont roller consists of 29 edge de tector lines used to generate \ninterrupt/event requests. Each line can be indivi dually configured to select the trigger event \n(rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than  the Internal APB2 cloc k period. Up to 84 GP IOs can be connected \nto the 16 configurable interr upt/event lines. The 13 other lines are connected to PVD, RTC, \nUSB, USARTs, I2C, LPUART, LP TIMER or comparator events.\nDS10689 Rev 5 27/160STM32L072xx Functional overview\n363.8 Memories\nThe STM32L072xx devices hav e the following features:\n• 20 Kbytes of embedded SRAM accessed (r ead/write) at CPU clock speed with 0 wait \nstates. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty duri ng accesses to the system bus (AHB and APB buses).\n• The non-volatile memory is divided into three arrays:\n– 64, 128 or 192 Kbytes of embedded Flash program memory– 6 Kbytes of data EEPROM– Information block containing 32 user and factory options bytes plus 8 Kbytes of \nsystem memory\nFlash program and data EEPROM are divided into two banks. This allows writ ing in one \nbank while running code or reading data from the other bank. \nThe user options bytes are used to write-pr otect or read-out protect the memory (with \n4 Kbyte granularity) and/or readout-protect the whole memory with the following options:\n• Level 0 : no protection\n• Level 1 : memory readout protected. \nThe Flash memory cannot be read from or written to if either debug features are \nconnected or boot in RAM is selected\n• Level 2 : chip readout protected, debug features (Cortex-M0+ serial wire) and boot in \nRAM selection disabled (debugline fuse)\nThe firewall protects parts of code/data from acce ss by the rest of the code that is executed \noutside of the protected area. The granularity  of the protected code segment or the non-\nvolatile data segment is 256 bytes (Flash memory or EEPROM) against 64 bytes for the \nvolatile data segment (RAM).\nThe whole non-volatile memory embeds th e error correction code (ECC) feature.\n3.9 Boot modes\nAt startup, BOOT0 pin and nBOOT1  option bit are used to select one of three boot options:\n• Boot from Flash memory\n• Boot from System memory\n• Boot from embedded RAM\nThe boot loader is located in System memory. It is used to reprogram the Flash memory by \nusing USB (PA11, PA12), USART1(PA9, PA 10) or USART2(PA2, PA3). See STM32™ \nmicrocontroller system memory boot mode AN2606 for details.\nFunctional overview STM32L072xx\n28/160 DS10689 Rev 53.10 Direct memory  access (DMA)\nThe flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, \nperipheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hardware DMA requests, with software trigger \nsupport for each channel. Configuration is don e by software and transfer sizes between \nsource and destination are independent.\nThe DMA can be used with the main peripherals:  SPI, I\n2C, USART, LPUART, \ngeneral-purpose timers, DAC, and ADC.\n3.11 Analog-to-digital converter (ADC)\nA native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into STM32L072xx device. It has up to 16 external channels and 3 internal channels (temperature sensor, volta ge reference). Three channels, PA0, PA4 and \nPA5, are fast channels, while the others are standard channels.\nThe ADC performs conversions in single-sho t or scan mode. In scan mode, automatic \nconversion is performed on a selected group of analog inputs.\nThe ADC frequency is independent from th e CPU frequency, allo wing maximum sampling \nrate of 1.14 MSPS even with a low CPU spee d. The ADC consumption is low at all \nfrequencies (~25 µA at 10 kSPS, ~240 µA at 1MSPS). An au to-shutdow n function \nguarantees that the ADC is powered off except during the active conversion phase.\nThe ADC can be served by the DMA controller. It can operate from a supply voltage down to \n1.65 V. \nThe ADC features a hardware oversampler up to 256 samples, this improves the resolution \nto 16 bits (see AN2668).\nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, \nsome or all scanned channels. An interrupt is generated when the converted voltage is \noutside the programmed thresholds.\nThe events generated by the general-purpose ti mers (TIMx) can be internally connected to \nthe ADC start triggers, to allo w the application to synchronize A/D conversions and timers.\n3.12 Temperature sensor\nThe temperature sensor (TSENSE ) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN18 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall \naccuracy of the temperature measurement. As th e offset of the temperature sensor varies \nfrom chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nDS10689 Rev 5 29/160STM32L072xx Functional overview\n36To improve the accuracy of the temperature sensor measurement, each device is \nindividually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode. \n          \n3.12.1 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and Comparators. VREFINT  is internally connected to the ADC_IN17 input channel. It \nenables accurate monitoring of the VDD value (when no external voltage, VREF+, is available \nfor ADC). The precise voltage of VREFINT  is individually measured for each part by ST during \nproduction test and stored in the system memo ry area. It is accessible in read-only mode. \n          \n3.13 Digital-to-analog converter (DAC)\nTwo 12-bit buffered DACs can be used to conv ert digital signal into analog voltage signal \noutput. An optional amplifier can be used to reduce the output signal impedance.\nThis digital Interface supports the following features:\n• One data holding register (for each channel)\n• Left or right data alignment in 12-bit mode\n• Synchronized update capability\n• Noise-wave generation\n• Triangular-wave generation\n• Dual DAC channels with independent  or simultaneous conversions \n• DMA capability (including the underrun interrupt)\n• External triggers for conversion\n• Input reference voltage VREF+\nSix DAC trigger inputs are used in the STM32L072xx. The DAC channels are triggered \nthrough the timer update outputs that are also connected to different DMA channels.Table 7. Temperature sensor calibration values\nCalibration value name Description Memory address\nTSENSE_CAL1TS ADC raw data acquired at \ntemperature of 30 °C,  \nVDDA= 3 V0x1FF8 007A - 0x1FF8 007B\nTSENSE_CAL2TS ADC raw data acquired at \ntemperature of 130 °C  \nVDDA= 3 V0x1FF8 007E - 0x1FF8 007F\nTable 8. Internal voltage reference measured values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 25 °C\nVDDA = 3 V0x1FF8 0078 - 0x1FF8 0079\nFunctional overview STM32L072xx\n30/160 DS10689 Rev 53.14 Ultra-low-power comparat ors and reference voltage\nThe STM32L072xx embed two comparators shar ing the same current bias and reference \nvoltage. The reference voltage can be inte rnal or external (coming from an I/O).\n• One comparator with ultra low consumption\n• One comparator with rail-to-rail inputs, fast or slow mode. \n• The threshold can be one of the following:\n– DAC output– External I/O pins– Internal reference voltage (V\nREFINT )\n– submultiple of Internal reference volt age(1/4, 1/2, 3/4) for the rail to rail \ncomparator.\nBoth comparators can wake up the devices from Stop mode, and be combined into a \nwindow comparator.\nThe internal reference voltage is available ex ternally via a low-powe r / low-current output \nbuffer (driving current c apability of 1 µA typical).\n3.15 Touch sensing controller (TSC)\nThe STM32L072xx provide a simple solution fo r adding capacitive sensing functionality to \nany application. These devices offer up to 24 ca pacitive sensing channels distributed over 8 \nanalog I/O groups.\nCapacitive sensing technology is able to detect  the presence of a finger near a sensor which \nis protected from direct touch by a dielectric (such as glass, plastic). The capacitive variation \nintroduced by the finger (or any conduct ive object) is measured using a proven \nimplementation based on a surface charge transf er acquisition principl e. It consists of \ncharging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage ac ross this capacitor has reached a specific \nthreshold. To limit the CPU bandwidth usage, this acquisition is directly managed by the \nhardware touch sensing controller and only r equires few external components to operate.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary, which is free to use and allows touch sensing functionality to be implemented reliably \nin the end application.\nDS10689 Rev 5 31/160STM32L072xx Functional overview\n363.16 Timers and watchdogs\nThe ultra-low-power STM32L072xx devices include three general-purpose timers, one low- \npower timer (LPTIM), one basic timer, tw o watchdog timers and the SysTick timer.\nTable 10  compares the features of the general-purpose and basic timers.\n          Table 9. Capacitive sensing GPIO s available on STM32L072xx devices\nGroupCapacitive sensing \nsignal namePin \nnameGroupCapacitive sensing \nsignal namePin \nname\n1TSC_G1_IO1 PA0\n5TSC_G5_IO1 PB3\nTSC_G1_IO2 PA1 TSC_G5_IO2 PB4\nTSC_G1_IO3 PA2 TSC_G5_IO3 PB6TSC_G1_IO4 PA3 TSC_G5_IO4 PB7\n2TSC_G2_IO1 PA4\n(1)\n1. This GPIO offers a reduced touc h sensing sensitivity. It is thus recommended to use it as sampling \ncapacitor I/O.6TSC_G6_IO1 PB11\nTSC_G2_IO2 PA5 TSC_G6_IO2 PB12TSC_G2_IO3 PA6 TSC_G6_IO3 PB13\nTSC_G2_IO4 PA7 TSC_G6_IO4 PB14\n3TSC_G3_IO1 PC5\n7TSC_G7_IO1 PC0\nTSC_G3_IO2 PB0 TSC_G7_IO2 PC1\nTSC_G3_IO3 PB1 TSC_G7_IO3 PC2TSC_G3_IO4 PB2 TSC_G7_IO4 PC3\n4TSC_G4_IO1 PA9\n8TSC_G8_IO1 PC6\nTSC_G4_IO2 PA10 TSC_G8_IO2 PC7TSC_G4_IO3 PA11 TSC_G8_IO3 PC8\nTSC_G4_IO4 PA12 TSC_G8_IO4 PC9\nTable 10. Timer feature comparison \nTimerCounter \nresolutionCounter type Prescaler factorDMA \nrequest \ngenerationCapture/compare \nchannelsComplementary\noutputs\nTIM2, \nTIM316-bitUp, down, \nup/downAny integer between \n1 and 65536Yes 4 No\nTIM21, \nTIM2216-bitUp, down, \nup/downAny integer between \n1 and 65536No 2 No\nTIM6, \nTIM716-bit UpAny integer between \n1 and 65536Yes 0 No\nFunctional overview STM32L072xx\n32/160 DS10689 Rev 53.16.1 General-purpose timers (T IM2, TIM3, TIM21 and TIM22)\nThere are four synchronizable general-purpose timers embedded in the STM32L072xx \ndevice (see Table 10  for differences).\nTIM2, TIM3\nTIM2 and TIM3 are based on 16-bit auto-reload up/down counter. It includes a 16-bit \nprescaler. It features four independent cha nnels each for input capture/output compare, \nPWM or one-pulse mode output. \nThe TIM2/TIM3 general-purpose timers can wo rk together or with the TIM21 and TIM22 \ngeneral-purpose timers via the Timer Link fe ature for synchronization or event chaining. \nTheir counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.\nTIM2/TIM3 have independent DMA request generation.These timers are capable of handling quadra ture (incremental) encoder signals and the \ndigital outputs from 1 to 3 hall-effect sensors.\nTIM21 and TIM22\nTIM21 and TIM22 are based on a 16-bit auto-rel oad up/down counter. They include a 16-bit \nprescaler. They have two independent channels  for input capture/output compare, PWM or \none-pulse mode output. They can work together and be synchronized with the TIM2/TIM3, full-featured general-purpose timers.\nThey can also be used as simple time bases and be clocked by the LSE clock source \n(32.768 kHz) to provide time bases independent from the main CPU clock.\n3.16.2 Low-power Timer (LPTIM)\nThe low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.\nThis low-power timer suppo rts the following features:\n• 16-bit up counter with 16-bit autoreload register\n• 16-bit compare register\n• Configurable output: pulse, PWM\n• Continuous / one shot mode\n• Selectable software / hardware input trigger\n• Selectable clock source\n– Internal clock source: L SE, LSI, HSI or APB clock\n– External clock source over LPTIM input (working even with no internal clock \nsource running, used by the Pulse Counter Application)\n• Programmable digita l glitch filter\n• Encoder mode\n3.16.3 Basic timer (TIM6, TIM7)\nThese timers can be used as a generic 16-bit timebase.\nDS10689 Rev 5 33/160STM32L072xx Functional overview\n363.16.4 SysTick timer\nThis timer is dedicated to the OS, but could also be used as a standard downcounter. It is \nbased on a 24-bit downcounter with autore load capability and a programmable clock \nsource. It features a maskable system interr upt generation when the counter reaches ‘0’.\n3.16.5 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 37 kHz internal RC  and, as it operates independently of the \nmain clock, it can operate in Stop and Standby  modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.\n3.16.6 Window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.17 Communication interfaces\n3.17.1 I2C bus\nUp to three I2C interfaces (I2C1 and I2C3) can operate in multimaster or slave modes. \nEach I2C interface can support Standard mode (Sm, up to 100 kbit/s), Fast mode (Fm, up to \n400 kbit/s) and Fast Mode Plus (Fm+, up to 1 Mbit/s) with 20 mA output drive on some I/Os.\n7-bit and 10-bit addressing modes, multiple  7-bit slave addresses (2 addresses, 1 with \nconfigurable mask) are also supported as we ll as programmable analog and digital noise \nfilters.\n          \nIn addition, I2C1 and I2C3 provide hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1/I2C3 also have a clock domain Table 11. Comparison of I2C analog and digital filters\nAnalog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.  \n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital \nfilter is enabled.\nFunctional overview STM32L072xx\n34/160 DS10689 Rev 5independent from the CPU clock, allowing the I2C1/I2C3 to wake up the MCU from Stop \nmode on address match.\nEach I2C interface can be served by the DMA controller.Refer to Table 12  for an overview of I2C interface features.\n          \n3.17.2 Universal synchronous/asynchr onous receiver tran smitter (USART)\nThe four USART interfaces (USART1, USART2, USART4 and USART5) are able to \ncommunicate at speeds of up to 4 Mbit/s.\nThey provide hardware management of the CTS, RTS and RS485 driver enable (DE) \nsignals, multiprocessor co mmunication mode, master synchronous communication and \nsingle-wire half-duplex communication mode. USART1 and USART2 also support SmartCard communication (ISO 78 16), IrDA SIR ENDEC, LIN Ma ster/Slave capability, auto \nbaud rate feature and has a clock domain independent from the CPU clock, allowing to wake up the MCU from Stop mode using baudrates up to 42 Kbaud.\nAll USART interfaces can be served by the DMA controller.Table 13  for the supported modes and features of USART interfaces.\n          Table 12. STM32L072xx I2C implementation \nI2C features(1)\n1. X = supported.I2C1 I2C2 I2C3\n7-bit addressing mode X X X\n10-bit addressing mode X X X\nStandard mode (up to 100 kbit/s) X X XFast mode (up to 400 kbit/s) X X X\nFast Mode Plus with 20 mA output drive I/Os (up to 1 \nMbit/s)XX\n(2)\n2. See Table 16: STM32L072xxx pin definition on page 44  for the list of I/Os that feature Fast Mode Plus \ncapability X\nIndependent clock X - X\nSMBus X - X\nWakeup from STOP X - X\nTable 13. USART implementation \nUSART modes/features(1)USART1 and USART2 U SART4 and USART5\nHardware flow control for modem X X\nContinuous communication using DMA X XMultiprocessor communication X X\nSynchronous mode\n(2)XX\nSmartcard mode X -Single-wire half-duplex communication X X\nIrDA SIR ENDEC block X -\nDS10689 Rev 5 35/160STM32L072xx Functional overview\n363.17.3 Low-power universal asynchron ous receiver transmitter (LPUART)\nThe devices embed one Low-power UART. The LPUART supports asynchronous serial \ncommunication with minimum power consumpti on. It supports half duplex single wire \ncommunication and modem operations (C TS/RTS). It allows multiprocessor \ncommunication.\nThe LPUART has a clock domain independent from the CPU clock. It can wake up the \nsystem from Stop mode using baudrates up to 46 Kbaud. The Wakeup events from Stop mode are programmable and can be: \n• Start bit detection\n• Or any received data frame \n• Or a specific programmed data frame\nOnly a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 \nbaud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption.  Higher speed clock can be used to reach \nhigher baudrates.\nLPUART interface can be served by the DMA controller.\n3.17.4 Serial peripheral interface (SPI)/Inter-integrated sound (I2S)\nUp to two SPIs are able to co mmunicate at up to 16 Mbits/s in slave and master modes in \nfull-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. \nThe USARTs with synchronous capability can also be used as SPI master.\nOne standard I2S interfaces (mult iplexed with SPI2) is available. It can operate in master or \nslave mode, and can be configured to operate wit h a 16-/32-bit resolution as input or output \nchannels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When the \nI2S interfaces is configured in master mode, th e master clock can be output to the external \nDAC/CODEC at 256 times the sampling frequency.\nThe SPIs can be served by the DMA controller.\nRefer to Table 14  for the differences between SPI1 and SPI2.LIN mode X -\nDual clock domain and wakeup from Stop mode X -Receiver timeout interrupt X -\nModbus communication X -\nAuto baud rate detection (4 modes) X -Driver Enable X X\n1. X = supported.\n2. This mode allows using the USART as an SPI master.Table 13. USART implementation (continued)\nUSART modes/features(1)USART1 and USART2 U SART4 and USART5\nFunctional overview STM32L072xx\n36/160 DS10689 Rev 5          \n3.17.5 Universal se rial bus (USB)\nThe STM32L072xx embed a full-speed USB device peripheral compliant with the USB \nspecification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP \npull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) fu nction interface with \nadded support for USB 2.0 Link Power Manageme nt. It has software-configurable endpoint \nsetting with packet memory up to 1 Kbyte and suspend/resume support. It requires a \nprecise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the in ternal 48 MHz oscillator in automatic trimming \nmode. The synchroniz ation for this oscillator can be taken from the USB data stream itself \n(SOF signalization) which a llows crystal-less operation.\n3.18 Clock recover y system (CRS)\nThe STM32L072xx embed a special block which allows automatic trimming of the internal \n48 MHz oscillator to guarante e its optimal accuracy over the whole device operational \nrange. This automatic trimming is based on th e external synchronization signal, which could \nbe either derived from USB SOF signalization, from LSE oscilla tor, from an external signal \non CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also \npossible to combine automatic tri mming with manual trimming action.\n3.19 Cyclic redundancy che ck (CRC) calculation unit\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.\n3.20 Serial wire debug port (SW-DP)\nAn Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.Table 14. SPI/I2S implementation\nSPI features(1)\n1. X = supported.SPI1 SPI2\nHardware CRC calculation X X\nI2S mode - XTI mode X X\nDS10689 Rev 5 37/160STM32L072xx Pin descriptions\n584 Pin descriptions\nFigure 3. STM32L072xx LQFP100 pinout  \n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USB are shown in grey.MSv35439V2VDD100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n1\n2\n3\n4\n5\n67\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n2575\n74\n73\n72\n71\n7069\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51PE2\nPE3\nPE4\nPE5\nPE6\nVDD\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH9\nPH10\nPH0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA\nVREF-\nVREF+\nPA0\nPA1\nPA2VDD_USB\nVSS\nPA13  \nPA12  PA 11\nPA10  \nPA9\nPA8\nPC9\nPC8PC7\nPC6\nPD15    PD14    \nPD13    \nPD12    PD11    \nPD10    \nPD9\nPD8\nPB 15\nPB 14\nPB 13\nPB 12PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPE7PE8\nPE9\nPE 10\nPE 11\nPE 12\nPE 13\nPE 14\nPE 15\nPB 10\nPB 11\nVSS\nVDDVDD\nVSS\nPE 1    \nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7    \nPD6    \nPD5    \nPD4    \nPD3    \nPD2    \nPD1    \nPD0    \nPC12\nPC11\nPC10\nPA15    \nPA14  26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50LQFP100PC13\nPH1-OSC_OUT\nVDDAVDD\nPin descriptions STM32L072xx\n38/160 DS10689 Rev 5Figure 4. STM32L072xx UFBGA100 ballout  \n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USBare shown in grey.MSv35440V212 3 9 10 11 12\nJ\nK\nL45 6 7 8\nBA\nC\nD\nE\nF\nG\nH\nMPH0-\nOSC_IN\nVDD PC0PH10PH1-\nOSC_\nOUT\nNRST\nVSSA PC1\nVREF\n-PC3\nPA1PA2\nVREF\n+PD11\nPA4PA6\nPA7PC5\nPB0 PB1PE8\nPE7PD9\nPE9PE12\nPE11 PE13PB10\nPE14PB11\nPE15PB12PD15 PD14 PD13VDD_\nUSBVDD\nPD12\nPB2PE3 PE1 PB8 BOOT0 PD7 PD5 PB4 PB3 PA15 PA14 PA13 PA12\nPA11 PC10 PC12 PD1 PD3 PD4 PD6 PB6 PB7 PB9 PE2 PE4\nPC13 PE5 PE0 VDD PB5 PD2 PD0 PC11 VDD PA10\nPC9 PA8 PA9 VSS PE6PC14-\nOSC32\n_INPC15-\nOSC32\n_OUTVDD VSS PC8 PC7 PC6\nVSS VSS PH9\nPC2 PD10\nPB13 PB14 PB15 PD8 PC4 PA5\nVDDAPA0 PA3 PE10\nDS10689 Rev 5 39/160STM32L072xx Pin descriptions\n58Figure 5. STM32L072xx LQFP64 pinout \n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USB are shown in grey.64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n46\n45\n4443\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n17 1819 2021 2223 24 2930 3132 25 2627281\n2\n3\n4\n5\n6  \n7  \n8  \n9  \n10\n11\n12\n1314\n15\n16VDD\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9    PB8    \nBOOT0    \nPB7    \nPB6    \nPB5    \nPB4    \nPB3    \nPD2    \nPC12\nPC11\nPC10\nPA15\nPA14\nVDD_USB\nVSS\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12PA3\nVSS\nVDD\nPA4\nPA5PA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11\nVSS\nVDDLQFP64\nMSv35436V2\nPin descriptions STM32L072xx\n40/160 DS10689 Rev 5Figure 6. STM32L072xx UFBGA64/TFBGA64 ballout \n1. The above figure shows the package top view.\n2. the I/O pins supplied by VDD_USB are shown in grey.PH0-\nOSC_INPC14-\nOSC32\n_IN\nMSv35437V3A\nB\nC\nD\nE\nF\nG\nH12 3 4 56 78\nPC15-\nOSC32\n_OUT\nPH1-\nOSC_\nOUT\nNRST\nVSSA\nVREF\n+\nVDDAPC13\nVDD\nVSS\nVDD\nPC1\nPC2\nPA0\nPA1PB9 PB4 PB3 PA15 PA14 PA13\nPB8BOOT\n0PD2 PC11 PC10 PA12\nPB7 PB5 PC12 PA10 PA9 PA11\nPB6 VSS VSS VSS PA8 PC9\nPC0 VDD VDDVDD_\nUSBPC7 PC8\nPA2 PA5 PB0 PC6 PB15 PB14\nPA3 PA6 PB1 PB2 PB10 PB13\nPA4 PA7 PC4 PC5 PB11 PB12\nDS10689 Rev 5 41/160STM32L072xx Pin descriptions\n58Figure 7. STM32L072xx WLCSP49 ballout\n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USB are shown in grey.\nFigure 8. STM32L072xx LQFP48 pinout \n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USB are shown in grey.MSv36158V3PA10VDD_\nUSBA\nB\nC\nD\nE\nF12 3 4 5 6\nPA12\nPA8\nPB15\nPB14PA15\nPA14\nPA13\nPA11\nPA9\nPB13PB3 PB5 BOOT0 VDD\nPB4 PB6 PB8 PC13\nPB7 PC1 PC0PC15-\nOSC32\n_OUT\nPB1 VSS NRSTPH1-\nOSC_\nOUT\nPB2 PA1 PA0 PC2\nPB11 PA7 PA4 VDDA7\nPB9\nVDD\nPC14-\nOSC32\n_IN\nPH0-\nOSC_IN\nVREF+\nPA2\nG PB12 VDD PB10 PB0 PA6 PA3 PA5\nMSv35438V244 434241 40 393837\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n2625\n242312\n13 14 15 16 17 18 19 20 21 221\n2\n3\n4\n5\n6  \n7  \n8  \n9  \n10\n11484746 45PA3\nPA5\nPA6\nPA7\nPB0PB1\nPB2\nPB10\nPB11\nVSS\nVDDVDD_USB\nVSS\nPA13\nPA12PA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB12VDD\nPC13\nPC15-OSC32_OUT\nPH1-OSC_OUT\nNRST\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDDVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nPA14\nLQFP48PA4PH0-OSC_INPC14-OSC32_IN\nPin descriptions STM32L072xx\n42/160 DS10689 Rev 5Figure 9. STM32L072xx UFQFPN48 \n1. The above figure shows the package top view.\n2. The I/O pins supplied by VDD_USB are shown in grey.\nFigure 10. STM32L072xx LQFP32 pinout \n1. The above figure shows the package top view.MSv62417V1UFQFPN481\n2\n3\n4\n5\n6\n78\n9\n10\n11\n12VDD\nPC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nPH0-OSC_IN\nPH1-OSC_OUT\nNRST\nVSSA\nVDDA\nPA0\nPA1\nPA236\n35\n34\n33\n32\n31\n3029\n28\n27\n26\n2539\n3740\n3845\n43\n4148\n4746\n4442\n22\n2421\n2316\n18\n2013\n1415\n1719 PA3\nPA4\nPA7PB2\nVDDPA5\nPA6\nPB10PB0\nPB1\nPB11\nVSSVDD_USBVSS\nPA13\nPA12\nPA11\nPA10\nPA9PA8\nPB15\nPB14\nPB13\nPB12VDDVSS\nBOOT0PB5\nPA14PB9\nPB8\nPB4PB7\nPB6\nPB3\nPA15\nMSv35429V332 31 30 29 28 27 26 25\n24\n23\n22\n20\n19\n18\n17891 01 11 2 1 314 15 161\n2345\n6  \n7  \nPA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSSPA14\nPA13PA12PA11PA10PA9PA8VDD\nNRST\nVDDA\nPA0\nPA1\nPA2\nVSS\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVDD21 LQFP32\nDS10689 Rev 5 43/160STM32L072xx Pin descriptions\n58Figure 11. STM32L072xx UFQFPN32 pinout \n1. The above figure shows the package top view.\n2. the I/O pins supplied by VDD_USB are shown in grey.\n          MSv36141V33231 30 29 28 27 26 2524\n23\n22\n20\n19\n18\n17 891 01 11 2 1 3 14 15 161\n23\n4\n5\n6  \n7  \nPA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSSVDD_USB\nPA13PA12PA11PA10PA9PA8NRST\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPA14\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVDD21 VSS VSSA\nTable 15. Legend/abbreviations used in the pinout table \nName Abbreviation Definition \nPin name Unless otherwise specified in brackets belo w the pin name, the pin function during and \nafter reset is the same as the actual pin name \nPin type S Supply pin \nI Input only pin \nI/O Input / output pin \nI/O structure FT 5 V tolerant I/O \nFTf 5 V tolerant I/O, FM+ capable\nTC Standard 3.3V I/O \nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and after \nreset. \nPin functions Alternate \nfunctions Functions selected through GPIOx_AFR registers \nAdditional \nfunctions Functions directly selected/enabl ed through peripheral registers \nPin descriptions STM32L072xx\n44/160 DS10689 Rev 5          Table 16. STM32L072xxx pin definition \nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\n-------1B 2 P E 2 I / O F T - T I M 3 _ E T R -\n-------2A 1 P E 3 I / O F T -TIM22_CH1, \nTIM3_CH1-\n-------3B 1 P E 4 I / O F T -TIM22_CH2, \nTIM3_CH2-\n-------4C 2 P E 5 I / O F T -TIM21_CH1, \nTIM3_CH3-\n-------5D 2 P E 6 I / O F T -TIM21_CH2, \nTIM3_CH4RTC_TAMP3/\nWKUP3\n1 - 1 1 1 B2 B6 6 E2 VDD S - - -\n--2 2 2 A 2 B 7 7 C 1 P C 1 3 I / O F T - -RTC_TAMP1/RTC_\nTS/RTC_OUT/\nWKUP2\n21333 A 1 C 6 8D 1PC14-\nOSC32_IN \n(PC14)I/O FT - - OSC32_IN\n32444 B 1 C 7 9E 1PC15-\nOSC32_OUT \n(PC15)I/O TC - - OSC32_OUT\n------- 1 0 F 2 P H 9 I / O F T - - -\n------- 1 1 G 2 P H 1 0 I / O F T - - -\n--5 5 5 C 1 D 6 1 2 F 1PH0-OSC_IN \n(PH0)I/O TC - USB_CRS_SYNC OSC_IN\n--6 6 6 D 1 D 7 1 3 G 1PH1-\nOSC_OUT \n(PH1)I/O TC - - OSC_OUT\n4 3 7 7 7 E1 D5 14 H2 NRST I/O - - -\n- - - - 8 E3 C5 15 H1 PC0 I/O FTf -LPTIM1_IN1, \nEVENTOUT, \nTSC_G7_IO1, \nLPUART1_RX, \nI2C3_SCLADC_IN10\nDS10689 Rev 5 45/160STM32L072xx Pin descriptions\n58- - - - 9 E2 C4 16 J2 PC1 I/O FTf -LPTIM1_OUT, \nEVENTOUT, \nTSC_G7_IO2, \nLPUART1_TX, \nI2C3_SDAADC_IN11\n- - - - 10 F2 E7 17 J3 PC2 I/O FTf -LPTIM1_IN2, \nSPI2_MISO/\nI2S2_MCK, \nTSC_G7_IO3ADC_IN12\n- - - - 11 - - 18 K2 PC3 I/O FT -LPTIM1_ETR, \nSPI2_MOSI/I2S2_SD, \nTSC_G7_IO4ADC_IN13\n- 4 8 8 12 F1 - 19 J1 VSSA S - - -\n- - - - - - - 20 K1 VREF- S - - -\n- - - - - G1 E6 21 L1 VREF+ S - - -\n5599 1 3 H 1 F 7 2 2 M 1 V D D A S - - -\n6 6 10 10 14 G2 E5 23 L2 PA0 I/OTT\na-TIM2_CH1, \nTSC_G1_IO1, \nUSART2_CTS, \nTIM2_ETR, \nUSART4_TX, \nCOMP1_OUTCOMP1_INM, \nADC_IN0, \nRTC_TAMP2/\nWKUP1\n7 7 11 11 15 H2 E4 24 M2 PA1 I/O FT -EVENTOUT, \nTIM2_CH2, \nTSC_G1_IO2, \nUSART2_RTS/\nUSART2_DE, \nTIM21_ETR, \nUSART4_RXCOMP1_INP, \nADC_IN1\n8 8 12 12 16 F3 F6 25 K3 PA2 I/O FT -TIM21_CH1, \nTIM2_CH3, \nTSC_G1_IO3, \nUSART2_TX, \nLPUART1_TX, \nCOMP2_OUTCOMP2_INM, \nADC_IN2Table 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nPin descriptions STM32L072xx\n46/160 DS10689 Rev 59 9 13 13 17 G3 G7 26 L3 PA3 I/O FT -TIM21_CH2, \nTIM2_CH4, \nTSC_G1_IO4, \nUSART2_RX, \nLPUART1_RXCOMP2_INP, \nADC_IN3\n- - - - 18 C2 - 27 D3 VSS S - - - -\n- - - - 19 D2 - 28 H3 VDD S - - - -\n10 10 14 14 20 H3 F5 29 M3 PA4 I/O TC(2)SPI1_NSS, \nTSC_G2_IO1, \nUSART2_CK, \nTIM22_ETRCOMP1_INM, \nCOMP2_INM, \nADC_IN4, \nDAC_OUT1\n11 11 15 15 21 F4 G6 30 K4 PA5 I/O TC -SPI1_SCK, \nTIM2_ETR, \nTSC_G2_IO2, \nTIM2_CH1COMP1_INM, \nCOMP2_INM, \nADC_IN5, \nDAC_OUT2\n12 12 16 16 22 G4 G5 31 L4 PA6 I/O FT -SPI1_MISO, \nTIM3_CH1, \nTSC_G2_IO3, \nLPUART1_CTS, \nTIM22_CH1, \nEVENTOUT, \nCOMP1_OUTADC_IN6\n13 13 17 17 23 H4 F4 32 M4 PA7 I/O FT -SPI1_MOSI, \nTIM3_CH2, \nTSC_G2_IO4, \nTIM22_CH2, \nEVENTOUT, \nCOMP2_OUTADC_IN7\n---- 2 4 H 5 - 3 3 K 5 P C 4 I / O F T -EVENTOUT, \nLPUART1_TXADC_IN14\n---- 2 5 H 6 - 3 4 L 5 P C 5 I / O F T -LPUART1_RX, \nTSC_G3_IO1ADC_IN15\n14 14 18 18 26 F5 G4 35 M5 PB0 I/O FT -EVENTOUT, \nTIM3_CH3, \nTSC_G3_IO2ADC_IN8, \nVREF_OUTTable 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nDS10689 Rev 5 47/160STM32L072xx Pin descriptions\n5815 15 19 19 27 G5 D3 36 M6 PB1 I/O FT -TIM3_CH4, \nTSC_G3_IO3, \nLPUART1_RTS/\nLPUART1_DEADC_IN9, \nVREF_OUT\n- - 20 20 28 G6 E3 37 L6 PB2 I/O FT -LPTIM1_OUT, \nTSC_G3_IO4, \nI2C3_SMBA-\n------- 3 8 M 7 P E 7 I / O F T -USART5_CK, \nUSART5_RTS/\nUSART5_DE-\n- - - - - - - 39 L7 PE8 I/O FT - USART4_TX -\n------- 4 0 M 8 P E 9 I / O F T -TIM2_CH1, \nTIM2_ETR, \nUSART4_RX-\n- - - - - - - 41 L8 PE10 I/O FT -TIM2_CH2, \nUSART5_TX-\n------- 4 2 M 9 P E 1 1 I / O F T -TIM2_CH3, \nUSART5_RX-\n- - - - - - - 43 L9 PE12 I/O FT -TIM2_CH4, \nSPI1_NSS-\n- - - - - - - 44 M10 PE13 I/O FT -  SPI1_SCK -\n- - - - - - - 45 M11 PE14 I/O FT - SPI1_MISO -- - - - - - - 46 M12 PE15 I/O FT -  SPI1_MOSI -\n- - 21 21 29 G7 G3 47 L10 PB10 I/O FT - TIM2_CH3, \nTSC_SYNC, \nLPUART1_TX, \nSPI2_SCK, \nI2C2_SCL, \nLPUART1_RX-Table 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nPin descriptions STM32L072xx\n48/160 DS10689 Rev 5- - 22 22 30 H7 F3 48 L11 PB11 I/O FT -EVENTOUT, \nTIM2_CH4, \nTSC_G6_IO1, \nLPUART1_RX, \nI2C2_SDA, \nLPUART1_TX-\n16 16 23 23 31 D6 D4 49 F12 VSS S - - -\n17 17 24 24 32 E5 G2 50 G12 VDD S - - -\n- - 25 25 33 H8 G1 51 L12 PB12 I/O FT -SPI2_NSS/I2S2_WS, \nLPUART1_RTS/\nLPUART1_DE, \nTSC_G6_IO2, \nI2C2_SMBA, \nEVENTOUT-\n- - 26 26 34 G8 F2 52 K12 PB13 I/O FTf -SPI2_SCK/I2S2_CK, \nMCO, TSC_G6_IO3, \nLPUART1_CTS, \nI2C2_SCL, \nTIM21_CH1-\n- - 27 27 35 F8 F1 53 K11 PB14 I/O FTfSPI2_MISO/I2S2_MC\nK, RTC_OUT, \nTSC_G6_IO4, \nLPUART1_RTS/\nLPUART1_DE, \nI2C2_SDA, \nTIM21_CH2-\n- - 28 28 36 F7 E1 54 K10 PB15 I/O FT -SPI2_MOSI/I2S2_SD, \nRTC_REFIN-\n- - - - - - - 55 K9 PD8 I/O FT - LPUART1_TX -\n- - - - - - - 56 K8 PD9 I/O FT - LPUART1_RX -\n------- 5 7 J 1 2 P D 1 0 I / O F T - - -- - - - - - - 58 J11 PD11 I/O FT - LPUART1_CTS -\n------- 5 9 J 1 0 P D 1 2 I / O F T -LPUART1_RTS/\nLPUART1_DE-Table 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nDS10689 Rev 5 49/160STM32L072xx Pin descriptions\n58- - - - - - - 60 H12 PD13 I/O FT - - -\n- - - - - - - 61 H11 PD14 I/O FT - - -\n- - - - - - - 62 H10 PD15 I/O FT - USB_CRS_SYNC -\n- - - - 37 F6 - 63 E12 PC6 I/O FT -TIM22_CH1, \nTIM3_CH1, \nTSC_G8_IO1-\n- - - - 38 E7 - 64 E11 PC7 I/O FT -TIM22_CH2, \nTIM3_CH2, \nTSC_G8_IO2-\n- - - - 39 E8 - 65 E10 PC8 I/O FT -TIM22_ETR, \nTIM3_CH3, \nTSC_G8_IO3-\n- - - - 40 D8 - 66 D12 PC9 I/O FTf -TIM21_ETR, \nUSB_NOE/TIM3_CH4\n, TSC_G8_IO4, \nI2C3_SDA-\n18 18 29 29 41 D7 D1 67 D11 PA8 I/O FTf -MCO, \nUSB_CRS_SYNC, \nEVENTOUT, \nUSART1_CK, \nI2C3_SCL-\n19 19 30 30 42 C7 E2 68 D10 PA9 I/O FTf -MCO, TSC_G4_IO1, \nUSART1_TX, \nI2C1_SCL, \nI2C3_SMBA-\n20 20 31 31 43 C6 C1 69 C12 PA10 I/O FTf -TSC_G4_IO2, \nUSART1_RX, \nI2C1_SDA-\n21 21 32 32 44 C8 D2 70 B12 PA11 I/O FT(3)SPI1_MISO, \nEVENTOUT, \nTSC_G4_IO3, \nUSART1_CTS, \nCOMP1_OUTUSB_DMTable 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nPin descriptions STM32L072xx\n50/160 DS10689 Rev 522 22 33 33 45 B8 B1 71 A12 PA12 I/O FT(3)SPI1_MOSI, \nEVENTOUT, \nTSC_G4_IO4, \nUSART1_RTS/\nUSART1_DE, \nCOMP2_OUTUSB_DP\n23 23 34 34 46 A8 C2 72 A11 PA13 I/O FT -SWDIO, USB_NOE, \nLPUART1_RX-\n- - - - - - - 73 C11 VDD S - - -\n- - 35 35 47 D5 - 74 F11 VSS S - - -- 2 43 63 64 8E 6A 17 5 G 1 1 V D D _ U S B S - - -\n24 25 37 37 49 A7 B2 76 A10 PA14 I/O FT -SWCLK, USART2_TX, \nLPUART1_TX-\n2 5 - 3 83 85 0A 6A 27 7 A 9 P A 1 5 I / O F T -SPI1_NSS, \nTIM2_ETR, \nEVENTOUT, \nUSART2_RX, \nTIM2_CH1, \nUSART4_RTS/\nUSART4_DE-\n- - - - 51 B7 - 78 B11 PC10 I/O FT -LPUART1_TX, \nUSART4_TX-\n- - - - 52 B6 - 79 C10 PC11 I/O FT -LPUART1_RX, \nUSART4_RX-\n- - - - 53 C5 - 80 B10 PC12 I/O FT -USART5_TX, \nUSART4_CK-\n------- 8 1 C 9 P D 0 I / O F T -TIM21_CH1, \nSPI2_NSS/I2S2_WS-\n- - - - - - - 82 B9 PD1 I/O FT - SPI2_SCK/I2S2_CK -\n---- 5 4 B 5 - 8 3 C 8 P D 2 I / O F T -LPUART1_RTS/\nLPUART1_DE, \nTIM3_ETR, \nUSART5_RX-Table 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nDS10689 Rev 5 51/160STM32L072xx Pin descriptions\n58- - - - - - - 84 B8 PD3 I/O FT -USART2_CTS, \nSPI2_MISO/I2S2_MC\nK-\n- - - - - - - 85 B7 PD4 I/O FT -USART2_RTS/\nUSART2_DE, \nSPI2_MOSI/I2S2_SD-\n- - - - - - - 86 A6 PD5 I/O FT - USART2_TX -\n- - - - - - - 87 B6 PD6 I/O FT - USART2_RX -\n- - - - - - - 88 A5 PD7 I/O FT -USART2_CK, \nTIM21_CH2-\n2 6 - 3 93 95 5A 5A 38 9 A 8 P B 3 I / O F T -SPI1_SCK, \nTIM2_CH2, \nTSC_G5I_O1, \nEVENTOUT, \nUSART1_RTS/\nUSART1_DE, \nUSART5_TXCOMP2_INM\n27 26 40 40 56 A4 B3 90 A7 PB4 I/O FTf -SPI1_MISO, \nTIM3_CH1, \nTSC_G5_IO2, \nTIM22_CH1, \nUSART1_CTS, \nUSART5_RX, \nI2C3_SDACOMP2_INP\n28 27 41 41 57 C4 A4 91 C5 PB5 I/O FT -SPI1_MOSI, \nLPTIM1_IN1, \nI2C1_SMBA, \nTIM3_CH2/TIM22_CH\n2, USART1_CK, \nUSART5_CK, \nUSART5_RTS/\nUSART5_DECOMP2_INPTable 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nPin descriptions STM32L072xx\n52/160 DS10689 Rev 529 28 42 42 58 D3 B4 92 B5 PB6 I/O FTf -USART1_TX, \nI2C1_SCL, \nLPTIM1_ETR, \nTSC_G5_IO3COMP2_INP\n30 29 43 43 59 C3 C3 93 B4 PB7 I/O FTf -USART1_RX, \nI2C1_SDA, \nLPTIM1_IN2, \nTSC_G5_IO4, \nUSART4_CTSCOMP2_INP, \nVREF_PVD_IN\n31 30 44 44 60 B4 A5 94 A4 BOOT0 I - - -\n- - 45 45 61 B3 B5 95 A3 PB8 I/O FTf - TSC_SYNC, \nI2C1_SCL-\n- - 46 46 62 A3 A6 96 B3 PB9 I/O FTf - EVENTOUT, \nI2C1_SDA, \nSPI2_NSS/I2S2_WS-\n- - - - - - - 97 C3 PE0 I/O FT -  EVENTOUT -\n- - - - - - - 98 A2 PE1 I/O FT -  EVENTOUT -\n32 31 47 47 63 D4 - 99 D3 VSS S - - - -\n- 3 24 84 86 4E 4A 710\n0C4 VDD S - - - -\n1. UFQFPN32 pinout differs from other STM 32 devices except STM 32L07xxx and STM32L8xxx. \n2. PA4 offers a reduced touch sensing sensitivity. It is  thus recommended to use it as sampling capacitor I/O.\n3. These pins are powered by VDD_USB. Fo r all characteristics that refer to VDD, VDD_USB  must be used instead. Table 16. STM32L072xxx pi n definition (continued)\nPin number\nPin name \n(function \nafter reset)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP32\nUFQFPN32(1)\nLQFP48\nUFQFPN48\nLQFP64\nUFBGA64/TFBGA64\nWLCSP49\nLQFP100\nUFBG100\nSTM32L072xx Pin descriptions\nDS10689 Rev 5 53/160          \nTable 17. Alternate functions port A \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/I2S2/\nUSART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2/\nI2C1/TIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/L\nPTIM1/TIM2/3/E\nVENTOUT/\nSYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2\n/LPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21\n/\nEVENTOUTI2C3/LPUART1/\nCOMP1/2/\nTIM3Port APA0 - - TIM2_CH1 TSC_G1_IO1 USART2_CTS TIM2_ETR USART4_TX COMP1_OUT\nPA1 EVENTOUT TIM2_CH2 TSC_G1_IO2USART2_RTS/\nUSART2_DETIM21_ETR USART4_RX -\nPA2 TIM21_CH1 TIM2_CH3 TSC_G1_IO3 USART2_TX - LPUART1_TX COMP2_OUT\nPA3 TIM21_CH2 TIM2_CH4 TSC_G1_IO4 USART2_RX - LPUART1_RX -PA4 SPI1_NSS - - TSC_G2_IO1 USART2_CK TIM22_ETR - -\nPA5 SPI1_SCK - TIM2_ETR TSC_G2_IO2 TIM2_CH1 - -\nPA6 SPI1_MISO TIM3_CH1 TSC_G2_IO3 LPUA RT1_CTS TIM22_CH1 EVENTOUT COMP1_OUT\nPA7 SPI1_MOSI TIM3_CH2 TSC_G2_IO4 - TIM22_CH2 EVENTOUT COMP2_OUT\nPA8 MCOUSB_CRS_\nSYNCEVENTOUT USART1_CK - - I2C3_SCL\nPA9 MCO - TSC_G4_IO1 USART1_TX - I2C1_SCL I2C3_SMBA\nPA10 - - TSC_G4_IO2 USART1_RX - I2C1_SDA -\nPA11 SPI1_MISO - EVENTOUT TSC_G4_IO3 USART1_CTS - - COMP1_OUT\nPA12 SPI1_MOSI - EVENTOUT TSC_G4_IO4USART1_RTS/\nUSART1_DE-- C O M P 2 _ O U T\nPA13 SWDIO - USB_NOE - - - LPUART1_RX -\nPA14 SWCLK - - - USART2_TX - LPUART1_TX -\nPA15 SPI1_NSS TIM2_ETR EVENTOUT USART2_RX TIM2_CH1USART4_RTS/\nUSART4_DE-\nPin descriptions STM32L072xx\n54/160 DS10689 Rev 5           Table 18. Alternate functions port B\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/I2S2/\nUSART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2/I\n2C1/TIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/L\nPTIM1/TIM2/3/E\nVENTOUT/\nSYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2/\nLPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21/\nEVENTOUTI2C3/LPUART1/\nCOMP1/2/\nTIM3Port BPB0 EVENTOUT TIM3_CH3 TSC_G3_IO2 - - - -\nPB1 - TIM3_CH4 TSC_G3_IO3LPUART1_RTS/\nLPUART1_DE-- -\nPB2 - - LPTIM1_OUT TSC_G3_IO4 - - - I2C3_SMBAPB3 SPI1_SCK TIM2_CH2 TSC_G5_IO1 EVENTOUTUSART1_RTS/\nUSART1_DEUSART5_TX -\nPB4 SPI1_MISO TIM3_CH1 TSC_G5_IO2 TIM22_CH1 USART1_CTS USART5_RX I2C3_SDA\nPB5 SPI1_MOSI LPTIM1_IN1 I2C1_SMBATIM3_CH2/\nTIM22_CH2USART1_CKUSART5_CK, \nUSART5_RTS/\nUSART5_DE-\nPB6 USART1_TX I2C1_SCL LPTIM1_ETR TSC_G5_IO3 - - - -\nPB7 USART1_RX I2C1_SDA LPTIM1_IN2 TSC_G5_IO4 - - USART4_CTS -\nPB8 - - TSC_SYNC I2C1_SCL - - -\nPB9 - EVENTOUT - I2C1_SDASPI2_NSS/\nI2S2_WS--\nPB10 - TIM2_CH3 TSC_SYNC LPUART1_TX SPI2_SCK I2C2_SCL LPUART1_RX\nPB11 EVENTOUT TIM2_CH4 TSC_G6_IO1 LPUART1_RX - I2C2_SDA LPUART1_TX\nPB12 SPI2_NSS/I2S2_WSLPUART1_RTS/\nLPUART1_DETSC_G6_IO2 I2C2_SMBA EVENTOUT -\nPB13 SPI2_SCK/I2S2_CK MCO TSC_G6_IO3 LPUART1_CTS I2C2_SCL TIM21_CH1 -PB14SPI2_MISO/\nI2S2_MCKRTC_OUT TSC_G6_IO4LPUART1_RTS/\nLPUART1_DEI2C2_SDA TIM21_CH2 -\nPB15SPI2_MOSI/\nI2S2_SDRTC_REFIN - - - - -\nSTM32L072xx Pin descriptions\nDS10689 Rev 5 55/160          Table 19. Alternate functions port C\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/I2S2/\nUSART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2/I2C1/\nTIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/\nLPTIM1/TIM2/3\n/EVENTOUT/SYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2/\nLPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2\n/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21/E\nVENTOUTI2C3/LPUART1/\nCOMP1/2/\nTIM3Port CPC0 LPTIM1_IN1 EVENTOUT TSC_G7_IO1 LPUART1_RX I2C3_SCL\nPC1 LPTIM1_OUT EVENTOUT TSC_G7_IO2 LPUART1_TX I2C3_SDA\nPC2 LPTIM1_IN2SPI2_MISO/\nI2S2_MCKTSC_G7_IO3\nPC3 LPTIM1_ETRSPI2_MOSI/\nI2S2_SDTSC_G7_IO4\nPC4 EVENTOUT LPUART1_TX\nPC5 LPUART1_RX TSC_G3_IO1\nPC6 TIM22_CH1 TIM3_CH1 TSC_G8_IO1\nPC7 TIM22_CH2 TIM3_CH2 TSC_G8_IO2PC8 TIM22_ETR TIM3_CH3 TSC_G8_IO3\nPC9 TIM21_ETR USB_NOE/TIM3_CH4 TSC_G8_IO4 I2C3_SDA\nPC10 LPUART1_TX USART4_TX\nPC11 LPUART1_RX USART4_RX\nPC12 USART5_TX USART4_CK\nPC13PC14\nPC15\nPin descriptions STM32L072xx\n56/160 DS10689 Rev 5           Table 20. Alternate functions port D\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/I2S2/\nUSART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2/I2C1/\nTIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/\nLPTIM1/TIM2/3\n/EVENTOUT/\nSYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2/\nLPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2\n/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21/E\nVENTOUTI2C3/LPUART1/\nCOMP1/2/TIM3Port DPD0 TIM21_CH1 SPI2_NSS/I2S2_WS - - - - - -\nPD1 - SPI2_SCK/I2S2_CK - - - - - -\nPD2LPUART1_RTS/\nLPUART1_DETIM3_ETR - - - USART5_RX -\nPD3 USART2_CTSSPI2_MISO/\nI2S2_MCK-- - - -\nPD4USART2_RTS/\nUSART2_DESPI2_MOSI/I2S2_SD - - - - - -\nPD5 USART2_TX - - - - - - -\nPD6 USART2_RX - - - - - - -PD7 USART2_CK TIM21_CH2 - - - - - -\nPD8 LPUART1_TX - - - - - -\nPD9 LPUART1_RX - - - - - -\nPD10 - - - - - - -\nPD11 LPUART1_CTS - - - - - -\nPD12LPUART1_RTS/\nLPUART1_DE--- - - -\nPD13 - - - - - - -\nPD14 - - - - - - -PD15 USB_CRS_SYNC - - - - - -\nSTM32L072xx Pin descriptions\nDS10689 Rev 5 57/160          Table 21. Alternate functions port E\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/I2S2/\nUSART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2/I2C1\n/TIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/\nLPTIM1/TIM2/3\n/EVENTOUT/\nSYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2/\nLPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2\n/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21/\nEVENTOUTI2C3/LPUART1/\nCOMP1/2/TIM3Port EPE0 - EVENTOUT - - - - -\nPE1 - EVENTOUT - - - - -\nPE2 - TIM3_ETR - - - - -\nPE3 TIM22_CH1 TIM3_CH1 - - - - -PE4 TIM22_CH2 - TIM3_CH2 - - - - -\nPE5 TIM21_CH1 - TIM3_CH3 - - - - -\nPE6 TIM21_CH2 - TIM3_CH4 - - - - -\nPE7 - - - - -USART5_CK, \nUSART5_RTS/\nUSART5_DE-\nPE8 - - - - - USART4_TX -\nPE9 TIM2_CH1 TIM2_ETR - - - USART4_RX -\nPE10 TIM2_CH2 - - - - USART5_TX -\nPE11 TIM2_CH3 - - - - - USART5_RX -\nPE12 TIM2_CH4 - SPI1_NSS - - - - -\nPE13 - SPI1_SCK - - - - -PE14 - SPI1_MISO - - - - -\nPE15 - SPI1_MOSI - - - - -\nPin descriptions STM32L072xx\n58/160 DS10689 Rev 5           Table 22. Alternate functions port H\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nSPI1/SPI2/\nI2S2/USART1/2/\nLPUART1/USB/\nLPTIM1/TSC/\nTIM2/21/22/\nEVENTOUT/\nSYS_AFSPI1/SPI2/I2S2\n/I2C1/TIM2/21SPI1/SPI2/I2S2/\nLPUART1/\nUSART5/USB/\nLPTIM1/TIM2/3/\nEVENTOUT/\nSYS_AFI2C1/TSC/\nEVENTOUTI2C1/USART1/2/\nLPUART1/\nTIM3/22/\nEVENTOUTSPI2/I2S2/I2C2/\nUSART1/\nTIM2/21/22I2C1/2/\nLPUART1/\nUSART4/\nUASRT5/TIM21/\nEVENTOUTI2C3/\nLPUART1/\nCOMP1/2/\nTIM3Port HPH0 USB_CRS_SYNC - - - - - - -\nPH1 - - - - - - - -\nDS10689 Rev 5 59/160STM32L072xx Memory mapping\n595 Memory mapping\nRefer to the product line reference manual for details on the memory mapping as well as the \nboundary addresses for all peripherals.\nElectrical characteristics STM32L072xx\n60/160 DS10689 Rev 56 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.6 V (for the \n1.65 V ≤ VDD ≤ 3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 12 .\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 13 .\n          \nFigure 12. Pin loading conditions Figure 13. Pin input voltage\nai17851cC = 50 pFMCU pin\nai17852cMCU pin\nVIN\nDS10689 Rev 5 61/160STM32L072xx Electrical characteristics\n1226.1.6 Power supply scheme\nFigure 14. Power supply scheme\n6.1.7 Current consumption measurement\nFigure 15. Current consum ption measurement schemeMSv34738V1Analog: \nRC,PLL,COMP,\n….VDDGP I/OsOUT\nINKernel logic \n(CPU, \nDigital & \nMemories)  Standby-power circuitry\n(OSC32,RTC,Wake-up \nlogic, RTC backup \nregisters)\nN × 100 nF \n+ 1 × 10 μFRegulator\nVSS\nVDDA\nVREF+\nVREF-\nVSSAADC/DAC\nLevel shifterIO\nLogic\nVDD\n100 nF + 1 μFVREF\n100 nF + 1 μFVDDA\nVDD_USBUSB \ntransceiverVSS\nMSv34711V1NxVDDIDD\nN × 100 nF \n+ 1 × 10 μFNxVSSVDDA\nElectrical characteristics STM32L072xx\n62/160 DS10689 Rev 56.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 23: Voltage characteristics , \nTable 24: Current characteristics , and Table 25: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may affect device reliability. Device mission profile (application conditions) \nis compliant with JEDEC JESD47 Qualificat ion Standard. Extended mission profiles are \navailable on demand. \n           Table 23. Voltage characteristics\nSymbol Definition Min Max Unit\nVDD–VSSExternal main supply voltage  \n(including VDDA, VDD_USB , VDD)(1)\n1. All main power (VDD,VDD_USB , VDDA) and ground (VSS, VSSA) pins must always be connected to the \nexternal power supply, in the permitted range.–0.3 4.0\nV\nVIN(2)\n2.  VIN maximum must always be respected. Refer to Table 24  for maximum allowed injected current values.Input voltage on FT and FTf pins VSS − 0.3 VDD+4.0\nInput voltage on TC pins VSS − 0.3 4.0\nInput voltage on BOOT0 VSS VDD + 4.0\nInput voltage on any other pin VSS − 0.3 4.0\n|ΔVDD| Variations between different VDDx power pins - 50\nmV|VDDA-VDDx|Variations between any VDDx and VDDA power \npins(3)\n3. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV \nbetween VDD and VDDA can be tolerated during power-up and device operation. VDD_USB is independent \nfrom VDD and VDDA: its value does not need to respect this rule.- 300\n|ΔVSS|Variations between all different ground pins \nincluding VREF- pin-5 0\nVREF+ –VDDA Allowed voltage difference for VREF+ > VDDA -0 . 4 V\nVESD(HBM)Electrostatic discharge voltage  \n(human body model)see Section 6.3.11\nDS10689 Rev 5 63/160STM32L072xx Electrical characteristics\n122           Table 24. Current characteristics \nSymbol Ratings  Max. Unit\nΣIVDD(2)Total current into sum of all VDD power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.105\nmAΣIVSS(2)\n2. This current consumption must be correctly distribut ed over all I/Os and control pins. The total output \ncurrent must not be sunk/sourced between two consecut ive power supply pins referring to high pin count \nLQFP packages.Total current out of sum of all VSS ground lines (sink)(1)105\nΣIVDD_USB Total current into VDD_USB  power lines (source) 25\nIVDD(PIN)  Maximum current into each VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)100\nIIOOutput current sunk by any I/O and control pin except FTf \npins16\nOutput current sunk by FTf pins 22\nOutput current sourced by any I/O and control pin -16\nΣIIO(PIN)Total output current sunk by su m of all IOs and control pins \nexcept PA11 and PA12(2) 90\nTotal output current sunk by PA11 and PA12 25\n Total output current sourced by  sum of all IOs and control \npins(2) -90\nIINJ(PIN)Injected current on FT, FTf, RST and B pins -5/+0(3) \n3. Positive current injection is not possible on these I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 23  for maximum allowed input voltage values.Injected current on TC pin ± 5(4)\n4. A positive injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS. IINJ(PIN)  \nmust never be exceeded. Refer to Table 23: Voltage characteristics  for the maximum allowed input voltage \nvalues.ΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(5)\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected cu rrents (instantaneous values).± 25\nTable 25. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nElectrical characteristics STM32L072xx\n64/160 DS10689 Rev 56.3 Operating conditions\n6.3.1 General operating conditions\n          Table 26. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 32\nMHz fPCLK1 Internal APB1 clock frequency - 0 32\nfPCLK2 Internal APB2 clock frequency - 0 32\nVDD Standard operating voltageBOR detector disabled 1.65 3.6\nV BOR detector enabled, at power-on 1.8 3.6\nBOR detector disabled, after power-on 1.65 3.6\nVDDAAnalog operating voltage (DAC not \nused)Must be the same voltage as VDD(1)1.65 3.6 V\nVDDAAnalog operating voltage (all \nfeatures)Must be the same voltage as VDD(1)1.8 3.6 V\nVDD_\nUSBStandard operating voltage, USB \ndomain(2)USB peripheral used 3.0 3.6\nV\nUSB peripheral not used 0 3.6\nVINInput voltage on FT, FTf and RST \npins(3)2.0 V ≤ VDD ≤ 3.6 V -0.3 5.5\nV1.65 V ≤ VDD ≤ 2.0 V -0.3 5.2\nInput voltage on BOOT0 pin - 0 5.5\nInput voltage on TC pin - -0.3 VDD+0.3\nDS10689 Rev 5 65/160STM32L072xx Electrical characteristics\n122PDPower dissipation at TA = 85 °C \n(range 6) or TA =105 °C (rage 7) (4)UFBGA100 package - 351\nmWLQFP100 package - 488\nUFBGA64 package - 308TFBGA64 package - 313\nLQFP64 package - 435\nWLCSP49 package - 417LQFP48 package - 370\nUFQFPN48 package - 714\nUFQFPN32 package - 556LQFP32 package - 333\nPower dissipation at T\nA = 125 °C \n(range 3) (4)UFBGA100 package - 88\nLQFP100 package - 122\nUFBGA64 package - 77\nTFBGA64 package - 78LQFP64 package - 109\nWLCSP49 package - 104\nLQFP48 package - 93UFQFPN48 package - 179\nUFQFPN32 package - 139\nLQFP32 package - 83\nT\nA Temperature rangeMaximum power dissipation (range 6) –40 85\n°CMaximum power dissipation (range 7) –40 105\nMaximum power dissipation (range 3) –40 125\nTJ Junction temperature range (range 6) -40 °C ≤ TA ≤ 85 ° –40 105\nJunction temperature range (range 7) -40 °C ≤ TA ≤ 105 °C –40 125\nJunction temperature range (range 3) -40 °C ≤ TA ≤ 125 °C –40 130\n1. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and VDDA \ncan be tolerated during power-up and normal operation.\n2. VDD_USB  must respect the following conditions:  \n- When VDD is powered-on (VDD < VDD_min ), VDD_USB  should be always lower than VDD. - When VDD is powered-down (VDD < VDD_min ), VDD_USB  should be always lower than VDD. - In operating mode, VDD_USB  could be lower or higher VDD. - If the USB is not used, VDD_USB  must range from VDD_min  to VDD_max to be able to use PA11 and PA12 as standard I/Os.  \n- If the USB is not used and PA11/PA12 are not used as standard I/Os, VDD_USB must be connected to a VSS or VDD power \nsupply voltage (VDD_USB must not be left floating).\n3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJ max (see Table 25: Thermal characteristics on \npage 63 ).Table 26. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nElectrical characteristics STM32L072xx\n66/160 DS10689 Rev 56.3.2 Embedded reset and power control block characteristics\nThe parameters given in the following table are derived from the tests performed under the \nambient temperature condition summarized in Table 26 .\n           Table 27. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntVDD(1)VDD rise time rateBOR detector enabled 0 - ∞\nµs/VBOR detector disabled 0 - 1000\nVDD fall time rateBOR detector enabled 20 - ∞\nBOR detector disabled 0 - 1000\nTRSTTEMPO(1)Reset temporizationVDD rising, BOR enabled - 2 3.3\nms\nVDD rising, BOR disabled(2)0.4 0.7 1.6\nVPOR/PDRPower-on/power down reset \nthresholdFalling edge 1 1.5 1.65\nVRising edge 1.3 1.5 1.65\nVBOR0 Brown-out reset threshold 0Falling edge 1.67 1.7 1.74\nRising edge 1.69 1.76 1.8\nVBOR1 Brown-out reset threshold 1Falling edge 1.87 1.93 1.97\nRising edge 1.96 2.03 2.07\nVBOR2 Brown-out reset threshold 2Falling edge 2.22 2.30 2.35\nRising edge 2.31 2.41 2.44\nVBOR3 Brown-out reset threshold 3Falling edge 2.45 2.55 2.6\nRising edge 2.54 2.66 2.7\nVBOR4 Brown-out reset threshold 4Falling edge 2.68 2.8 2.85\nRising edge 2.78 2.9 2.95\nVPVD0Programmable voltage detector \nthreshold 0Falling edge 1.8 1.85 1.88\nRising edge 1.88 1.94 1.99\nVPVD1 PVD threshold 1Falling edge 1.98 2.04 2.09\nRising edge 2.08 2.14 2.18\nVPVD2 PVD threshold 2Falling edge 2.20 2.24 2.28\nRising edge 2.28 2.34 2.38\nVPVD3 PVD threshold 3Falling edge 2.39 2.44 2.48\nRising edge 2.47 2.54 2.58\nVPVD4 PVD threshold 4Falling edge 2.57 2.64 2.69\nRising edge 2.68 2.74 2.79\nVPVD5 PVD threshold 5Falling edge 2.77 2.83 2.88\nRising edge 2.87 2.94 2.99\nDS10689 Rev 5 67/160STM32L072xx Electrical characteristics\n1226.3.3 Embedded internal  reference voltage\nThe parameters given in Table 29  are based on characterization results, unless otherwise \nspecified.\n          \n           VPVD6 PVD threshold 6Falling edge 2.97 3.05 3.09\nV\nRising edge 3.08 3.15 3.20\nVhyst Hysteresis voltageBOR0 threshold - 40 -\nmVAll BOR and PVD thresholds \nexcepting BOR0-1 0 0 -\n1. Guaranteed by characterization results.\n2. Valid for device version without BOR at power up. Please see option "D" in Orderi ng information scheme for more details.Table 27. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 28. Embedded internal reference voltage calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 25 °C  \nVDDA= 3 V0x1FF8 0078 - 0x1FF8 0079\nTable 29. Embedded internal reference voltage(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT out(2)Internal reference voltage – 40 °C < TJ < +125 °C 1.202 1.224 1.242 V\nTVREFINT Internal reference startup time - - 2 3 ms\nVVREF_MEASVDDA and VREF+ voltage during \nVREFINT  factory measure-2 . 9 9 3 3 . 0 1 V\nAVREF_MEASAccuracy of factory-measured \nVREFINT value(3)Including uncertainties \ndue to ADC and V\nDDA/VREF+ values-- ± 5 m V\nTCoeff(4)Temperature coefficient –40 °C < TJ < +125 °C - 25 100 ppm/°C\nACoeff(4)Long-term stability 1000 hours, T= 25 °C - - 1000 ppm\nVDDCoeff(4)Voltage coefficient 3.0 V < VDDA < 3.6 V - - 2000 ppm/V\nTS_vrefint(4)(5)ADC sampling time when \nreading the internal reference voltage-5 1 0 - µ s\nT\nADC_BUF(4) Startup time of reference \nvoltage buffer for ADC-- - 1 0 µ s\nIBUF_ADC(4) Consumption of reference \nvoltage buffer for ADC- - 13.5 25 µA\nIVREF_OUT(4)VREF_OUT output current(6)-- - 1 µ A\nCVREF_OUT(4)VREF_OUT output load - - - 50 pF\nElectrical characteristics STM32L072xx\n68/160 DS10689 Rev 56.3.4 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, temperature, I/O pin loadin g, device software configuration, operating \nfrequencies, I/O pin switching rate, program lo cation in memory and executed binary code. \nThe current consumption is measured as described in Figure 15: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements given in this section are performed with a \nreduced code that gives a consumption equival ent to Dhrystone 2.1 code if not specified \notherwise. \nThe current consumption values are derived from the tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 26: General operating \nconditions  unless otherwis e specified. \nThe MCU is placed under the following conditions:\n• All I/O pins are configured in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time and prefetch is adjusted depending on fHCLK \nfrequency and voltage range to provide the best CPU performance unless otherwise specified.\n• When the peripherals are enabled f\nAPB1 = fAPB2 = fAPB\n• When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or \nHSE = 16 MHz (if HSE bypass mode is used)\n• The HSE user clock applied to OSCI_IN input follows the characteristic specified in \nTable 43: High-speed external user clock characteristics\n• For maximum current consumption VDD = VDDA = 3.6 V is applied to all supply pins\n• For typical current consumption VDD = VDDA = 3.0 V is applied to all supply pins if not \nspecified otherwise\nThe parameters given in Table 51 , Table 26  and Table 27  are derived from tests performed \nunder ambient temperature and VDD supply voltage conditions summarized in Table 26 .ILPBUF(4)Consumption of reference \nvoltage buffer for VREF_OUT \nand COMP - - 730 1200 nA\nVREFINT_DIV1(4)1/4 reference voltage - 24 25 26\n% \nVREFINTVREFINT_DIV2(4)1/2 reference voltage - 49 50 51\nVREFINT_DIV3(4)3/4 reference voltage - 74 75 76\n1. Refer to Table 41: Peripheral current consumption in Stop and Standby mode  for the value of the internal reference current \nconsumption (IREFINT ). \n2. Guaranteed by test in production.\n3. The internal VREF value is individually measured in produc tion and stored in dedicated EEPROM bytes.\n4. Guaranteed by design.5. Shortest sampling time can be determined in  the application by multiple iterations.\n6. To guarantee less than 1% VREF_OUT deviation.Table 29. Embedded internal reference voltage(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS10689 Rev 5 69/160STM32L072xx Electrical characteristics\n122Table 30. Current consumption in Run mode, code with data processing running from \nFlash memory \nSymbol Parameter ConditionfHCLK  \n(MHz)Typ Max(1)Unit\nIDD (Run \nfrom Flash \nmemory)Supply current in Run \nmode code executed \nfrom Flash memoryfHSE = fHCLK  up to \n16MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range3, \nVcore=1.2 V \nVOS[1:0]=111 190 250\nµA 2 345 380\n4 650 670\nRange2, \nVcore=1.5 V \nVOS[1:0]=104 0,8 0,86\nmA8 1,55 1,7\n16 2,95 3,1\nRange1, \nVcore=1.8 V \nVOS[1:0]=0181 , 9 2 , 1\n16 3,55 3,832 6,65 7,2\nMSI clock sourceRange3, \nVcore=1.2 V \nVOS[1:0]=110,065 39 130\nµA 0,524 115 210\n4,2 700 770\nHSI clock source \n(16MHz)Range2, \nVcore=1.5 V \nVOS[1:0]=1016 2,9 3,2\nmA\nRange1, \nVcore=1.8 V \nVOS[1:0]=0132 7,15 7,4\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\n2. Oscillator bypassed (HSEBY P = 1 in RCC_CR register).\nElectrical characteristics STM32L072xx\n70/160 DS10689 Rev 5Figure 16. IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from \nFlash memory, Range 2, HSE, 1WSTable 31. Current consumption in Run mode vs code type, \ncode with data processing running from Flash memory\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD\n(Run \nfrom \nFlash \nmemory)Supply \ncurrent in Run mode, \ncode \nexecuted from Flash \nmemoryf\nHSE = fHCLK  up to \n16 MHz included, fHSE \n= fHCLK /2 above 16 \nMHz (PLL ON)(1)Range 3, V\nCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz650\nµACoreMark 655\nFibonacci 485\nwhile(1) 385\nwhile(1), 1WS, \nprefetch OFF375\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01Dhrystone\n32 MHz6,65\nmACoreMark 6,9\nFibonacci 6,75\nwhile(1) 5,8\nwhile(1), prefetch \nOFF5,5\n1. Oscillator bypas sed (HSEBYP = 1 in RCC_CR register).\nMSv37843V100.501.001.502.002.503.003.50\n1.65 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6-40 °C\n25 °C\n55 °C\n85 °C\n105 °C\n125 °CIDD (mA)\nVDD (V)\nDS10689 Rev 5 71/160STM32L072xx Electrical characteristics\n122Figure 17. IDD vs VDD, at TA= 25/55/85/105 °C, Run mode, code running from \nFlash memory, Range 2, HSI16, 1WS\nMSv37844V100.501.001.502.002.503.003.50\n1.65 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6-40 °C\n25 °C\n55 °C\n85 °C\n105 °C\n125 °CIDD (mA)\nVDD (V)\nTable 32. Current consumption in Run mode, c ode with data processing running from RAM \nSymbol Parameter ConditionfHCLK  \n(MHz)Typ Max(1)Unit\nIDD (Run \nfrom RAM)Supply current in Run \nmode code executed \nfrom RAM, Flash \nmemory switched offfHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range3, \nVcore=1.2 V \nVOS[1:0]=1111 7 5 2 3 0\nµA 23 1 5 3 6 0\n45 7 0 6 3 0\nRange2, \nVcore=1.5 V \nVOS[1:0]=1040 , 7 1 0 , 7 8\nmA81 , 3 5 1 , 6\n16 2,7 3\nRange1, \nVcore=1.8 V \nVOS[1:0]=0181 , 7 1 , 9\n16 3,2 3,7\n32 6,65 7,1\nMSI clockRange3, \nVcore=1.2 V \nVOS[1:0]=110,065 38 98\nµA 0,524 105 160\n4,2 615 710\nHSI clock source \n(16 MHz)Range2, \nVcore=1.5 V \nVOS[1:0]=1016 2,85 3\nmA\nRange1, \nVcore=1.8 V \nVOS[1:0]=0132 6,85 7,3\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nElectrical characteristics STM32L072xx\n72/160 DS10689 Rev 52. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 33. Current consumption in Run mode vs code type, \ncode with data processing running from RAM(1)\nSymbol Parameter Conditions fHCLK Typ Unit\nIDD (Run \nfrom \nRAM)Supply current in \nRun mode, code \nexecuted from \nRAM, Flash memory switched \nofff\nHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range 3, \nVCORE =1.2 V, \nVOS[1:0]=11Dhrystone\n4 MHz570\nµACoreMark 670\nFibonacci 410\nwhile(1) 375\nRange 1, \nVCORE =1.8 V, \nVOS[1:0]=01Dhrystone\n32 MHz6,65\nmACoreMark 6,95\nFibonacci 5,9\nwhile(1) 5,2\n1. Guaranteed by characterization re sults, unless otherwise specified.\n2. Oscillator bypassed (HSEBYP  = 1 in RCC_CR register).\nDS10689 Rev 5 73/160STM32L072xx Electrical characteristics\n122Table 34. Current consumption in Sleep mode \nSymbol Parameter Condition fHCLK  (MHz) Typ Max(1)Unit\nIDD \n(Sleep)Supply current in \nSleep mode, Flash \nmemory switched \nOFFfHSE = fHCLK  up to \n16 MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range3, \nVcore=1.2 V \nVOS[1:0]=111 43,5 110\nµA27 2 1 4 0\n4 130 200\nRange2, \nVcore=1.5 V \nVOS[1:0]=104 160 220\n8 305 380\n16 590 690\nRange1, \nVcore=1.8 V \nVOS[1:0]=018 370 460\n16 715 840\n32 1650 2000\nMSI clockRange3, \nVcore=1.2 V \nVOS[1:0]=110,065 18 93\n0,524 31,5 110\n4,2 140 230\nHSI clock source \n(16 MHz)Range2, \nVcore=1.5 V \nVOS[1:0]=1016 665 850\nRange1, \nVcore=1.8 V \nVOS[1:0]=0132 1750 2100\nSupply current in \nSleep mode, Flash \nmemory switched \nONfHSE = fHCLK  up to \n16MHz included, \nfHSE = fHCLK /2 above \n16 MHz (PLL ON)(2)Range3, \nVcore=1.2 V \nVOS[1:0]=111 57,5 130\n28 4 1 6 04 150 220\nRange2, \nVcore=1.5 V \nVOS[1:0]=104 170 240\n8 315 400\n16 605 710\nRange1, \nVcore=1.8 V \nVOS[1:0]=018 380 470\n16 730 86032 1650 2000\nMSI clockRange3, \nVcore=1.2 V \nVOS[1:0]=110,065 29,5 110\n0,524 44,5 120\n4,2 150 240\nHSI clock source \n(16MHz)Range2, \nVcore=1.5 V \nVOS[1:0]=1016 680 930\nRange1, \nVcore=1.8 V \nVOS[1:0]=0132 1750 2200\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nElectrical characteristics STM32L072xx\n74/160 DS10689 Rev 52. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).\nTable 35. Current consumption in Low-power run mode \nSymbol Parameter ConditionfHCLK  \n(MHz)Typ Max(1)Unit\nIDD\n(LP Run)Supply \ncurrent in \nLow-power \nrun modeAll peripherals \nOFF, code \nexecuted from \nRAM, Flash \nmemory switched \nOFF, VDD from \n1.65 to 3.6 VMSI clock = 65 kHz,\nfHCLK = 32 kHzTA = −40 to 25°C\n0,0329,45 12\nµATA = 85°C 14 58\nTA = 105°C 21 64\nTA = 125°C 36,5 160\nMSI clock = 65 kHz,\nfHCLK = 65kHzTA = −40 to 25°C\n0,06514,5 18\nTA = 85°C 19,5 60\nTA = 105°C 26 65\nTA = 125°C 42 160\nMSI clock=131 kHz,\nfHCLK = 131 kHzTA = −40 to 25°C\n0,13126,5 30\nTA = 55°C 27,5 60\nTA = 85°C 31 66\nTA = 105°C 37,5 77\nTA = 125°C 53,5 170\nAll peripherals \nOFF, code \nexecuted from \nFlash memory, \nVDD from 1.65 V \nto 3.6 VMSI clock = 65 kHz,\nfHCLK = 32 kHzTA = −40 to 25°C\n0,03224,5 34\nTA = 85°C 30 82\nTA = 105°C 38,5 90\nTA = 125°C 58 120\nMSI clock = 65 kHz,\nfHCLK = 65 kHzTA = −40 to 25°C\n0,06530,5 40\nTA = 85°C 36,5 88\nTA = 105°C 45 96\nTA = 125°C 64,5 120\nMSI clock = \n131 kHz,\nfHCLK = 131 kHzTA = −40 to 25°C\n0,13145 56\nTA = 55°C 48 96\nTA = 85°C 51 110\nTA = 105°C 59,5 120\nTA = 125°C 79,5 150\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nDS10689 Rev 5 75/160STM32L072xx Electrical characteristics\n122Figure 18. IDD vs VDD, at TA= 25 °C, Low-power run mode, code running\nfrom RAM, Range 3, MSI (Range 0) at 64 KHz, 0 WS\nMSv37845V205,0E-031,0E-021,5E-022,0E-022,5E-023,0E-023,5E-024,0E-024,5E-02\n1,65 1,8 2 2,2 2,4 2,6 2,8 3 3,2 3,4 3,6\n-40\n25\n55\n85\n105\n125IDD (mA)\nVDD (V)\nTable 36. Current consumption in Low-power sleep mode \nSymbol Parameter Condition Typ Max\n(1) Unit\nIDD \n(LP Sleep)Supply current in \nLow-power sleep \nmodeAll peripherals \nOFF, code \nexecuted from \nFlash memory, VDD \nfrom 1.65 to 3.6 VMSI clock = 65 kHz,\nfHCLK = 32 kHz, \nFlash memory OFFTA = −40 to 25°C 4,7 -\nµAMSI clock = 65 kHz,\nfHCLK = 32 kHzTA = −40 to 25°C 17 24\nTA = 85°C 19,5 30\nTA= 105°C 23 47\nTA= 125°C 32,5 70\nMSI clock = 65 kHz,\nfHCLK = 65 kHzTA= −40 to 25°C 17 24\nTA= 85°C 20 31\nTA = 105°C 23,5 47\nTA = 125°C 32,5 70\nMSI clock = 131kHz,\nfHCLK = 131 kHzTA= −40 to 25°C 19,5 27\nTA = 55°C 20,5 28\nTA = 85°C 22,5 33\nTA = 105°C 26 50\nTA= 125°C 35 73\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.\nElectrical characteristics STM32L072xx\n76/160 DS10689 Rev 5          \nFigure 19. IDD vs VDD, at TA= 25/55/ 85/105/125 °C, Stop mode with RTC enabled \nand running on LSE Low driveTable 37. Typical and maximum curre nt consumptions in Stop mode \nSymbol Parameter Conditions Typ Max(1)\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified.Unit\nIDD (Stop) Supply current in Stop modeTA = −40 to 25°C 0,43 1,00\nµATA = 55°C 0,735 2,50\nTA= 85°C 2,25 4,90\nTA = 105°C 5,3 13,00\nTA = 125°C 12,5 28,00\nMSv37846V102.0E-034.0E-036.0E-038.0E-031.0E-021.2E-021.4E-021.6E-02\n1.65 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6-40 °C\n25 °C\n55 °C\n85 °C\n105 °C\n125 °CIDD (mA)\nVDD (V)\nDS10689 Rev 5 77/160STM32L072xx Electrical characteristics\n122Figure 20. IDD vs VDD, at TA= 25/55/85/105/125 °C, Stop mode with RTC disabled, \nall clocks OFF\n          MSv37847V102.0E-034.0E-036.0E-038.0E-031.0E-021.2E-021.4E-02\n1.65 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 3.6\n-40 °C\n25 °C\n55 °C\n85 °C\n105 °C\n125 °CIDD (mA)\nVDD (V)\nTable 38. Typical and maximum current  consumptions in Standby mode \nSymbol Parameter Conditions Typ Max(1)Unit\nIDD \n(Standby)Supply current in Standby \nmode Independent watchdog \nand LSI enabledTA = −40 to 25°C 0,855 1,70\nµATA = 55 °C - 2,90\nTA= 85 °C - 3,30\nTA = 105 °C - 4,10\nTA = 125 °C - 8,50\nIndependent watchdog \nand LSI OFFTA = −40 to 25°C 0,29 0,60\nTA = 55 °C 0,32 1,20\nTA = 85 °C 0,5 2,30\nTA = 105 °C 0,94 3,00\nTA = 125 °C 2,6 7,00\n1. Guaranteed by characterization results at 125 °C, unless otherwise specified\nElectrical characteristics STM32L072xx\n78/160 DS10689 Rev 5          Table 39. Average current consumption during Wakeup\nSymbol parameter System frequencyCurrent \nconsumption \nduring wakeup Unit\nIDD (Wakeup from \nStop)Supply current during Wakeup from \nStop modeHSI 1\nmAHSI/4 0,7\nMSI clock = 4,2 MHz 0,7\nMSI clock = 1,05 MHz 0,4\nMSI clock = 65 KHz 0,1\nIDD (Reset) Reset pin pulled down - 0,21\nIDD (Power-up) BOR ON - 0,23\nIDD (Wakeup from \nStandBy)With Fast wakeup set MSI clock = 2,1 MHz 0,5\nWith Fast wakeup disabled MSI clock = 2,1 MHz 0,12\nDS10689 Rev 5 79/160STM32L072xx Electrical characteristics\n122On-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in the following tables. The \nMCU is placed under the following conditions:\n• all I/O pins are in input mode with a static value at VDD or VSS (no load)\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked OFF– with only one peripheral clocked on\n           Table 40. Peripheral current consumption in Run or Sleep mode(1) \nPeripheralTypical consumption, VDD = 3.0 V, TA = 25 °C\nUnit Range 1, \nVCORE =1.8 V \nVOS[1:0] = 01Range 2, \nVCORE =1.5 V \nVOS[1:0] = 10Range 3, \nVCORE =1.2 V \nVOS[1:0] = 11Low-power \nsleep and \nrun\nAPB1CRS 2.5 2 2 2\nµA/MHz \n(fHCLK )DAC1/2 4 3.5 3 2.5\nI2C1 11 9.5 7.5 9\nI2C3 11 9 7 9\nLPTIM1 10 8.5 6.5 8LPUART1 8 6.5 5.5 6\nSPI2 9 4.5 3.5 4\nUSART2 14.5 12 9.5 11USART4 5 4 3 5\nUSART5 5 4 3 5\nUSB 8.5 4.5 4 4.5TIM2 10.5 8.5 7 9\nTIM3 12 10 8 11\nTIM6 3.5 3 2.5 2TIM7 3.5 3 2.5 2\nWWDG 3 2 2 2\nAPB2ADC1\n(2)5.5 5 3.5 4\nµA/MHz \n(fHCLK )SPI1 4 3 3 2.5\nUSART1 14.5 11.5 9.5 12\nTIM21 7.5 6 5 5.5TIM22 7 6 5 6\nFIREWALL 1.5 1 1 0.5\nDBGMCU 1.5 1 1 0.5SYSCFG 2.5 2 2 1.5\nElectrical characteristics STM32L072xx\n80/160 DS10689 Rev 5 Cortex-\nM0+ core \nI/O portGPIOA 3.5 3 2.5 2.5\nµA/MHz \n(fHCLK )GPIOB 3.5 2.5 2 2.5\nGPIOC 8.5 6.5 5.5 7\nGPIOD 1 0.5 0.5 0.5GPIOE 8 6 5 6\nGPIOH 1.5 1 1 0.5\nAHBCRC 1.5 1 1 1\nµA/MHz \n(f\nHCLK )FLASH 0(3)0(3)0(3)0(3)\nDMA1 10 8 6.5 8.5\nRNG 5.5 1 0.5 0.5\nTSC 3 2.5 2 3\nAll enabled 204 162 130 202µA/MHz \n(fHCLK )\nPWR 2.5 2 2 1µA/MHz \n(fHCLK )\n1. Data based on differential IDD measurement between all peripherals OFF an one peripheral with clock \nenabled, in the following conditions: fHCLK  = 32 MHz (range 1), fHCLK  = 16 MHz (range 2), fHCLK  = 4 MHz \n(range 3), fHCLK  = 64kHz (Low-power run/sleep), fAPB1 = fHCLK , fAPB2 = fHCLK , default prescaler value for \neach peripheral. The CPU is in Sleep mode in both case s. No I/O pins toggling. Not tested in production.\n2. HSI oscillator is OFF for this measure.3. Current consumption is negligible and close to 0 µA.Table 40. Peripheral current consumption in Run or Sleep mode(1) (continued)\nPeripheralTypical consumption, VDD = 3.0 V, TA = 25 °C\nUnit Range 1, \nVCORE =1.8 V \nVOS[1:0] = 01Range 2, \nVCORE =1.5 V \nVOS[1:0] = 10Range 3, \nVCORE =1.2 V \nVOS[1:0] = 11Low-power \nsleep and \nrun\nDS10689 Rev 5 81/160STM32L072xx Electrical characteristics\n1226.3.5 Wakeup time from low-power mode\nThe wakeup times given in the following ta ble are measured with the MSI or HSI16 RC \noscillator. The clock source us ed to wake up the device d epends on the cu rrent op erating \nmode:\n• Sleep mode: the clock source is the clock that was set before entering Sleep mode\n• Stop mode: the clock source is either the MS I oscillator in the range  configured before \nentering Stop mode, the HSI16 or HSI16/4. \n• Standby mode: the clock source is th e MSI oscillator ru nning at 2.1 MHz\nAll timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table 26 . \n          Table 41. Peripheral current consumption in Stop and Standby mode(1)\nSymbol PeripheralTypical consumption, TA = 25 °C\nUnit\nVDD=1.8 V VDD=3.0 V\nIDD(PVD / BOR) -0 . 7 1 . 2\nµAIREFINT -- 1 . 7\n- LSE Low drive(2)0.11 0,13\n- LSI 0.27 0.31-I W D G 0 . 20 . 3\n- LPTIM1, Input 100 Hz 0.01 0,01\n- LPTIM1, Input 1 MHz 11 12\n- LPUART1 - 0,5\n- RTC 0.16 0,3\n1. LPTIM, LPUART peripherals can operate in Stop mode but not in Standby mode.\n2.  LSE Low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN \nand OSC32_OUT.-\nTable 42. Low-power mode wakeup timings \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEP Wakeup from Sleep mode fHCLK  = 32 MHz 7 8\nNumber \nof clock \ncyclestWUSLEEP_\nLPWakeup from Low-power sleep mode, \nfHCLK  = 262 kHzfHCLK  = 262 kHz  \nFlash memory enabled78\nfHCLK  = 262 kHz  \nFlash memory switched OFF91 0\nElectrical characteristics STM32L072xx\n82/160 DS10689 Rev 5tWUSTOPWakeup from Stop mode, regulator in Run \nmodefHCLK  = fMSI = 4.2 MHz 5.0 8\nµsfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 8.0 11\nWakeup from Stop mode, regulator in low-\npower modefHCLK  = fMSI = 4.2 MHz  \nVoltage range 15.0 8\nfHCLK  = fMSI = 4.2 MHz  \nVoltage range 25.0 8\nfHCLK  = fMSI = 4.2 MHz  \nVoltage range 35.0 8\nfHCLK  = fMSI = 2.1 MHz 7.3 13\nfHCLK  = fMSI = 1.05 MHz 13 23\nfHCLK  = fMSI = 524 kHz 28 38\nfHCLK  = fMSI = 262 kHz 51 65\nfHCLK  = fMSI = 131 kHz 100 120\nfHCLK  = MSI = 65 kHz 190 260\nfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 8.0 11\nWakeup from Stop mode, regulator in low-\npower mode, code running from RAMfHCLK  = fHSI = 16 MHz 4.9 7\nfHCLK  = fHSI/4 = 4 MHz 7.9 10\nfHCLK  = fMSI = 4.2 MHz 4.7 8\ntWUSTDBYWakeup from Standby mode  \nFWU bit = 1fHCLK  = MSI = 2.1 MHz 65 130\nWakeup from Standby mode  \nFWU bit = 0fHCLK  = MSI = 2.1 MHz 2.2 3 msTable 42. Low-power mode wakeup timings (continued)\nSymbol Parameter Conditions Typ Max Unit\nDS10689 Rev 5 83/160STM32L072xx Electrical characteristics\n1226.3.6 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillato r is switched off and the inpu t pin is a standard GPIO.The \nexternal clock signal has to re spect the I/O characteristics in Section 6.3.12 . However, the \nrecommended clock input waveform is shown in Figure 21 .\n          \nFigure 21. High-speed external clock source AC timing diagramTable 43. High-speed external user clock characteristics(1) \n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequencyCSS is ON or \nPLL is used18 3 2 M H z\nCSS is OFF, \nPLL not used08 3 2 M H z\nVHSEH OSC_IN input pin high level voltage\n-0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time 12 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time - - 20\nCin(HSE) OSC_IN input capacitance - 2.6 - pF\nDuCy(HSE) Duty cycle 45 - 55 %\nIL OSC_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\nai18232cOSC _INEXTERNAL\nSTM32LxxCLOCK SOURCEVHSEH\ntf(HSE) tW(HSE)\nIL90%\n10%\nTHSEttr(HSE)tW(HSE)\nfHSE_extVHSEL\nElectrical characteristics STM32L072xx\n84/160 DS10689 Rev 5Low-speed external user clock generated from an external source\nThe characteristics given in the following tabl e result from tests performed using a low-\nspeed external clock source, and under ambient  temperature and supply voltage conditions \nsummarized in Table 26 .\n          \nFigure 22. Low-speed external cl ock source AC timing diagramTable 44. Low-speed external user clock characteristics(1)\n1. Guaranteed by design, not tested in productionSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser external clock source \nfrequency\n-1 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltageVSS -0 . 3 VDD\ntw(LSE)\ntw(LSE)OSC32_IN high or low time 465 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - 10\nCIN(LSE) OSC32_IN input capacitance - - 0.6 - pF\nDuCy(LSE) Duty cycle - 45 - 55 %\nIL OSC32_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\nai18233cOSC32_INEXTERNAL\nSTM32LxxCLOCK SOURCEVLSEH\ntf(LSE) tW(LSE)\nIL90%\n10%\nTLSEttr(LSE)tW(LSE)\nfLSE_extVLSEL\nDS10689 Rev 5 85/160STM32L072xx Electrical characteristics\n122High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 1 to 25 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table 45 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 25 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 23 ). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. Refer to the application note AN2 867 “Oscillator design guide for ST \nmicrocontrollers” availabl e from the ST website www.st.com .\nFigure 23. HSE oscilla tor circuit diagramTable 45. HSE oscillator characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 1 25 MHz\nRF Feedback resistor - - 200 - k Ω \nGmMaximum critical crystal \ntransconductanceStartup - - 700µA \n/V\ntSU(HSE)(2)\n2. Guaranteed by characterization results. tSU(HSE)  is the startup time measured from the moment it is \nenabled (by software) to a stabilized 8 MHz oscillat ion is reached. This valu e is measured for a standard \ncrystal resonator and it can vary sign ificantly with the crystal manufacturer.Startup time  VDD is stabilized - 2 - ms\nOSC_OUTOSC_INfHSE to core\nCL1\nCL2RF\nSTM32Resonator\nConsumption \ncontrolgmRm\nCmLmCO\nResonator\nai18235b\nElectrical characteristics STM32L072xx\n86/160 DS10689 Rev 5Low-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table 46 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).\n          \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 24. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.Table 46. LSE oscillator characteristics(1) \nSymbol Parameter Conditions(2)Min(2)Typ Max Unit\nfLSE LSE oscillator frequency - 32.768 - kHz\nGmMaximum critical crystal \ntransconductanceLSEDRV[1:0]=00 \nlower driving capability-- 0 . 5\nµA/VLSEDRV[1:0]= 01 \nmedium low driving capability- - 0.75\nLSEDRV[1:0] = 10 \nmedium high driving capability-- 1 . 7\nLSEDRV[1:0]=11 \nhigher driving capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table,  and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n3. Guaranteed by characterization results. tSU(LSE)  is the startup time measured from the moment it is enabled (by software) \nto a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary \nsignificantly with the crysta l manufacturer. To increase speed, address a lo wer-drive quartz with a high- driver mode.\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nDS10689 Rev 5 87/160STM32L072xx Electrical characteristics\n1226.3.7 Internal clock source characteristics\nThe parameters given in Table 47  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 26 .\nHigh-speed internal 16 MHz (HSI16) RC oscillator\n          \nFigure 25. HSI16 minimum and maxi mum value versus temperatureTable 47. 16 MHz HSI16 oscillator characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfHSI16 Frequency VDD = 3.0 V - 16 - MHz \nTRIM(1)(2)\n1. The trimming step differs depending on the trimming code. It is usually negativ e on the codes which are \nmultiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).HSI16 user-\ntrimmed resolutionTrimming code is not a multiple of 16 - ± 0.4 0.7 %\nTrimming code is a multiple of 16 - - ± 1.5 %\nACCHSI16(2)\n2. Guaranteed by characterization results.Accuracy of the \nfactory-calibrated \nHSI16 oscillatorVDDA = 3.0 V, TA = 25 °C -1(3)\n3. Guaranteed by test in production.-1(3)%\nVDDA = 3.0 V, TA = 0 to 55 °C -1.5 - 1.5 %\nVDDA = 3.0 V, TA = -10 to 70 °C -2 - 2 %\nVDDA = 3.0 V, TA = -10 to 85 °C -2.5 - 2 %\nVDDA = 3.0 V, TA = -10 to 105 °C -4 - 2 %\nVDDA = 1.65 V to 3.6 V  \nTA = −40 to 125 °C-5.45 - 3.25 %\ntSU(HSI16)(2)HSI16 oscillator \nstartup time- - 3.7 6 µs\nIDD(HSI16)(2)HSI16 oscillator \npower consumption- - 100 140 µA\nMSv34791V1-6.00%-5.00%-4.00%-3.00%-2.00%-1.00%0.00%1.00%2.00%3.00%4.00%\n-60 -40 -20 0 20 40 60 80 100 120 1401.65V min\n3V typ\n3.6V max\n1.65V max\n3.6V min\nElectrical characteristics STM32L072xx\n88/160 DS10689 Rev 5High-speed internal 48 MHz (HSI48) RC oscillator\n          \nLow-speed internal (LSI) RC oscillator\n          \nMulti-speed internal (MSI) RC oscillator\n          Table 48. HSI48 oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = –40 to 125 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI48 Frequency - 48 - MHz \nTRIM HSI48 user-trimming step 0.09(2)0.14 0.2(2)%\nDuCy(HSI48) Duty cycle 45(2)\n2. Guaranteed by design.-5 5(2)% \nACCHSI48Accuracy of the HSI48 \noscillator (factory calibrated \nbefore CRS calibration)TA = 25 °C -4(3)\n3. Guaranteed by characterization results.-4(3)%\ntsu(HSI48) HSI48 oscillator startup time - - 6(2)µs\nIDDA(HSI48)HSI48 oscillator power \nconsumption- 330 380(2)µA\nTable 49. LSI oscillator characteristics \nSymbol Parameter Min Typ Max Unit\nfLSI(1)\n1. Guaranteed by test in production.LSI frequency 26 38 56 kHz \nDLSI(2)\n2. This is a deviation for an individual part, once the in itial frequency has been measured.LSI oscillator frequency drift  \n0°C ≤ TA ≤  85°C-10 - 4 %\ntsu(LSI)(3)\n3. Guaranteed by design.LSI oscillator startup time - - 200 µs\nIDD(LSI)(3)LSI oscillator power consumption - 400 510 nA\nTable 50. MSI oscillator characteristics \nSymbol Parameter Condition Typ Max Unit\nfMSIFrequency after factory calibration, done at \nVDD= 3.3 V and TA = 25 °CMSI range 0 65.5 -\nkHz MSI range 1 131 -\nMSI range 2 262 -\nMSI range 3 524 -MSI range 4 1.05 -\nMHz MSI range 5 2.1 -\nMSI range 6 4.2 -\nDS10689 Rev 5 89/160STM32L072xx Electrical characteristics\n122ACCMSI Frequency error after factory calibration - ±0.5 - %\nDTEMP(MSI)(1)MSI oscillator frequency drift  \n0 °C ≤ TA ≤ 85 °C- ±3-\n%\nMSI oscillator frequency drift  \nVDD = 3.3 V, −40 °C ≤ TA ≤ 110 °CMSI range 0 −8.9 +7.0\nMSI range 1 −7.1 +5.0\nMSI range 2 −6.4 +4.0\nMSI range 3 −6.2 +3.0\nMSI range 4 −5.2 +3.0\nMSI range 5 −4.8 +2.0\nMSI range 6 −4.7 +2.0\nDVOLT(MSI)(1)MSI oscillator frequency drift  \n1.65 V ≤ VDD ≤ 3.6 V, TA = 25 °C-- 2 . 5 % / V\nIDD(MSI)(2)MSI oscillator power consumptionMSI range 0 0.75 -\nµAMSI range 1 1 -\nMSI range 2 1.5 -\nMSI range 3 2.5 -\nMSI range 4 4.5 -MSI range 5 8 -\nMSI range 6 15 -\nt\nSU(MSI) MSI oscillator startup timeMSI range 0 30 -\nµsMSI range 1 20 -\nMSI range 2 15 -\nMSI range 3 10 -MSI range 4 6 -\nMSI range 5 5 -\nMSI range 6, \nVoltage range 1 \nand 23.5 -\nMSI range 6, \nVoltage range 35-Table 50. MSI oscillator characteristics (continued)\nSymbol Parameter Condition Typ Max Unit\nElectrical characteristics STM32L072xx\n90/160 DS10689 Rev 56.3.8 PLL characteristics\nThe parameters given in Table 51  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 26 .\n          tSTAB(MSI)(2)MSI oscillator stabilization timeMSI range 0 - 40\nµsMSI range 1 - 20\nMSI range 2 - 10MSI range 3 - 4\nMSI range 4 - 2.5\nMSI range 5 - 2MSI range 6, \nVoltage range 1 \nand 2-2\nMSI range 3, \nVoltage range 3-3\nf\nOVER(MSI) MSI oscillator frequency overshootAny range to \nrange 5-4\nMHz\nAny range to \nrange 6-6\n1. This is a deviation for an individual part, once the in itial frequency has been measured.\n2. Guaranteed by characterization results.Table 50. MSI oscillator characteristics (continued)\nSymbol Parameter Condition Typ Max Unit\nTable 51. PLL characteristics \nSymbol ParameterValue\nUnit\nMin Typ Max(1)\n1. Guaranteed by characterization results.fPLL_INPLL input clock(2)\n2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .2- 2 4 M H z\nPLL input clock duty cycle 45 - 55 %\nfPLL_OUT PLL output clock 2 - 32 MHz\ntLOCKPLL input = 16 MHz\nPLL VCO = 96 MHz- 115 160 µs\nJitter Cycle-to-cycle jitter - ± 600 ps\nIDDA(PLL) Current consumption on VDDA - 220 450\nµA\nIDD(PLL) Current consumption on VDD - 120 150\nDS10689 Rev 5 91/160STM32L072xx Electrical characteristics\n1226.3.9 Memory characteristics\nRAM memory\n          \nFlash memory and data EEPROM\n          \n          Table 52. RAM and hardware registers\nSymbol Parameter  Cond itions Min Typ Max Unit\nVRM Data retention mode(1)\n1. Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware \nregisters (only in Stop mode).STOP mode (or RESET) 1.65 - - V\nTable 53. Flash memo ry and data EEPROM characteristics\nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design.Unit\nVDDOperating voltage\nRead / Write / Erase-1 . 6 5 - 3 . 6 V\ntprogProgramming time for \nword or half-pageErasing - 3.28 3.94\nms\nProgramming - 3.28 3.94\nIDDAverage current during \nthe whole programming / \nerase operation\nTA = 25 °C, VDD = 3.6 V- 500 700 µA\nMaximum current (peak) \nduring the whole \nprogramming / erase operation-1 . 5 2 . 5 m A\nTable 54. Flash memory  and data EEPROM endur ance and retention \nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\nNCYC(2)Cycling (erase / write)  \nProgram memory\nTA = -40°C to 105 °C10\nkcyclesCycling (erase / write)  \nEEPROM data memory100\nCycling (erase / write)  \nProgram memory\nTA = -40°C to 125 °C0.2\nCycling (erase / write)  \nEEPROM data memory2\nElectrical characteristics STM32L072xx\n92/160 DS10689 Rev 56.3.10 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V\nDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 55 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n          tRET(2)Data retention (program memory) after \n10 kcycles at TA = 85 °C\nTRET = +85 °C30\nyearsData retention (EEPROM data memory) \nafter 100 kcycles at TA = 85 °C30\nData retention (program memory) after \n10 kcycles at TA = 105 °C\nTRET = +105 °C\n10Data retention (EEPROM data memory) \nafter 100 kcycles at TA = 105 °C\nData retention (program memory) after \n200 cycles at TA = 125 °C\nTRET = +125 °C\nData retention (EEPROM data memory) \nafter 2 kcycles at TA = 125 °C\n1. Guaranteed by characterization results.\n2. Characterization is done according to JEDEC JESD22-A117.Table 54. Flash memory and data EEPROM endurance and retention (continued)\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\nTable 55. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25 °C,  \nfHCLK = 32 MHz  \nconforms to IEC 61000-4-23B\nVEFTBFast transient voltage  burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25 \n°C,  \nfHCLK = 32 MHz  \nconforms to IEC 61000-4-44A\nDS10689 Rev 5 93/160STM32L072xx Electrical characteristics\n122Designing hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendationsThe software flowchart must include the management of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.\n          Table 56. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \nfrequency \nrange at \n32 MHzUnit\nSEMI Peak levelVDD = 3.6 V,\nTA = 25 °C,  \nLQFP100 package  \ncompliant with IEC 61967-20.1 to 30 MHz -7\ndBµV 30 to 130 MHz 14\n130 MHz to 1 GHz 9\nEMI Level 2 -\nElectrical characteristics STM32L072xx\n94/160 DS10689 Rev 56.3.11 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           \nStatic latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          Table 57. ESD absolute maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body model)TA = +25 °C, \nconforming to ANSI/JEDEC JS-00122 0 0 0\nV\nV\nESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C, \nconforming to \nANSI/ESD STM5.3.1.C4 500\nTable 58. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +125 °C conforming to JESD78A II level A\nDS10689 Rev 5 95/160STM32L072xx Electrical characteristics\n1226.3.12 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard pins) should be avoided during normal product operation. \nHowever, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection acci dentally happens, susceptib ility tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher \nthan 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or other functional failure (for example re set occurrence oscillator \nfrequency deviation).\nThe test results are given in the Table 59 .\n          Table 59. I/O current in jection susceptibility \nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 -0 NA(1)\n1. Current injection is not possible.mAInjected current on PA0, PA4, PA5, PC15, \nPH0 and PH1-5 0\nInjected current on any other FT, FTf pins -5 (2)\n2. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject \nnegative currents.NA(1)\nInjected current on any other pins -5 (2)+5\nElectrical characteristics STM32L072xx\n96/160 DS10689 Rev 56.3.13 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 60  are derived from tests \nperformed under the conditions summarized in Table 26 . All I/Os are CMOS and TTL \ncompliant.\nTable 60. I/O static characteristics \nSymbol Parameter C onditions Min Typ Max Unit\nVIL Input low level voltageTC, FT, FTf, RST \nI/Os- - 0.3VDD\nV BOOT0 pin - - 0.14VDD(1)\nVIH Input high level voltage All I/Os 0.7 VDD --\nVhysI/O Schmitt trigger voltage hysteresis \n(2)Standard I/Os - 10% VDD(3)-\nBOOT0 pin - 0.01 -\nIlkg Input leakage current (4)VSS ≤ VIN ≤ VDD\nAll I/Os except for \nPA11, PA12, BOOT0 \nand FTf I/Os-- ± 5 0\nnAVSS ≤ VIN ≤ VDD, \nPA11 and PA12 I/Os- - -50/+250\nVSS ≤ VIN ≤ VDD\nFTf I/Os- - ±100\nVDD≤ VIN ≤ 5 V\nAll I/Os except for \nPA11, PA12, BOOT0 \nand FTf I/Os- - 200\nnA\nVDD≤ VIN ≤ 5 V\nFTf I/Os- - 500\nVDD≤ VIN ≤ 5 V\nPA11, PA12 and \nBOOT0 -- 1 0 µ A\nRPU Weak pull-up equivalent resistor(5)VIN = VSS 25 45 65 k Ω\nRPD Weak pull-down equivalent resistor(5)VIN = VDD 25 45 65 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Guaranteed by characterization.\n2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.\n3. With a minimum of 200 mV. Guaranteed by characterization results.4. The max. value may be exceeded if negativ e current is injected on adjacent pins.\n5. Pull-up and pull-down resistors are designed with a true resi stance in series with a switchable PMOS/NMOS. This \nMOS/NMOS contribution to the series  resistance is minimum (~10% order).\nDS10689 Rev 5 97/160STM32L072xx Electrical characteristics\n122Figure 26. VIH/VIL versus VDD (CMOS I/Os)\nFigure 27. VIH/VIL versus VDD (TTL I/Os)\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or \nsource up to ±15 mA with the non-standard VOL/VOH specifications given in Table 61 .\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 6.2 :\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD(Σ) (see Table 24 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS(Σ) (see Table 24 ). MSv34789V1VDD (V)VIHmin 2.0\nVILmax 0.7VIL/VIH (V)\n1.3\n2.0 3.6CMOS standard  requirements VIHmin = 0.7VDD\nVILmax = 0.3VDD\n0.6\n2.7 3.0 3.3CMOS standard  requirements V ILmax = 0.3V DDVIHmin = 0.39VDD+0.59 (all pins \nexcept BOOT0, PC15, PH0/1V\nIHmin = 0.45VDD+0.38 for \nBOOT0, PC15, PH0/1\nInput range not \nguaranteed\nMSv34790V1VDD (V)VIHmin 2.0\nVILmax 0.8VIL/VIH (V)\n1.3\n2.0 3.6TTL standard  requirements V IHmin = 2 V\nVILmax = 0.3VDD\n0.7\n2.7 3.0 3.3TTL standard  requirements V ILmax = 0.8 VInput range not \nguaranteedVIHmin = 0.39VDD+0.59 (all pins \nexcept BOOT0, PC15, PH0/1V\nIHmin = 0.45VDD+0.38 for \nBOOT0,  PC15, PH0/1\nElectrical characteristics STM32L072xx\n98/160 DS10689 Rev 5Output voltage levels\nUnless otherwise specified,  the parameters given in Table 61  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 26 . All I/Os are CMOS and TTL compliant.\n          Table 61. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 24 . \nThe sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and \nmust not exceed ΣIIO(PIN) .Output low level voltage for an I/O \npin CMOS port(2), \nIIO = +8 mA\n2.7 V ≤  VDD ≤  3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nVVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 24 . The sum of the currents sourced by all the I/O s (I/O ports and control pins) must always be \nrespected and must not exceed ΣIIO(PIN) .Output high level voltage for an I/O \npinVDD-0.4 -\nVOL (1) Output low level voltage for an I/O \npinTTL port(2), \nIIO =+ 8 mA\n2.7 V ≤ VDD ≤  3.6 V-0 . 4\nVOH (3)(4)\n4. Guaranteed by characterization results.Output high level voltage for an I/O \npinTTL port(2), \nIIO = -6 mA\n2.7 V ≤ VDD ≤  3.6 V2.4 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +15 mA\n2.7 V ≤ VDD ≤  3.6 V-1 . 3\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -15 mA\n2.7 V ≤ VDD ≤  3.6 VVDD-1.3 -\nVOL(1)(4) Output low level voltage for an I/O \npinIIO = +4 mA\n1.65 V ≤ VDD < 3.6 V-0 . 4 5\nVOH(3)(4) Output high level voltage for an I/O \npinIIO = -4 mA\n1.65 V ≤ VDD ≤  3.6 VVDD-0.45 -\nVOLFM+(1)(4) Output low level voltage for an FTf \nI/O pin in Fm+ modeIIO = 20 mA\n2.7 V ≤ VDD ≤  3.6 V-0 . 4\nIIO = 10 mA\n1.65 V ≤ VDD ≤  3.6 V-0 . 4\nDS10689 Rev 5 99/160STM32L072xx Electrical characteristics\n122Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 28  and \nTable 62 , respectively.\nUnless otherwise specified,  the parameters given in Table 62  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 26 . \n          Table 62. I/O AC characteristics(1)  \nOSPEEDRx[1:0] \nbit value(1) Symbol Parameter Conditions Min Max(2)Unit\n00fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 400\nkHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 100\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 125\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 320\n01fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 2\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 0.6\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 30\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 65\n10Fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD = 2.7 V to 3.6 V - 10\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 2\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 50 pF, VDD = 2.7 V to 3.6 V - 13\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 28\n11Fmax(IO)out Maximum frequency(3)CL = 30 pF, VDD = 2.7 V to 3.6  V - 35\nMHz\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 10\ntf(IO)out\ntr(IO)outOutput rise and fall timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 6\nns\nCL = 50 pF, VDD = 1.65 V to 2.7 V - 17\nFm+ \nconfiguration(4)fmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDD = 2.5 V to 3.6 V-1 M H z\ntf(IO)out Output fall time - 10\nns\ntr(IO)out Output rise time - 30\nfmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDD = 1.65 V to 3.6 V-3 5 0 K H z\ntf(IO)out Output fall time - 15\nns\ntr(IO)out Output rise time - 60\n-tEXTIpwPulse width of external \nsignals detected by the EXTI controller-8 - n s\n1. The I/O speed is configured using the OSPEE DRx[1:0] bits. Refer to the line reference manual for a description of GPIO Port \nconfiguration register.\n2. Guaranteed by design. 3. The maximum frequency is defined in Figure 28 .\n4. When Fm+ configuration is set, the I/O speed control is bypassed. Refer to t he line reference manual for a detailed \ndescription of Fm+ I/O configuration.\nElectrical characteristics STM32L072xx\n100/160 DS10689 Rev 5Figure 28. I/O AC characteristics definition \n6.3.14 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU , except when it is internally driven low (see Table 63 ).\nUnless otherwise specified,  the parameters given in Table 63  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 26 . \n          ai14131d10%90%\n50%\ntr(IO)out\nOUTPUTEXTERNAL\nON CL\nMaximum frequency is achieved if (tr + tf) ≤ (2/3)T and if the duty cycle is (45-55%) \nwhen loaded by C L specified in the table “ I/O AC characteristics ”. \n 10%\n50%\n90%\nTtf(IO)out\nTable 63. NRST pin characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)\n1. Guaranteed by design.NRST input low level voltage - VSS -0 . 8\nVVIH(NRST)(1)NRST input high level voltage - 1.4 - VDD\nVOL(NRST)(1)NRST output low level \nvoltageIOL = 2 mA\n2.7 V < VDD < 3.6 V--\n0.4\nIOL = 1.5 mA\n1.65 V < VDD < 2.7 V--\nVhys(NRST)(1)NRST Schmitt trigger voltage \nhysteresis -- 1 0 % VDD(2)\n2. 200 mV minimum value-m V\nRPUWeak pull-up equivalent \nresistor(3)\n3. The pull-up is designed with a true resistance in series  with a switchable PMOS. This PMOS contribution to \nthe series resistance is around 10%.VIN = VSS 25 45 65 k Ω\nVF(NRST)(1)NRST input filtered pulse - - - 50 ns\nVNF(NRST)(1)NRST input not filtered pulse - 350 - - ns\nDS10689 Rev 5 101/160STM32L072xx Electrical characteristics\n122Figure 29. Recommended NRST pin protection\n1. The reset network protects t he device against par asitic resets. \n2. The external capacitor must be placed as close as possibl e to the device. \n3. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 63 . Otherwise the reset will not be taken into account by the device.\n6.3.15 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 64  are derived from tests \nperformed under ambient temperature, fPCLK frequency and VDDA supply voltage conditions \nsummarized in Table 26: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          06\x14\x1c\x1b\x1a\x1b9\x165389\'\'\n,QWHUQDO\x03UHVHW([WHUQDO\nUHVHW\x03FLUFXLW\x0b\x14\x0c\n1567\x0b\x15\x0c\n)LOWHU\n\x13\x11\x14\x03\x97)\nTable 64. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nADC ONFast channel 1.65 - 3.6\nV\nStandard channel 1.75(1)-3 . 6\nVREF+ Positive reference voltage - 1.65 VDDA V\nVREF- Negative reference voltage - - 0 -\nIDDA (ADC)Current consumption of the \nADC on VDDAand VREF+1.14 Msps - 200 -\nµA10 ksps - 40 -\nCurrent consumption of the \nADC on VDD(2)1.14 Msps - 70 -\n10 ksps - 1 -\nfADC ADC clock frequencyVoltage scaling Range 1 0.14 - 16\nMHz Voltage scaling Range 2 0.14 - 8\nVoltage scaling Range 3 0.14 - 4\nfS(3)Sampling rate 12-bit resolution 0.01 - 1.14 MHz\nfTRIG(3)External trigger frequencyfADC = 16 MHz, \n12-bit resolution- - 941 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range - 0 - VREF+ V\nElectrical characteristics STM32L072xx\n102/160 DS10689 Rev 5RAIN(3)External input impedanceSee Equation 1  and \nTable 65  for details-- 5 0k Ω\nRADC(3)(4)Sampling switch resistance - - - 1 k Ω\nCADC(3) Internal sample and hold \ncapacitor-- - 8 p F\ntCAL(3)(5)Calibration timefADC = 16 MHz 5.2 µs\n-8 3 1 / fADC\nWLATENCY(6)ADC_DR register write \nlatencyADC clock = HSI161.5 ADC \ncycles + 2 \nfPCLK  cycles-1.5 ADC \ncycles + 3 \nfPCLK  cycles-\nADC clock = PCLK/2 - 4.5 -fPCLK\ncycle\nADC clock = PCLK/4 - 8.5 -fPCLK\ncycle\ntlatr(3)Trigger conversion latencyfADC = fPCLK/2 = 16 MHz 0.266 µs\nfADC = fPCLK /2 8.5 1/fPCLK\nfADC = fPCLK /4 = 8 MHz 0.516 µs\nfADC = fPCLK /4 16.5 1/fPCLK\nfADC = fHSI16 = 16 MHz 0.252 - 0.260 µs\nJitterADCADC jitter on trigger \nconversionfADC = fHSI16 -1- 1 / fHSI16\ntS(3)Sampling timefADC = 16 MHz 0.093 - 10.03 µs\n-1 . 5 - 1 6 0 . 5 1 / fADC\ntUP_LDO(3)(5)Internal LDO power-up time - - - 10 µs\ntSTAB(3)(5)ADC stabilization time - 14 1/fADC\ntConV(3) Total conversion time \n(including sampling time)fADC = 16 MHz,\n12-bit resolution0.875 - 10.81 µs\n12-bit resolution14 to 173 (tS for sampling +12.5 \nfor successive approximation)1/fADC\n1. VDDA minimum value can be decreased in spec ific temperature conditions. Refer to Table 65: RAIN max for fADC = 16 MHz .\n2. A current consumption proportional to the APB clock frequency has to be added (see Table 40: Peripheral current \nconsumption in Run or Sleep mode ).\n3. Guaranteed by design.4. Standard channels have an extra protection resist ance which depends on supply voltage. Refer to Table 65: R\nAIN max for \nfADC = 16 MHz .\n5. This parameter only includes the ADC timing. It does not take into account register access latency. \n6. This parameter specifies the latency to transfer the conversion result into the ADC_DR register. EOC bit is set to indicate t he \nconversion is complete and has the same latency.Table 64. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nDS10689 Rev 5 103/160STM32L072xx Electrical characteristics\n122Equation 1: RAIN max formula\nThe simplified formula above ( Equation 1 ) is used to determine the maximum external \nimpedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).\n          \n          RAINTS\nfADC CADC 2N2+()ln× ×--------------------------------------------------------------- -RADC– <\nTable 65. RAIN max for fADC = 16 MHz(1) \nTs \n(cycles)tS \n(µs)RAIN max for \nfast channels \n(kΩ)RAIN max for standard channels (k Ω)\nVDD > \n2.7 VVDD > \n2.4 VVDD > \n2.0 VVDD > \n1.8 VVDD > \n1.75 VVDD > 1.65 V \nand \nTA > −10 °CVDD > 1.65 V \nand \nTA > 25 °C\n1.5 0.09 0.5 < 0.1 NA NA NA NA NA NA\n3.5 0.22 1 0.2 < 0.1 NA NA NA NA NA\n7.5 0.47 2.5 1.7 1.5 < 0.1 NA NA NA NA\n12.5 0.78 4 3.2 3 1 NA NA NA NA\n19.5 1.22 6.5 5.7 5.5 3.5 NA NA NA < 0.139.5 2.47 13 12.2 12 10 NA NA NA 5\n79.5 4.97 27 26.2 26 24 < 0.1 NA NA 19\n160.5 10.03 50 49.2 49 47 32 < 0.1 < 0.1 42\n1. Guaranteed by design.\nTable 66. ADC accuracy(1)(2)(3) \nSymbol Parameter Conditions Min Typ Max Unit\nET Total unadjusted error\n1.65 V < VDDA = VREF+ < 3.6 V, \nrange 1/2/3-2 4\nLSBEO Offset error - 1 2.5\nEG Gain error - 1 2\nEL Integral linearity error - 1.5 2.5\nED Differential linearity error - 1 1.5\nENOBEffective number of bits 10.2 11\nbitsEffective number of bits (16-bit mode \noversampling with ratio =256)(4) 11.3 12.1 -\nSINAD Signal-to-noise distortion 63 69 -\ndB SNRSignal-to-noise ratio 63 69 -\nSignal-to-noise ratio (16-bit mode \noversampling with ratio =256)(4) 70 76 -\nTHD Total harmonic distortion - -85 -73\nElectrical characteristics STM32L072xx\n104/160 DS10689 Rev 5Figure 30. ADC accuracy characteristicsET Total unadjusted error\n1.65 V < VREF+ <VDDA < 3.6 V,  \nrange 1/2/3-2 5\nLSBEO Offset error - 1 2.5\nEG Gain error - 1 2\nEL Integral linearity error - 1.5 3\nED Differential linearity error - 1 2\nENOB Effective number of bits 10.0 11.0 - bits\nSINAD Signal-to-noise distortion 62 69 -\ndB SNR Signal-to-noise ratio 61 69 -\nTHD Total harmonic distortion - -85 -65\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC Accuracy vs. Negative Injection Current: Injecting ne gative current on any of the standard (non-robust) analog input \npins should be avoided as this signific antly reduces the accuracy of the conversion being performed on another analog \ninput. It is recommended to add a Schottky diode (pin to ground)  to standard analog pins which may potentially inject \nnegative current.  \nAny positive injection current with in the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.12  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. This number is obtained by the test bo ard without additional noise, resulting in  non-optimized value for oversampling mode.Table 66. ADC accuracy(1)(2)(3) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nET = total unajusted error : maximum deviation \n    between the actual and ideal transfer curves.\nEO = offset error : maximum deviation \n    between the first actual transition and \n    the first ideal one.E\nG = gain error : deviation between the last \n     ideal transition and the last actual one.\nED = differential linearity error : maximum \n    deviation between actual steps and the ideal ones.\nEL = integral linearity error : maximum deviation \n    between any actual transition and the end point \n    correlation line.(1) Example of an actual transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line4095\n4094\n4093\n7\n6\n5\n4\n3\n2\n1\n023 4 56 1 7 4093 4094 4095 4096 VDDAVSSA\nEOET\nELEG\nED\n1 LSB IDEAL(1)(3)(2)\nMS19880V2\nDS10689 Rev 5 105/160STM32L072xx Electrical characteristics\n122Figure 31. Typical connection diagram using the ADC\n1. Refer to Table 64: ADC characteristics  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7 pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 32  or Figure 33 , \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed as close as possible to the chip.\nFigure 32. Power supply and reference decoupling (VREF+ not connected to VDDA) MSv34712V1VDDA\nAINx\nIL±50nA\nVTRAIN(1)\nCpar asiticVAINVT\nRADC12-bit\ncon verter\nCADCSample and hold ADC\nconverter\nMS39601V1VREF+ STM32Lxx\nVDDA\nVSSA/ VREF– 1 μF // 100 nF\n1 μF // 100 nF\nElectrical characteristics STM32L072xx\n106/160 DS10689 Rev 5Figure 33. Power supply and reference decoupling  (VREF+ connected to VDDA)\nMS39602V1VREF+/VDDASTM32Lxx\n1 μF // 100 nF\nVREF–/VSSA\nDS10689 Rev 5 107/160STM32L072xx Electrical characteristics\n1226.3.16 DAC electri cal characteristics\nData guaranteed by design, not tested in production, unless otherwise specified.\n          Table 67. DAC characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 1.8 - 3.6 V\nVREF+ Reference supply voltageVREF+ must always be \nbelow VDDA1.8 - 3.6 V\nVREF- Lower reference voltage - VSSA V\nIDDVREF+(1)Current consumption on VREF+ \nsupply  \nVREF+ = 3.3 VNo load, middle code \n(0x800)- 130 220\nµA\nNo load, worst code \n(0x000)- 220 350\nIDDA (2)Current consumption on VDDA \nsupply,  \nVDDA = 3.3 VNo load, middle code \n(0x800)-\nµA\nNo load, worst code \n(0xF1C)-\nRL(3)Resistive loadDAC output \nONRL \nconnected \nto VSSA5- -\nkΩ\nRL \nconnected \nto VDDA25 - -\nCL(3)Capacitive load DAC output buffer ON - - 50 pF\nRO Output impedance DAC output buffer OFF 12 16 20 k Ω\nVDAC_OUT  Voltage on DAC_OUT outputDAC output buffer ON 0.2 - VDDA – 0.2 V\nDAC output buffer OFF 0.5 -VREF+ – \n1LSBmV\nElectrical characteristics STM32L072xx\n108/160 DS10689 Rev 5DNL(2)Differential non linearity(4)CL ≤  50 pF, RL ≥ 5 kΩ \nDAC output buffer ON-1 . 5 3\nLSBNo RLOAD , CL ≤  50 pF  \nDAC output buffer OFF-1 . 5 3\nINL(2)Integral non linearity(5)CL ≤  50 pF, RL ≥ 5 kΩ \nDAC output buffer ON-2 4\nNo RLOAD , CL ≤  50 pF  \nDAC output buffer OFF-2 4\nOffset(2)Offset error at code 0x800 (6)CL ≤  50 pF, RL ≥ 5 kΩ \nDAC output buffer ON-± 1 0 ± 2 5\nNo RLOAD , CL ≤  50 pF  \nDAC output buffer OFF-± 5 ± 8\nOffset1(2)Offset error at code 0x001(7) No RLOAD , CL ≤  50 pF  \nDAC output buffer OFF-± 1 . 5 ± 5\ndOffset/dT(2)Offset error temperature \ncoefficient (code 0x800)VDDA = 3.3V\nVREF+ = 3.0 V\nTA = 0 to 50 °C\nDAC output buffer OFF-20 -10 0\nµV/°C\nVDDA = 3.3V\nVREF+ = 3.0 V\nTA = 0 to 50 °C\nDAC output buffer ON02 0 5 0\nGain(2)Gain error(8)CL ≤  50 pF, RL ≥ 5 kΩ \nDAC output buffer ON- +0.1 / -0.2% +0.2 / -0.5%\n%\nNo RLOAD , CL ≤  50 pF  \nDAC output buffer OFF- +0 / -0.2% +0 / -0.4%\ndGain/dT(2) Gain error temperature \ncoefficientVDDA = 3.3V\nVREF+ = 3.0 V\nTA = 0 to 50 °C\nDAC output buffer OFF-10 -2 0\nµV/°C\nVDDA = 3.3V\nVREF+ = 3.0 V\nTA = 0 to 50 °C\nDAC output buffer ON-40 -8 0\nTUE(2)Total unadjusted errorCL ≤  50 pF, RL ≥ 5 kΩ \nDAC output buffer ON-1 2 3 0\nLSB\nNo RLOAD , CL ≤  50 pF  \nDAC output buffer OFF-8 1 2Table 67. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS10689 Rev 5 109/160STM32L072xx Electrical characteristics\n122Figure 34. 12-bit buffered/non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register. tSETTLINGSettling time (full scale: for a \n12-bit code transition between \nthe lowest and the highest input codes till DAC_OUT \nreaches final value ±1LSBC\nL ≤  50 pF, RL ≥ 5 kΩ - 7 12 µs\nUpdate rateMax frequency for a correct \nDAC_OUT change (95% of \nfinal value) with 1 LSB \nvariation in the input codeCL ≤  50 pF, RL ≥ 5 kΩ - - 1 Msps\ntWAKEUPWakeup time from off state \n(setting the ENx bit in the DAC \nControl register)(9)CL ≤  50 pF, RL ≥ 5 kΩ - 9 15 µs\nPSRR+VDDA supply rejection ratio \n(static DC measurement)CL ≤  50 pF, RL ≥ 5 kΩ -- 6 0  - 3 5 d B\n1. Guaranteed by characterization results.\n2. Guaranteed by design, not tested in production.3. Connected between DAC_OUT and V\nSSA.\n4. Difference between two consecutive codes - 1 LSB.5. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.\n6. Difference between the value measured at Code (0x800) and the ideal value = V\nREF+/2.\n7. Difference between the value measured at Code (0x001) and the ideal value.\n8. Difference between ideal slope of the transfer functi on and measured slope computed from code 0x000 and 0xFFF when \nbuffer is OFF, and from code giving 0.2 V and (VDDA – 0.2) V when buffer is ON.\n9. In buffered mode, the output can overshoot above the final  value for low input code (starting from min value).Table 67. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv45341V1RL\nCLBuffered/Non-buffered DAC\nDAC_OUTxBuffer(1)\n12-bit  \ndigital to  \nanalog  \nconverter  \nElectrical characteristics STM32L072xx\n110/160 DS10689 Rev 56.3.17 Temperature sensor characteristics\n          \n          \n6.3.18 Comparators\n          \n          Table 68. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at \ntemperature of 30 °C, VDDA= 3 V0x1FF8 007A - 0x1FF8 007B\nTS_CAL2TS ADC raw data acquired at \ntemperature of 130 °C, VDDA= 3 V0x1FF8 007E - 0x1FF8 007F\nTable 69. Temperature sensor characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Guaranteed by characterization results.VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope 1.48 1.61 1.75 mV/°C\nV130 Voltage at 130°C ±5°C(2)\n2. Measured at VDD = 3 V ±10 mV. V130 ADC conversion result is stored in the TS_CAL2 byte.640 670 700 mV\nIDDA (TEMP)(3)Current consumption - 3.4 6 µA\ntSTART(3)\n3. Guaranteed by design.Startup time - - 10\nµs\nTS_temp(4)(3)\n4. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the temperature 10 - -\nTable 70. Comparator 1 characteristics \nSymbol Parameter Conditions Min(1)Typ Max(1)Unit\nVDDA Analog supply voltage - 1.65 3.6 V\nVINComparator 1 input voltage \nrange-0 . 6 - VDDA V\ntSTART Comparator startup time - - 7 10\nµs\ntd Propagation delay(2)-- 3 1 0\nVoffset Comparator offset - - ±3 ±10 mV\ndVoffset /dtComparator offset variation in \nworst voltage stress conditionsVDDA = 3.6 V, VIN+ = 0 V, \nVIN- = VREFINT , TA = 25 °C0 1.5 10 mV/1000 h\nICOMP1 Current consumption(3)- - 160 260 nA\n1. Guaranteed by characterization.\n2. The delay is characteri zed for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to \nthe reference.\n3. Comparator consumption only. In ternal reference voltage not included.\nDS10689 Rev 5 111/160STM32L072xx Electrical characteristics\n122Table 71. Comparator 2 characteristics \nSymbol Parameter Conditions Min Typ Max(1)Unit\nVDDA Analog supply voltage - 1.65 - 3.6 V\nVIN Comparator 2 input voltage range - 0 - VDDA V\ntSTART Comparator startup time Fast mode - 15 20\nµsSlow mode - 20 25\ntd slow Propagation delay(2) in slow mode1.65 V ≤ VDDA ≤ 2.7 V - 1.8 3.5\n2.7 V ≤ VDDA ≤ 3.6 V - 2.5 6\ntd fast Propagation delay(2) in fast mode1.65 V ≤ VDDA ≤ 2.7 V - 0.8 2\n2.7 V ≤ VDDA ≤ 3.6 V - 1.2 4\nVoffset Comparator offset error - ±4 ±20 mV\ndThreshold/\ndtThreshold voltage temperature \ncoefficientVDDA = 3.3V, TA = 0 to 50 °C,  \nV- = VREFINT , \n3/4 VREFINT , \n1/2 VREFINT , \n1/4 VREFINT .-1 5 3 0ppm\n/°C\nICOMP2 Current consumption(3)Fast mode - 3.5 5\nµA\nSlow mode - 0.5 2\n1. Guaranteed by characterization results.\n2. The delay is characterized for 100 mV input step with 10 mV ov erdrive on the inverting input, the non-inverting input set to \nthe reference.\n3. Comparator consumption only. Inter nal reference voltage (required for co mparator operation) is not included.\nElectrical characteristics STM32L072xx\n112/160 DS10689 Rev 56.3.19 Timer characteristics\nTIM timer characteristics\nThe parameters given in the Table 72  are guaranteed by design.\nRefer to Section 6.3.13: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n           \n6.3.20 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm) : with a bit rate up to 100 kbit/s\n• Fast-mode (Fm) : with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+) : with a bit rate up to 1 Mbit/s. \nThe I2C timing requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to the reference manual for details). The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. \nWhen configured as open-drain, the PMOS c onnected between the I/ O pin and VDDIOx is \ndisabled, but is still present. Only FTf I/O pins support Fm+ low level output  current \nmaximum requirement (refer to Section 6.3.13: I/O port characteristics  for the I2C I/Os \ncharacteristics). \nAll I\n2C SDA and SCL I/Os embed an analog filter (see Table 73  for the analog filter \ncharacteristics). Table 72. TIMx characteristics(1) \nSymbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time1- tTIMxCLK\n fTIMxCLK  = 32 MHz 31.25 - ns\nfEXTTimer external clock frequency on CH1 \nto CH4 0fTIMxCLK /2 MHz\nfTIMxCLK  = 32 MHz 0 16 MHz\nResTIM Timer resolution - 16 bit\ntCOUNTER16-bit counter clock period when \ninternal clock is selected (timer’s prescaler disabled)- 1 65536 t\nTIMxCLK\n fTIMxCLK  = 32 MHz 0.0312 2048 µs\ntMAX_COUNT Maximum possible count- - 65536 × 65536 tTIMxCLK\n fTIMxCLK  = 32 MHz - 134.2 s\n1. TIMx is used as a general term to refer to the TIM2, TIM6, TIM21, and TIM22 timers.\nDS10689 Rev 5 113/160STM32L072xx Electrical characteristics\n122The analog spike filter is compliant with I2C timings requirements only for the following \nvoltage ranges:\n• Fast mode Plus: 2.7 V ≤ VDD ≤ 3.6 V and voltage scaling Range 1\n• Fast mode: \n–2  V  ≤ VDD ≤ 3.6 V and voltage scaling Range 1 or Range 2. \n–VDD < 2 V, voltage scaling Range 1 or Range 2, Cload < 200 pF. \nIn other ranges, the analog filter should be di sabled. The digital filter can be used instead. \nNote: In Standard mode, no spike filter is required. \n          \nSPI characteristics\nUnless otherwise specified, th e parameters given in the following tables are derived from \ntests performed under ambient temperature, fPCLKx frequency and VDD supply voltage \nconditions su mmarized in Table 26 .\nRefer to Section 6.3.12: I/O current injection char acteristics  for more details on the \ninput/output alternate function char acteristics (NSS, SCK, MOSI, MISO).\n          Table 73. I2C analog filter characteristics(1)\n1. Guaranteed by characterization results.Symbol Parameter Conditions Min Max Unit\ntAFMaximum pulse width of spikes that \nare suppressed by the analog filterRange 1\n50(2)\n2. Spikes with widths below tAF(min) are filtered.100(3)\n3. Spikes with widths above tAF(max)  are not filteredns Range 2 -\nRange 3 -\nTable 74. SPI characteristics in voltage Range 1 (1) \nSymbol  Parameter  Conditions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--16\nMHzSlave mode \nreceiver16\nSlave mode \nTransmitter \n1.71<VDD<3.6V-- 1 2(2)\nSlave mode \nTransmitter \n2.7<VDD<3.6V-- 1 6(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\nElectrical characteristics STM32L072xx\n114/160 DS10689 Rev 5tsu(NSS) NSS setup timeSlave mode, SPI \npresc = 24*Tpclk - -\nnsth(NSS) NSS hold timeSlave mode, SPI \npresc = 22*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 TpclkTpclk+\n2\ntsu(MI)Data input setup timeMaster mode 0 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 7 - -\nth(SI) Slave mode 3.5 - -\nta(SO Data output access time Slave mode 15 - 36\ntdis(SO) Data output disable time Slave mode 10 - 30\ntv(SO)Data output valid timeSlave mode\n1.65 V<VDD<3.6 V -1 8 4 1\nSlave mode \n2.7 V<VDD<3.6 V-1 8 2 5\ntv(MO) Master mode - 4 7\nth(SO)Data output hold timeSlave mode 10 - -\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequency in slave trans mitter mode is determined by the sum of tv(SO)  and tsu(MI)  \nwhich has to fit into SCK low or high phase pr eceding the SCK sampling edge. This value can be \nachieved when the SPI communicates with a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.Table 74. SPI characteristics in voltage Range 1 (1) (continued)\nSymbol  Parameter  Conditions  Min Typ Max Unit\nDS10689 Rev 5 115/160STM32L072xx Electrical characteristics\n122          Table 75. SPI characteristics in voltage Range 2 (1) \nSymbol  Parameter  Cond itions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--8\nMHzSlave mode Transmitter \n1.65<VDD<3.6V8\nSlave mode Transmitter \n2.7<VDD<3.6V8(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode , SPI presc = 2 4*Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master  mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 0 - -\ntsu(SI) Slave mode 3 - -\nth(MI)Data input hold timeMaster mode 11 - -\nth(SI) Slave mode 4.5 - -\nta(SO Data output access time Slave mode 18 - 52\ntdis(SO) Data output disable time Slave mode 12 - 42\ntv(SO)Data output valid timeSlave mode - 20 56.5\ntv(MO) Master mode - 5 9\nth(SO)Data output hold timeSlave mode 13 - -\nth(MO) Master mode 3 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequency in slave tr ansmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling ed ge. This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nElectrical characteristics STM32L072xx\n116/160 DS10689 Rev 5          Table 76. SPI characteristics in voltage Range 3 (1)\nSymbol  Parameter  Cond itions  Min Typ Max Unit\n fSCK\n1/tc(SCK)SPI clock frequencyMaster mode\n--2\nMHz\nSlave mode 2(2)\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI)Data input setup timeMaster mode 1.5 - -\ntsu(SI) Slave mode 6 - -\nth(MI)Data input hold timeMaster mode 13.5 - -\nth(SI) Slave mode 16 - -\nta(SO Data output access time Slave mode 30 - 70\ntdis(SO) Data output disable time Slave mode 40 - 80\ntv(SO)Data output valid timeSlave mode - 30 70\ntv(MO) Master mode - 7 9\nth(SO)Data output hold timeSlave mode 25 - -\nth(MO) Master mode 8 - -\n1. Guaranteed by characterization results.\n2. The maximum SPI clock frequency in slave tr ansmitter mode is determined by the sum of tv(SO)  and tsu(MI)  which has to fit \ninto SCK low or high phase preceding the SCK sampling edge.  This value can be achieved when the SPI communicates \nwith a master having tsu(MI)  = 0 while Duty(SCK)  = 50%.\nDS10689 Rev 5 117/160STM32L072xx Electrical characteristics\n122Figure 35. SPI timing diagram - slave mode and CPHA = 0\nFigure 36. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.MSv41658V1NSS input\nCPHA=0\nCPOL=0SCK inputCPHA=0\nCPOL=1\nMISO output\nMOSI inputtsu(SI)th(SI)tw(SCKL)tw(SCKH)tc(SCK)\ntr(SCK)th(NSS)\ntdis(SO)tsu(NSS)\nta(SO) tv(SO)\nNext bits INLast bit OUT\nFirst bit INFirst bit OUT Next bits OUTth(SO) tf(SCK)\nLast bit IN\nMSv41659V1NSS input\nCPHA=1\nCPOL=0SCK inputCPHA=1\nCPOL=1\nMISO output\nMOSI inputtsu(SI) th(SI)tw(SCKL)tw(SCKH) tsu(NSS)tc(SCK)\nta(SO) tv(SO)\nFirst bit OUT Next bits OUT\nNext bits INLast bit OUTth(SO) tr(SCK)tf(SCK) th(NSS)\ntdis(SO)\nFirst bit IN Last bit IN\nElectrical characteristics STM32L072xx\n118/160 DS10689 Rev 5Figure 37. SPI timing diagram - master mode(1)\n1. Measurement points are done at CMOS levels: 0.3VDD and 0.7VDD.ai14136dSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nDS10689 Rev 5 119/160STM32L072xx Electrical characteristics\n122I2S characteristics\n          \nNote: Refer to the I2S section of the product re ference manual for more details about the sampling \nfrequency (Fs), fMCK, fCK and DCK values. These values reflect only the digital peripheral \nbehavior, source clock precision might slig htly change them. DCK depends mainly on the \nODD bit value, digital contribution leads to a min of (I2SDIV/(2*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2*I2SDIV+ODD). Fs max is supported for each mode/condition.Table 77. I2S characteristics(1)\n \nSymbol Parameter Conditions Min Max Unit \nfMCK I2S Main clock output - 256 x 8K 256xFs (2)MHz\nfCK I2S clock frequency Master data: 32 bits - 64xFs\nMHz\nSlave  data: 32 bits - 64xFs\nDCKI2S clock frequency duty \ncycle Slave receiver 30 70 %\ntv(WS) WS valid time Master mode - 15\nnsth(WS) WS hold time Master mode 11 -\ntsu(WS) WS setup time Slave mode 6 -\nth(WS) WS hold time Slave mode 2 -\ntsu(SD_MR)Data input setup timeMaster receiver 0 -\ntsu(SD_SR) Slave receiver 6.5 -\nth(SD_MR)Data input hold time Master receiver 18 -\nth(SD_SR) Slave receiver 15.5 -\ntv(SD_ST)Data output valid time Slave transmitter (after enable edge) - 77\ntv(SD_MT) Master transmitter (after enable edge) - 8\nth(SD_ST)Data output hold time Slave transmitter (after enable edge) 18 -\nth(SD_MT) Master transmitter (after enable edge) 1.5 -\n1. Guaranteed by characterization results.\n2. 256xFs maximum value is equal to the maximum clock frequency.\nElectrical characteristics STM32L072xx\n120/160 DS10689 Rev 5Figure 38. I2S slave timing diagram (Philips protocol)(1) \n1. Measurement points are done at CMOS levels: 0.3 × VDD and 0.7 × VDD. \n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 39. I2S master timing diagram (Philips protocol)(1) \n1. Guaranteed by characterization results. \n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte. \nDS10689 Rev 5 121/160STM32L072xx Electrical characteristics\n122USB characteristics\nThe USB interface is USB-IF  certified (full speed).\n          \n          \nFigure 40. USB timings: definition of data signal rise and fall timeTable 78. USB startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB transceiver startup time 1 µs\nTable 79. USB DC electrical characteristics \nSymbol Parameter C onditions Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput levels\nVDD USB operating voltage - 3.0 3.6 V\nVDI(2)\n2. Guaranteed by characterization results.Differential input sensitivity I(USB_DP, USB_DM) 0.2 -\nV VCM(2)Differential common mode range Includes VDI range 0.8 2.5\nVSE(2)Single ended receiver threshold - 1.3 2.0\nOutput levels\nVOL(3)\n3. Guaranteed by test in production.Static output level low RL of 1.5  kΩ to 3.6 V(4)\n4.RL is the load connected on the USB drivers.-0 . 3\nV\nVOH(3)Static output level high RL of 15  kΩ to VSS(4)2.8 3.6\nai14137bCross over\npoints\nDifferential\ndata lines\nVCRS\nVSS\ntf tr\nElectrical characteristics STM32L072xx\n122/160 DS10689 Rev 5          \n          Table 80. USB: full speed electrical characteristics \nDriver characteristics(1)\n1. Guaranteed by design.Symbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB \nSpecification - Chapter 7 (version 2.0).CL = 50 pF 42 0 n s\ntf Fall Time(2)CL = 50 pF 4 20 ns\ntrfm Rise/ fall time matching tr/tf 90 110 %\nVCRS Output signal cro ssover voltage 1.3 2.0 V\nDS10689 Rev 5 123/160STM32L072xx Package information\n1557 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their level of environmental compliance. ECOPACK \nspecifications, grade definitions and product status  are available at www.st.com . ECOPACK \nis an ST trademark.\n7.1 LQFP100 pac kage information\nFigure 41. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline\n1. Drawing is not to scale. Dimensions are in millimeters.\n          Table 81. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nPackage information STM32L072xx\n124/160 DS10689 Rev 5Figure 42. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat \nrecommended footprint\n1. Dimensions are expr essed in millimeters.A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 81. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package \nmechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 76\n0.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nDS10689 Rev 5 125/160STM32L072xx Package information\n155Device marking for LQFP100\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 43. LQFP100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv62461V1STM32L072\nVZT6      \nYWWRevision codeProduct identification(1)\nDate code\nPin 1 \nindentifier\nR\nPackage information STM32L072xx\n126/160 DS10689 Rev 57.2 UFBGA100 package information\nFigure 44. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array package outline\n1. Drawing is not to scale.\n          Table 82. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array \npackage mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 0.600 - - 0.0236 \nA1 - - 0.110 - - 0.0043 \nA2 - 0.450 - - 0.0177 -\nA3 -  0.130 - - 0.0051 0.0094A4  - 0.320  - - 0.0126 -\nb 0.240 0.290 0.340 0.0094 0.0114 0.0134 \nD 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nD1  - 5.500  - - 0.2165 -\nE 6.850 7.000 7.150 0.2697 0.2756 0.2815 \nE1  - 5.500  - - 0.2165 -\ne  - 0.500 - - 0.0197 -\nZ  - 0.750  - - 0.0295 -A0C2_ME_V5Seating plane\nA1\ne Z\nZ\nD\nM\nØb (100 balls)AE\nTOP VIEW BOTTOM VIEW1 12A1 ball    \nidentifier\neA A2\nYXZ\nddd Z\nD1E1\neee ZYX\nfffØ\nØM\nMZA3A4\nA1 ball    \nindex area\nDS10689 Rev 5 127/160STM32L072xx Package information\n155Figure 45. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array package recommended footprint\n          ddd - -  0.080 - -  0.0031\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 83. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mmStencil thickness Between 0.100 mm and 0.125 mmTable 82. UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array \npackage mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA0C2_FP_V1Dpad\nDsm\nPackage information STM32L072xx\n128/160 DS10689 Rev 5Device marking for UFBGA100\nThe following figure gives an example of topsid e marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 46. UFBGA100 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv62462V1STM32L\n072VZI6\nYWW\nRProduct identification(1)\nRevision codeDate code\nBall 1 \nindentifier\n\nDS10689 Rev 5 129/160STM32L072xx Package information\n1557.3 LQFP64 package information\nFigure 47. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 84. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000  - - 0.4724 -\nD1  - 10.000  - - 0.3937 -D3 - 7.500 - - 0.2953 -\nE  - 12.000 - - 0.4724 -\nE1  - 10.000  - - 0.3937 -5W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nPackage information STM32L072xx\n130/160 DS10689 Rev 5Figure 48. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 84. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nDS10689 Rev 5 131/160STM32L072xx Package information\n155Device marking for LQFP64\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 49. LQFP64 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv39399V1Revision code\nSTM32L\n072RBT6Product identification(1)\nDate code\nYW W\nPin 1 \nindentifier\nR\nPackage information STM32L072xx\n132/160 DS10689 Rev 57.4 UFBGA64 package information\nFigure 50. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch \nball grid array package outline\n1. Drawing is not to scale.\n          Table 85. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch \nball grid array package mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236\nA1 0.050 0.080 0.110 0.0020 0.0031 0.0043\nA2 0.400 0.450 0.500 0.0157 0.0177 0.0197\nA3 0.080 0.130 0.180 0.0031 0.0051 0.0071A4 0.270 0.320 0.370 0.0106 0.0126 0.0146\nb 0.170 0.280 0.330 0.0067 0.0110 0.0130\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 3.450 3.500 3.550 0.1358 0.1378 0.1398\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 3.450 3.500 3.550 0.1358 0.1378 0.1398\ne - 0.500 - - 0.0197 -\nF 0.700 0.750 0.800 0.0276 0.0295 0.0315\nA019_ME_V1Seating plane\nA1\neF\nF\nD\nH\nØb (64 balls)AE\nTOP VIEW BOTTOM VIEW1 8eA\nYXZ\nddd Z\nD1E1\neee Z Y X\nfffØ\nØM\nMZA3A4\nA1 ball \nidentifierA1 ball \nindex areaA2\nDS10689 Rev 5 133/160STM32L072xx Package information\n155Figure 51. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch \nball grid array package recommended footprint\n          ddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 86. UFBGA64 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mm\nStencil thickness Between 0.100 mm and 0.125 mmPad trace width 0.100 mmTable 85. UFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch \nball grid array package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA019_FP_V2Dpad\nDsm\nPackage information STM32L072xx\n134/160 DS10689 Rev 5Device marking for UFBGA64\nThe following figure gives an example of topsid e marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 52. UFBGA64 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.L072RZI\nRYWW\nMSv37841V1Product identification(1)\nDate code = Year + week\nBall A1\nRevision \ncode\nDS10689 Rev 5 135/160STM32L072xx Package information\n1557.5 TFBGA64 package information\nFigure 53. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball \ngrid array package outline\n1. Drawing is not to scale.\n          Table 87. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid\narray package outline \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.200 - - 0.0472\nA1 0.150 - - 0.0059 - -\nA2 - 0.200 - - 0.0079 -A4 - - 0.600 - - 0.0236\nb 0.250 0.300 0.350 0.0098 0.0118 0.0138\nD 4.850 5.000 5.150 0.1909 0.1969 0.2028\nD1 - 3.500 - - 0.1378 -\nE 4.850 5.000 5.150 0.1909 0.1969 0.2028\nE1 - 3.500 - - 0.1378 -\ne - 0.500 - - 0.0197 -\nF - 0.750 - - 0.0295 -\nR8_ME_V4Seating plane\nA1e F\nF\nDH\nØb (64 balls)\nAE\nTOP VIEW BOTTOM VIEW18e\nABA\nC\nddd CD1E1\neee C B A\nfffØ\nØM\nMC\nA2A4A1 ball \nidentifierA1 ball \nindex area\nSIDE VIEW\nPackage information STM32L072xx\n136/160 DS10689 Rev 5Figure 54. TFBGA64 – 64-ball, 5 x 5 mm, 0. 5 mm pitch, thin profile fine pitch ball \n,grid array recommended footprint\n          ddd - - 0.080 - - 0.0031\neee - - 0.150 - - 0.0059\nfff - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 88. TFBGA64 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.280 mm\nDsm0.370 mm typ. (depends on the soldermask \nregistration tolerance)\nStencil opening 0.280 mmStencil thickness Between 0.100 mm and 1.125 mm\nPad trace width 0.100 mmTable 87. TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid\narray package outline (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nR8_FP_V1Dpad\nDsm\nDS10689 Rev 5 137/160STM32L072xx Package information\n155Device marking for TFBGA64\nThe following figure gives an example of topsid e marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 55. TFBGA64 marking example (package top view)   \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.L072RZ6D\nRYWW\nMSv37823V2Product identification(1)\nDate code = Year + week\nBall A1\nRevision \ncode\nPackage information STM32L072xx\n138/160 DS10689 Rev 57.6 WLCSP49 package information\nFigure 56. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale \npackage outline\n1. Drawing is not to scale.Bottom view\nBump side Side view\nFront view\nTop view\nWafer back sideA1 ball locatione1\nF\nG\ne\nee2 E\nDA\nA2Detail AA1bbb Z\nDetail A\n(rotated 90 )Seating plane\nNote 1Note 2Bump\n49xeeeZ\nOrientation\nreferenceA1\n(4x) DEA3 A2\nb\nA038_ME_V1A1\nb\naaaccc\ndddZ\nZXYZ\nDS10689 Rev 5 139/160STM32L072xx Package information\n155          \nFigure 57. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale \nrecommended footprintTable 89. WLCSP49 - 49-pin, 3.294 x 3.258 mm, 0.4 mm pitch wafer level chip scale \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -\nA2 - 0.380 - - 0.0150 -\nA3(2)\n2. Back side coating- 0.025 - - 0.0010 -\nb(3)\n3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 3.259 3.294 3.329 0.1283 0.1297 0.1311\nE 3.223 3.258 3.293 0.1269 0.1283 0.1296\ne - 0.400 - - 0.0157 -\ne1 - 2.400 - - 0.0945 -e2 - 2.400 - - 0.0945 -\nF - 0.447 - - 0.0176 -\nG - 0.429 - - 0.0169 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\nMS18965V2DsmDpad\nPackage information STM32L072xx\n140/160 DS10689 Rev 5Device marking for WLCSP49\nThe following figure gives an example of topsid e marking versus ball A 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 58. WLCSP49 marking example (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.Table 90. WLCSP49 recommended PCB design rules (0.4 mm pitch) \nDimension Recommended values\nPitch 0.4\nDpad260 µm max. (circular)\n220 µm recommended\nDsm 300 µm min. (for 260 µm diameter pad)\nPCB pad design Non-solder mask defined via underbump allowed.\nMSv37822V1L072CZ6\nYWWProduct identification(1)Ball 1 \nindentifier\nDate codeRevision code\nR\nDS10689 Rev 5 141/160STM32L072xx Package information\n1557.7 LQFP48 package information\nFigure 59. LQFP48 - 48-pin, 7 x 7 mm lo w-profile quad flat package outline\n1. Drawing is not to scale.5B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nPackage information STM32L072xx\n142/160 DS10689 Rev 5          \nFigure 60. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.Table 91. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data\nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nDS10689 Rev 5 143/160STM32L072xx Package information\n155Device marking for LQFP48\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 61. LQFP48 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv62463V1STM32L\n072CZT6\nYWW\nPin 1 \nindentifierProduct identification(1)\nDate code\nRevision code\nR\nPackage information STM32L072xx\n144/160 DS10689 Rev 57.8 UFQFPN48 package information\nFigure 62. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.A0B9_ME_V3DPin 1 identifier\nlaser marking area\nEE\nD\nY\nD2\nE2Exposed pad \narea\nZ1\n48Detail ZR 0.125 typ.1\n48L\nC 0.500x45°\npin1 cornerA\nSeating plane\nA1\nb eddd\nDetail YT\nDS10689 Rev 5 145/160STM32L072xx Package information\n155          \nFigure 63. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage recommended footprint\n1. Dimensions are expr essed in millimeters.Table 92. UFQFPN48 - 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000  0.020 0.050 0.0000  0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nE2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT - 0.152 - - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne - 0.500 - - 0.0197 -\nddd - - 0.080 - - 0.0031\n7.30\n7.300.20\n0.30\n0.550.50\n5.806.20\n6.205.60\n5.605.80\n0.75\nA0B9_FP_V248\n1\n12\n13 24253637\nPackage information STM32L072xx\n146/160 DS10689 Rev 5Device marking for UFQFPN48\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 64. UFQFPN48 marking example (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv63966V1STM32L072\nCZU6\nRYWW\nPin 1 \nindentifierProduct identification(1)\nDate code\nRevision code\nDS10689 Rev 5 147/160STM32L072xx Package information\n1557.9 LQFP32 package information\nFigure 65. LQFP32 - 32-pin, 7 x 7 mm lo w-profile quad flat package outline\n1. Drawing is not to scale.D\nD1\nD3\nE3\nE1\nE\n1 891617 24\n25\n32\nA1\nL1LKA1A2A\ncbGAUGE PLANE0.25 mmSEATING\nPLANE\nC\nPIN 1\nIDENTIFICATIONccc C\n5V_ME_V2e\nPackage information STM32L072xx\n148/160 DS10689 Rev 5          \nFigure 66. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat recommended footprint\n1. Dimensions are expr essed in millimeters.Table 93. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.100 - - 0.0039\n5V_FP_V21 891617 24\n25\n329.707.30\n7.30\n1.200.300.501.20\n6.10\n9.700.80\n6.10\nDS10689 Rev 5 149/160STM32L072xx Package information\n155Device marking for LQFP32\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 67. LQFP32 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv62464V1072KZT6\nRYWW\nPin 1 indentifierProduct identification(1)\nRevision code\nSTM32L\nDate code\nPackage information STM32L072xx\n150/160 DS10689 Rev 57.10 UFQFPN32 package information\nFigure 68. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage outline\n1. Drawing is not to scale.\n2. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this backside pad to PCB ground.A0B8_ME_V31\n32\nPIN 1 IdentifierSEATINGPLANECC dddA\nA1\nA3e\nbD1\nbE2\nLe\nE1 E\nD2 LD\nDS10689 Rev 5 151/160STM32L072xx Package information\n155          \nFigure 69. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \nrecommended footprint\n1. Dimensions are expr essed in millimeters.Table 94. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat \npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.500 0.550 0.600 0.0197  0.0217 0.0236\nA1 - - 0.050 - - 0.0020A3  - 0.152  -  - 0.0060 -\nb 0.180 0.230 0.280 0.0071 0.0091 0.0110\nD 4.900 5.000 5.100 0.1929 0.1969 0.2008\nD1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nD2 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE 4.900 5.000 5.100 0.1929 0.1969 0.2008\nE1 3.400 3.500 3.600 0.1339 0.1378 0.1417\nE2 3.400 3.500 3.600 0.1339 0.1378 0.1417\ne  - 0.500  -  -  0.0197  -\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nddd - - 0.080 - - 0.0031\nA0B8_FP_V25.30\n3.80\n0.60\n3.45\n0.503.453.80\n0.75\n3.800.305.30\n1617\n98125 32\n24\nPackage information STM32L072xx\n152/160 DS10689 Rev 5Device marking for UFQFPN32\nThe following figure gives an example of tops ide marking versus pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 70. UFQFPN32 marking example (package top view)\n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not approved for use in produc tion. ST is not responsible for any consequences \nresulting from such use. In no event will ST be liable for the customer using any of these engineering \nsamples in production. ST’s Quality department must  be contacted prior to any decision to use these \nengineering samples to run a qualification activity.MSv62465V1L072KZ6\nYWWProduct identification(1)\nRevision code\nDate code\nPin 1\nR\nDS10689 Rev 5 153/160STM32L072xx Package information\n1557.11 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max × ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-am bient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maxi mum power dissipation on  output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\nTable 95. Thermal characteristics\nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient\nUFQFPN32 - 5 x 5 mm / 0.5 mm pitch36\n°C/WThermal resistance junction-ambient\nLQFP32 - 7 x 7 mm / 0.8 mm pitch60\nThermal resistance junction-ambient\nLQFP48 - 7 x 7 mm / 0.5 mm pitch54\nThermal resistance junction-ambient\nUFQFPN48 - 7 x 7 mm / 0.5 mm pitch28\nThermal resistance junction-ambient\nWLCSP49 - 0.4 mm pitch48\nThermal resistance junction-ambient\nTFBGA64 - 5 x 5 mm / 0.5 mm pitch64\nThermal resistance junction-ambient\nUFBGA64 - 5 x 5 mm / 0.5 mm pitch65\nThermal resistance junction-ambient\nLQFP64 - 10 x 10 mm / 0.5 mm pitch46\nThermal resistance junction-ambient  \nLQFP100 - 14 x 14 mm / 0.5 mm pitch41\nThermal resistance junction-ambient  \nUFBGA100 - 7 x 7 mm / 0.5 mm pitch57\nPackage information STM32L072xx\n154/160 DS10689 Rev 5Figure 71. Thermal resistance  \n7.11.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.MSv35463V5Temperature (°C)PD (mW)\n05001000150020002500300035004000\n125 100 75 50 25 0LQFP64LQFP48\nTFBGA64\nLQFP100\nUFBGA100WLCSP49UQFN32\nUFBGA64LQFPN32\nUFQFPN48\nDS10689 Rev 5 155/160STM32L072xx Ordering information\n1558 Ordering information\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.          \nExample: STM32  L 072 R 8 T 6   D   TR \nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nL = Low power\nDevice subfamily\n072 = USB\nPin count\nK = 32 pinsC = 48/49 pinsR = 64 pinsV = 100 pins\nFlash memory size\n8 = 64 KbytesB = 128 KbytesZ = 192 Kbytes\nPackage\nT = LQFPH = TFBGAI = UFBGAU = UFQFPN\nY = Standard WLCSP pins\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C7 = Industrial temperature range, –40 to 105 °C3 = Industrial temperature range, –40 to 125 °C\nOptions\nNo character = V\nDD range: 1.8 to 3.6 V and BOR enabled\nD = VDD range: 1.65 to 3.6 V and BOR disabled\nPacking\nTR = tape and reelNo character = tray or tube\nRevision history STM32L072xx\n156/160 DS10689 Rev 59 Revision history\n          \n          Table 96. Document revision history \nDate Revision Changes\n02-Sep-2015 1 Initial release\n26-Oct-2015 2Changed confidentiality level to public.\nUpdated datasheet status to “production data”. Modified ultra-low-power platform features on cover page. \nAdded note related to UFQFPN32 in Table 16: STM32L072xxx pin \ndefinition .\nIn Section 6: Electrical characteristics , updated notes related to \nvalues guaranteed by characterization.\nUpdated | ΔV\nSS| definition to include VREF- in Table 23: Voltage \ncharacteristics .\nUpdated fTRIG and VAIN maximum value, added VREF+ and VREF- in \nTable 64: ADC characteristics .\nUpdated Figure 44: UFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, \nultra fine pitch ball grid array package outline  and Table 82: \nUFBGA100 - 100-pin, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array package mechanical data .\nAdded Section : Device marking for LQFP64 .\nAdd “U” package type in Section 8: Ordering information\nDS10689 Rev 5 157/160STM32L072xx Revision history\n15922-Mar-2016 3Updated number of SPIs on cover page and in Table 2: Ultra-low-\npower STM32L072xx device features and peripheral counts .\nChanged minimum comparator supply voltage to 1.65 V on cover \npage. Added minimum DAC supply voltage on cover page. \nAdded number of fast and standard channels in Section 3.11: \nAnalog-to-digital converter (ADC) .\nUpdated Section 3.17.2: Universal synchronous/asynchronous \nreceiver transmitter (USART)  and Section 3.17.4: Serial peripheral \ninterface (SPI)/Inter-i ntegrated sound (I2S)  to mention the fact that \nUSARTs with synchronous mode featur e can be used as SPI master \ninterfaces. \nAdded baudrate allowing to wake up the MCU from Stop mode in \nSection 3.17.2: Universal synch ronous/asynchronous receiver \ntransmitter (USART)  and Section 3.17.3: Low-power universal \nasynchronous receiver  transmitter (LPUART) .\nSection 6.3.15: 12-bit ADC characteristics :\n–Table 64: ADC characteristics : \nDistinction made between VDDA for fast and standard channels; \nadded note 1.\nAdded note 4. related to RADC.\nUpdated fTRIG..\nUpdated tS and tCONV .\n– Updated equation 1 description.\n– Updated Table 65: RAIN max for fADC = 16 MHz  for fADC = 16 MHz \nand distinction made between fast and standard channels.\nUpdated RO and added Note 2. in Table 67: DAC characteristics .\nAdded Table 71: USART/LPUART characteristics .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32L072xx\n158/160 DS10689 Rev 513-Sep-2017 4Memories and I/Os moved after Core in Features .\nTable 2: Ultra-low-power STM32L072xx device features and \nperipheral counts : changed number of USART for \nLQFP32/UFQFPN32 and added note 3. \nRemoved column "I/O operation" from Table 3: Functionalities \ndepending on the operating power supply range  and added note \nrelated to GPIO speed.\nUpdated VDD_USB  in Section 3.4.1: Power supply schemes .\nIn Section 4: Pin descriptions , renamed USB_OE into USB_NOE.\nIn Section 5: Memory mapping , replaced memory mapping \nschematic by reference to the reference manual. \nUpdated Figure 7: STM32L072xx WLCSP49 ballout .\nAdded mission profile compliance with JEDEC JESD47 in \nSection 6.2: Absolu te maximum ratings .\nUpdated minimum and maximum values of I/O weak pull-up \nequivalent resistor (RPU) and weak pull-down equivalent resistor \n(RPD) in Table 60: I/O static characteristics .\nUpdated minimum and maximum values of NRST weak pull-up \nequivalent resistor (RPU) in Table 63: NRST pin characteristics . \nAdded note 2 . related to the position of the external capacitor below \nFigure 29: Recommended NRST pin protection .\nUpdated RAIN in Table 64: ADC characteristics .\nUpdated Figure 34: 12-bit buffered/non-buffered DAC  and added \nnote below figure. \nUpdated tAF maximum value for range 1 in Table 73: I2C analog filter \ncharacteristics .\nRemoved Table 90: USART/LPUART characteristics .\nNSS timing waveforms updated in Figure 35: SPI timing diagram - \nslave mode and CPHA = 0  and Figure 36: SPI timing diagram - slave \nmode and CPHA = 1(1).\nUpdated Figure 53: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin \nprofile fine pitch ball grid array package outline .\nAdded reference to optional marki ng or inset/upset marks in all\npackage device marking sections.\nUpdated note below marking schematics. Table 96. Document revision history (continued)\nDate Revision Changes\nDS10689 Rev 5 159/160STM32L072xx Revision history\n15914-Nov-2019 5Added UFQFPN48 package. \nUpdated Arm logo and added Arm word mark notice in Section 1: \nIntroduction .\nRemoved Cortex logo. Updated Table 5: Functionalities depending on the working mode  \n(from Run/active down to standby)  to change I2C functionality to \ndisabled in Low-power Run and Low-power Sleep modes. \nUpdated V\nDD_USB  description in Section 3.4.1: Power supply \nschemes .\nChanged PC14-OSC_IN into PC14-OSC32_IN in Figure 11: \nSTM32L072xx UFQFPN32 pinout . Changed USARTx_RTS, \nUSARTx_RTS_DE into USARTx_RTS/USARTx_DE, and \nLPUART1_RTS, LPUART1_RTS_DE into LPUART1_RTS/LPUART1_DE in Section 4: Pin descriptions  and in \nall alternate function tables.\nUpdated V\nDD_USB and note 2. in Table 26: General operating \nconditions .\nRemoved R10K and R400K from Table 70: Comparator 1 \ncharacteristics .\nUpdated tAF maximum value for range 1 in Table 73: I2C analog filter \ncharacteristics .\nUpdated paragraph introducing all package marking schematics to \nadd the new sentence “The printed markings may differ depending \non the supply chain”. \nAdded LQFP32, LQFP48, LQFP100 and UFBGA100 package \nmarking examples. \nUpdated Figure 68: UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra \nthin fine pitch quad flat package outline  and added note related to \nexposed pad; updated Table 94: UFQFPN32 - 32-pin, 5x5 mm, \n0.5 mm pitch ultra thin fine pitch quad flat package mechanical data . \nAdded UFQFPN32 package marking example.\nUpdated Figure 53: TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin \nprofile fine pitch ball grid array package outline , Figure 54: TFBGA64 \n– 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball ,grid \narray recommended footprint  and Figure 88: TFBGA64 \nrecommended PCB design rules (0.5 mm pitch BGA) .Table 96. Document revision history (continued)\nDate Revision Changes\nSTM32L072xx\n160/160 DS10689 Rev 5          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to \nwww.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2019 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32L072CBT6TR\xa0 STM32L072CZU6TR\n'}]
!==============================================================================!
### STM32L072CZT6 - Technical Summary

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Operating Voltage: 1.65 V to 3.6 V
  - VDD_USB: 3.0 V to 3.6 V (for USB operation)
  
- **Current Ratings:**
  - Maximum current consumption in Run mode: Up to 6.65 mA (at 32 MHz)
  - Standby current: 0.29 µA (with RTC disabled)
  - Stop mode current: 0.43 µA (with RTC enabled)

- **Power Consumption:**
  - Run mode: Down to 93 µA/MHz
  - Sleep mode: 4.5 µA
  - Low-power run mode: 0.065 mA (at 65 kHz)

- **Operating Temperature Range:**
  - Ambient Temperature: -40 °C to +125 °C

- **Package Type:**
  - Available in multiple packages including LQFP32, LQFP48, LQFP64, LQFP100, UFBGA64, UFBGA100, and WLCSP49.

- **Special Features:**
  - Ultra-low-power consumption modes (Sleep, Stop, Standby)
  - Integrated 12-bit ADC, 2 DACs, and multiple communication interfaces (USB, USART, I2C, SPI)
  - Memory: Up to 192 KB Flash, 20 KB SRAM, and 6 KB EEPROM
  - Built-in temperature sensor and true random number generator (RNG)
  - Memory Protection Unit (MPU) for enhanced security

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 1

#### Description:
The STM32L072CZT6 is an ultra-low-power 32-bit microcontroller based on the Arm Cortex-M0+ architecture. It is designed for applications requiring efficient power management and high performance. The microcontroller integrates a variety of peripherals, including a USB interface, ADC, DACs, and multiple communication interfaces, making it suitable for a wide range of applications.

#### Typical Applications:
- **Healthcare and Fitness Equipment:** Ideal for wearable devices and health monitoring systems due to its low power consumption.
- **Industrial Sensors:** Used in gas/water meters and other industrial applications where battery life is critical.
- **Remote Control Systems:** Suitable for remote controls and user interfaces that require low power operation.
- **Consumer Electronics:** Can be utilized in PC peripherals, gaming devices, and GPS equipment.
- **Alarm Systems:** Effective for wired and wireless sensor applications, including video intercom systems.

This microcontroller is particularly advantageous in battery-operated devices where energy efficiency is paramount, allowing for extended operational life without frequent recharging or battery replacement.