// Seed: 1782561273
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6
);
  wire id_8;
  assign module_1.id_8 = 0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0
    , id_10,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input wire id_8
);
  assign id_10 = -1;
  logic [-1 : -1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8,
      id_6,
      id_1,
      id_0
  );
  always @("" == "") begin : LABEL_0
    repeat (id_5) @(negedge id_11);
  end
  assign id_0  = id_7 == id_1;
  assign id_0  = -1;
  assign id_11 = id_4;
endmodule
