1. How to change the default sd cell pdk from hd to somethingelse
   ![image](https://github.com/user-attachments/assets/09a3ea2a-df4a-4501-af42-05a47d688b49)


2.  What is the use of these trimmed libs, how did tool decide which cells to skip ?
![image](https://github.com/user-attachments/assets/55c4782f-86b4-4577-91c7-007b14e5538c)

3.  Some errors and warning in synthesis , ok to run next steps ??

![image](https://github.com/user-attachments/assets/6c4b530e-5b4f-470a-9ee5-0c349396b163)

![image](https://github.com/user-attachments/assets/ecd3fe3a-b5a0-4f12-beef-1bc15827ce42)


floor planing verical IO on metal 2 instead of 4 
https://github.com/bansalharshul1/vsd_training/blob/main/Day%202%20Floorplanning%20and%20intoduction%20to%20library%20cells.md#verical-io-on-metal-2-not-in-4-as-said-in-vedio
