<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/memhelpers.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">memhelpers.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86_2memhelpers_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011 Google</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __ARCH_X86_MEMHELPERS_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define __ARCH_X86_MEMHELPERS_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;array&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="insttracer_8hh.html">sim/insttracer.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;{</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a0c03a4b240817b1447f2f32ac33b91af">   47</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a0c03a4b240817b1447f2f32ac33b91af">initiateMemRead</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                <span class="keywordtype">unsigned</span> dataSize, <a class="code" href="classFlags.html">Request::Flags</a> flags)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">return</span> xc-&gt;<a class="code" href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">initiateMemRead</a>(addr, dataSize, flags);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#af27ef93b073357f2a958bdf1ca33407a">   54</a></span>&#160;<a class="code" href="namespaceX86ISA.html#af27ef93b073357f2a958bdf1ca33407a">getMem</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, uint64_t &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;       <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">switch</span> (dataSize) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        mem = pkt-&gt;<a class="code" href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">getLE</a>&lt;uint8_t&gt;();</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        mem = pkt-&gt;<a class="code" href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">getLE</a>&lt;uint16_t&gt;();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        mem = pkt-&gt;<a class="code" href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">getLE</a>&lt;uint32_t&gt;();</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        mem = pkt-&gt;<a class="code" href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">getLE</a>&lt;uint64_t&gt;();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled size in getMem.\n&quot;</span>);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ae7fa74614c68f93b61dd9c57a303849d">   79</a></span>&#160;<a class="code" href="namespaceX86ISA.html#ae7fa74614c68f93b61dd9c57a303849d">getPackedMem</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    std::array&lt;T, N&gt; real_mem = pkt-&gt;<a class="code" href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">getLE</a>&lt;std::array&lt;T, N&gt; &gt;();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; N; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = real_mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a7ba8817e3172e3b59a7313da785f0edc">   88</a></span>&#160;<a class="code" href="namespaceX86ISA.html#af27ef93b073357f2a958bdf1ca33407a">getMem</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt, std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;       <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData)</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="keywordflow">switch</span> (dataSize) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        getPackedMem&lt;uint32_t, N&gt;(pkt, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, dataSize);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        getPackedMem&lt;uint64_t, N&gt;(pkt, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, dataSize);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled element size in getMem.\n&quot;</span>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem[0]);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#adef7f2b42b484a93c720b2ce51d78007">  107</a></span>&#160;<a class="code" href="namespaceX86ISA.html#adef7f2b42b484a93c720b2ce51d78007">readMemAtomic</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;              uint64_t &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize, <a class="code" href="classFlags.html">Request::Flags</a> flags)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    memset(&amp;mem, 0, <span class="keyword">sizeof</span>(mem));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = xc-&gt;<a class="code" href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">readMem</a>(addr, (uint8_t *)&amp;mem, dataSize, flags);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="comment">// If LE to LE, this is a nop, if LE to BE, the actual data ends up</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="comment">// in the right place because the LSBs where at the low addresses on</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="comment">// access. This doesn&#39;t work for BE guests.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        mem = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(mem);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ab2dca36dd72cf33e0a05daff3f8b7e87">  125</a></span>&#160;<a class="code" href="namespaceX86ISA.html#ab2dca36dd72cf33e0a05daff3f8b7e87">readPackedMemAtomic</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                    <span class="keywordtype">unsigned</span> flags)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    std::array&lt;T, N&gt; real_mem;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = xc-&gt;<a class="code" href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">readMem</a>(addr, (uint8_t *)&amp;real_mem,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                              <span class="keyword">sizeof</span>(T) * N, flags);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>) {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        real_mem = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(real_mem);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; N; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = real_mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aa3b72f8bcdcdf5244387b6e0e49e9b93">  141</a></span>&#160;<a class="code" href="namespaceX86ISA.html#adef7f2b42b484a93c720b2ce51d78007">readMemAtomic</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;              std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;              <span class="keywordtype">unsigned</span> flags)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">switch</span> (dataSize) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        fault = readPackedMemAtomic&lt;uint32_t, N&gt;(xc, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, flags);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        fault = readPackedMemAtomic&lt;uint64_t, N&gt;(xc, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, flags);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled element size in readMemAtomic\n&quot;</span>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; traceData)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem[0]);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T, <span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ae1489988ccc91fa67e6f57fcaa9eedd5">  164</a></span>&#160;<a class="code" href="namespaceX86ISA.html#ae1489988ccc91fa67e6f57fcaa9eedd5">writePackedMem</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;               <span class="keywordtype">unsigned</span> flags, uint64_t *res)</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    std::array&lt;T, N&gt; real_mem;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; N; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        real_mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = mem[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    real_mem = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(real_mem);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> xc-&gt;<a class="code" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">writeMem</a>((uint8_t *)&amp;real_mem, <span class="keyword">sizeof</span>(T) * N,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                        addr, flags, res);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#aadb5ab8df7c77c2fbffc37275cf049db">  176</a></span>&#160;<a class="code" href="namespaceX86ISA.html#aadb5ab8df7c77c2fbffc37275cf049db">writeMemTiming</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, uint64_t <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;               <span class="keywordtype">unsigned</span> dataSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;               uint64_t *res)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    mem = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(mem);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> xc-&gt;<a class="code" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">writeMem</a>((uint8_t *)&amp;mem, dataSize, addr, flags, res);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#ae427c028cda325045e5fa3001627a778">  188</a></span>&#160;<a class="code" href="namespaceX86ISA.html#aadb5ab8df7c77c2fbffc37275cf049db">writeMemTiming</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;               std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;               <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <span class="keywordtype">unsigned</span> flags, uint64_t *res)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem[0]);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">switch</span> (dataSize) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">return</span> writePackedMem&lt;uint32_t, N&gt;(xc, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, flags, res);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">return</span> writePackedMem&lt;uint64_t, N&gt;(xc, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, flags, res);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled element size in writeMemTiming.\n&quot;</span>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">  206</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">writeMemAtomic</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData, uint64_t <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;               <span class="keywordtype">unsigned</span> dataSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;               uint64_t *res)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    uint64_t host_mem = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(mem);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault =</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;          xc-&gt;<a class="code" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">writeMem</a>((uint8_t *)&amp;host_mem, dataSize, addr, flags, res);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; res)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        *res = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(*res);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keyword">template</span> &lt;<span class="keywordtype">size_t</span> N&gt;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">static</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a8e6f70b6c2bc79011c3d3c01ff87c6d9">  222</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">writeMemAtomic</a>(<a class="code" href="classExecContext.html">ExecContext</a> *xc, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;               std::array&lt;uint64_t, N&gt; &amp;<a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <span class="keywordtype">unsigned</span> dataSize,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;               <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, <span class="keywordtype">unsigned</span> flags, uint64_t *res)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">if</span> (traceData)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        traceData-&gt;<a class="code" href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">setData</a>(mem[0]);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">switch</span> (dataSize) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        fault = writePackedMem&lt;uint32_t, N&gt;(xc, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, flags, res);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        fault = writePackedMem&lt;uint64_t, N&gt;(xc, <a class="code" href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a>, <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>, flags, res);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unhandled element size in writeMemAtomic.\n&quot;</span>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">if</span> (fault == <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a> &amp;&amp; res)</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        *res = <a class="code" href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a>(*res);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">return</span> fault;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;}</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0c03a4b240817b1447f2f32ac33b91af"><div class="ttname"><a href="namespaceX86ISA.html#a0c03a4b240817b1447f2f32ac33b91af">X86ISA::initiateMemRead</a></div><div class="ttdeci">static Fault initiateMemRead(ExecContext *xc, Trace::InstRecord *traceData, Addr addr, unsigned dataSize, Request::Flags flags)</div><div class="ttdoc">Initiate a read from memory in timing mode. </div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00047">memhelpers.hh:47</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="insttracer_8hh_html"><div class="ttname"><a href="insttracer_8hh.html">insttracer.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aadb5ab8df7c77c2fbffc37275cf049db"><div class="ttname"><a href="namespaceX86ISA.html#aadb5ab8df7c77c2fbffc37275cf049db">X86ISA::writeMemTiming</a></div><div class="ttdeci">static Fault writeMemTiming(ExecContext *xc, Trace::InstRecord *traceData, uint64_t mem, unsigned dataSize, Addr addr, Request::Flags flags, uint64_t *res)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00176">memhelpers.hh:176</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6d3822e8dfeb2da5cd76a3dd3fc3fbd6"><div class="ttname"><a href="namespaceX86ISA.html#a6d3822e8dfeb2da5cd76a3dd3fc3fbd6">X86ISA::writeMemAtomic</a></div><div class="ttdeci">static Fault writeMemAtomic(ExecContext *xc, Trace::InstRecord *traceData, uint64_t mem, unsigned dataSize, Addr addr, Request::Flags flags, uint64_t *res)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00206">memhelpers.hh:206</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a9d5e93538186777254339615f3059f0d"><div class="ttname"><a href="byteswap_8hh.html#a9d5e93538186777254339615f3059f0d">letoh</a></div><div class="ttdeci">T letoh(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00145">byteswap.hh:145</a></div></div>
<div class="ttc" id="byteswap_8hh_html"><div class="ttname"><a href="byteswap_8hh.html">byteswap.hh</a></div></div>
<div class="ttc" id="classExecContext_html_aea0dc6880f301e9d49e21e8169f22a1a"><div class="ttname"><a href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">ExecContext::readMem</a></div><div class="ttdeci">virtual Fault readMem(Addr addr, uint8_t *data, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">Perform an atomic memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00237">exec_context.hh:237</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a0056d1406080babcaeff852a5d6023b2"><div class="ttname"><a href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a></div><div class="ttdeci">T htole(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00144">byteswap.hh:144</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae1489988ccc91fa67e6f57fcaa9eedd5"><div class="ttname"><a href="namespaceX86ISA.html#ae1489988ccc91fa67e6f57fcaa9eedd5">X86ISA::writePackedMem</a></div><div class="ttdeci">static Fault writePackedMem(ExecContext *xc, std::array&lt; uint64_t, N &gt; &amp;mem, Addr addr, unsigned flags, uint64_t *res)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00164">memhelpers.hh:164</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classExecContext_html_aa49dc74cb47643f6621ff872d47637db"><div class="ttname"><a href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">ExecContext::initiateMemRead</a></div><div class="ttdeci">virtual Fault initiateMemRead(Addr addr, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">Initiate a timing memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00251">exec_context.hh:251</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adef7f2b42b484a93c720b2ce51d78007"><div class="ttname"><a href="namespaceX86ISA.html#adef7f2b42b484a93c720b2ce51d78007">X86ISA::readMemAtomic</a></div><div class="ttdeci">static Fault readMemAtomic(ExecContext *xc, Trace::InstRecord *traceData, Addr addr, uint64_t &amp;mem, unsigned dataSize, Request::Flags flags)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00107">memhelpers.hh:107</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae7fa74614c68f93b61dd9c57a303849d"><div class="ttname"><a href="namespaceX86ISA.html#ae7fa74614c68f93b61dd9c57a303849d">X86ISA::getPackedMem</a></div><div class="ttdeci">static void getPackedMem(PacketPtr pkt, std::array&lt; uint64_t, N &gt; &amp;mem, unsigned dataSize)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00079">memhelpers.hh:79</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html_a43b97a8f1a857b857fdd75cabf28ef28"><div class="ttname"><a href="classTrace_1_1InstRecord.html#a43b97a8f1a857b857fdd75cabf28ef28">Trace::InstRecord::setData</a></div><div class="ttdeci">void setData(std::array&lt; T, N &gt; d)</div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00179">insttracer.hh:179</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af27ef93b073357f2a958bdf1ca33407a"><div class="ttname"><a href="namespaceX86ISA.html#af27ef93b073357f2a958bdf1ca33407a">X86ISA::getMem</a></div><div class="ttdeci">static void getMem(PacketPtr pkt, uint64_t &amp;mem, unsigned dataSize, Trace::InstRecord *traceData)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00054">memhelpers.hh:54</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab2dca36dd72cf33e0a05daff3f8b7e87"><div class="ttname"><a href="namespaceX86ISA.html#ab2dca36dd72cf33e0a05daff3f8b7e87">X86ISA::readPackedMemAtomic</a></div><div class="ttdeci">static Fault readPackedMemAtomic(ExecContext *xc, Addr addr, std::array&lt; uint64_t, N &gt; &amp;mem, unsigned flags)</div><div class="ttdef"><b>Definition:</b> <a href="x86_2memhelpers_8hh_source.html#l00125">memhelpers.hh:125</a></div></div>
<div class="ttc" id="classExecContext_html_a15bac81e899719c7bec121f6c26d0742"><div class="ttname"><a href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext::writeMem</a></div><div class="ttdeci">virtual Fault writeMem(uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())=0</div><div class="ttdoc">For atomic-mode contexts, perform an atomic memory write operation. </div></div>
<div class="ttc" id="classPacket_html_a7c349e851d04dc20402a8dd0fddf102d"><div class="ttname"><a href="classPacket.html#a7c349e851d04dc20402a8dd0fddf102d">Packet::getLE</a></div><div class="ttdeci">T getLE() const</div><div class="ttdoc">Get the data in the packet byte swapped from little endian to host endian. </div><div class="ttdef"><b>Definition:</b> <a href="packet__access_8hh_source.html#l00079">packet_access.hh:79</a></div></div>
<div class="ttc" id="synth_2add__chain_2define_8h_html_aa12de60363bf768cdf96e76aa4ffbba0"><div class="ttname"><a href="synth_2add__chain_2define_8h.html#aa12de60363bf768cdf96e76aa4ffbba0">mem</a></div><div class="ttdeci">bool_vector8 mem[]</div><div class="ttdef"><b>Definition:</b> <a href="reset__stim_8h_source.html#l00043">reset_stim.h:43</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
