###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         2522   # Number of WRITE/WRITEP commands
num_reads_done                 =       334588   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       289949   # Number of read row buffer hits
num_read_cmds                  =       334586   # Number of READ/READP commands
num_writes_done                =         2522   # Number of read requests issued
num_write_row_hits             =         1317   # Number of write row buffer hits
num_act_cmds                   =        45919   # Number of ACT commands
num_pre_cmds                   =        45895   # Number of PRE commands
num_ondemand_pres              =        27784   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8947972   # Cyles of rank active rank.0
rank_active_cycles.1           =      8466101   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1052028   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1533899   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       303306   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2890   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          873   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          913   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1760   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3286   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6977   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          967   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           99   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           92   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15947   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           12   # Write cmd latency (cycles)
write_latency[80-99]           =           12   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           20   # Write cmd latency (cycles)
write_latency[140-159]         =           23   # Write cmd latency (cycles)
write_latency[160-179]         =           31   # Write cmd latency (cycles)
write_latency[180-199]         =           35   # Write cmd latency (cycles)
write_latency[200-]            =         2379   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       182154   # Read request latency (cycles)
read_latency[40-59]            =        57994   # Read request latency (cycles)
read_latency[60-79]            =        31076   # Read request latency (cycles)
read_latency[80-99]            =        10151   # Read request latency (cycles)
read_latency[100-119]          =         8176   # Read request latency (cycles)
read_latency[120-139]          =         7995   # Read request latency (cycles)
read_latency[140-159]          =         4492   # Read request latency (cycles)
read_latency[160-179]          =         3474   # Read request latency (cycles)
read_latency[180-199]          =         2796   # Read request latency (cycles)
read_latency[200-]             =        26278   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.25898e+07   # Write energy
read_energy                    =  1.34905e+09   # Read energy
act_energy                     =  1.25634e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.04973e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.36272e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.58353e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.28285e+09   # Active standby energy rank.1
average_read_latency           =      77.0479   # Average read request latency (cycles)
average_interarrival           =      29.6631   # Average request interarrival latency (cycles)
total_energy                   =  1.42996e+10   # Total energy (pJ)
average_power                  =      1429.96   # Average power (mW)
average_bandwidth              =      2.87667   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4613   # Number of WRITE/WRITEP commands
num_reads_done                 =       381835   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       326575   # Number of read row buffer hits
num_read_cmds                  =       381835   # Number of READ/READP commands
num_writes_done                =         4619   # Number of read requests issued
num_write_row_hits             =         2352   # Number of write row buffer hits
num_act_cmds                   =        57591   # Number of ACT commands
num_pre_cmds                   =        57565   # Number of PRE commands
num_ondemand_pres              =        38475   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8702878   # Cyles of rank active rank.0
rank_active_cycles.1           =      8572733   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1297122   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1427267   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       352996   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2641   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          790   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          938   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1836   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3282   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7045   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          801   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           92   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          107   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15926   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           15   # Write cmd latency (cycles)
write_latency[80-99]           =           19   # Write cmd latency (cycles)
write_latency[100-119]         =           21   # Write cmd latency (cycles)
write_latency[120-139]         =           41   # Write cmd latency (cycles)
write_latency[140-159]         =           46   # Write cmd latency (cycles)
write_latency[160-179]         =           53   # Write cmd latency (cycles)
write_latency[180-199]         =           61   # Write cmd latency (cycles)
write_latency[200-]            =         4354   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       186465   # Read request latency (cycles)
read_latency[40-59]            =        68269   # Read request latency (cycles)
read_latency[60-79]            =        41604   # Read request latency (cycles)
read_latency[80-99]            =        14540   # Read request latency (cycles)
read_latency[100-119]          =        10911   # Read request latency (cycles)
read_latency[120-139]          =        10374   # Read request latency (cycles)
read_latency[140-159]          =         5776   # Read request latency (cycles)
read_latency[160-179]          =         4339   # Read request latency (cycles)
read_latency[180-199]          =         3619   # Read request latency (cycles)
read_latency[200-]             =        35938   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.30281e+07   # Write energy
read_energy                    =  1.53956e+09   # Read energy
act_energy                     =  1.57569e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.22619e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.85088e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.4306e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.34939e+09   # Active standby energy rank.1
average_read_latency           =      89.3897   # Average read request latency (cycles)
average_interarrival           =      25.8756   # Average request interarrival latency (cycles)
total_energy                   =  1.45125e+10   # Total energy (pJ)
average_power                  =      1451.25   # Average power (mW)
average_bandwidth              =      3.29774   # Average bandwidth
