// Seed: 3779333142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wor  id_30 = -1;
  wire id_31;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output reg id_5;
  input wire id_4;
  input wire id_3;
  output reg id_2;
  input wire id_1;
  always begin : LABEL_0
    if (~1 - (1)) id_5 <= id_3;
    else id_2 <= -1;
  end
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4,
      id_1,
      id_6,
      id_4,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_6,
      id_6,
      id_6
  );
  assign id_5 = id_6;
endmodule
