Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 30 10:52:52 2022
| Host         : DESKTOP-61TUIR7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1296        
TIMING-18  Warning           Missing input or output delay                              17          
TIMING-20  Warning           Non-clocked latch                                          12          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (479)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (479)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num04/data_o_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_0/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_1/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_10/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_11/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_2/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_3/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_4/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_5/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_6/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_7/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_8/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ram_num59/RAM_reg_0_9/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/h_count_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vs0/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.459        0.000                      0                43505        0.042        0.000                      0                43505        3.750        0.000                       0                  6016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.459        0.000                      0                43505        0.042        0.000                      0                43505        3.750        0.000                       0                  6016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 2.872ns (34.282%)  route 5.505ns (65.718%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  pixel_addr_point_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  pixel_addr_point_reg[2]_rep/Q
                         net (fo=192, routed)         4.404    10.038    ram_point/RAM_reg_256_511_2_2/A2
    SLICE_X8Y74          RAMS64E (Prop_rams64e_ADR2_O)
                                                      1.583    11.621 r  ram_point/RAM_reg_256_511_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.621    ram_point/RAM_reg_256_511_2_2/OA
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    11.835 r  ram_point/RAM_reg_256_511_2_2/F7.A/O
                         net (fo=1, routed)           0.000    11.835    ram_point/RAM_reg_256_511_2_2/O1
    SLICE_X8Y74          MUXF8 (Prop_muxf8_I1_O)      0.088    11.923 r  ram_point/RAM_reg_256_511_2_2/F8/O
                         net (fo=1, routed)           1.101    13.023    ram_point/RAM_reg_256_511_2_2_n_0
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.319    13.342 r  ram_point/data_o[2]_i_2/O
                         net (fo=1, routed)           0.000    13.342    ram_point/data_o[2]_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    13.554 r  ram_point/data_o_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.554    ram_point/data_o0[2]
    SLICE_X9Y61          FDRE                                         r  ram_point/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.434    14.805    ram_point/clk
    SLICE_X9Y61          FDRE                                         r  ram_point/data_o_reg[2]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X9Y61          FDRE (Setup_fdre_C_D)        0.064    15.014    ram_point/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 1.450ns (17.411%)  route 6.878ns (82.589%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  pixel_addr_point_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  pixel_addr_point_reg[2]_rep/Q
                         net (fo=192, routed)         5.810    11.444    ram_point/RAM_reg_512_767_5_5/A2
    SLICE_X2Y70          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    11.568 r  ram_point/RAM_reg_512_767_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.568    ram_point/RAM_reg_512_767_5_5/OD
    SLICE_X2Y70          MUXF7 (Prop_muxf7_I0_O)      0.241    11.809 r  ram_point/RAM_reg_512_767_5_5/F7.B/O
                         net (fo=1, routed)           0.000    11.809    ram_point/RAM_reg_512_767_5_5/O0
    SLICE_X2Y70          MUXF8 (Prop_muxf8_I0_O)      0.098    11.907 r  ram_point/RAM_reg_512_767_5_5/F8/O
                         net (fo=1, routed)           1.069    12.975    ram_point/RAM_reg_512_767_5_5_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.319    13.294 r  ram_point/data_o[5]_i_2/O
                         net (fo=1, routed)           0.000    13.294    ram_point/data_o[5]_i_2_n_0
    SLICE_X3Y61          MUXF7 (Prop_muxf7_I0_O)      0.212    13.506 r  ram_point/data_o_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.506    ram_point/data_o0[5]
    SLICE_X3Y61          FDRE                                         r  ram_point/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.503    14.874    ram_point/clk
    SLICE_X3Y61          FDRE                                         r  ram_point/data_o_reg[5]/C
                         clock pessimism              0.180    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.064    15.083    ram_point/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.455ns (17.603%)  route 6.811ns (82.397%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.626     5.178    clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  pixel_addr_point_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  pixel_addr_point_reg[2]_rep/Q
                         net (fo=192, routed)         5.511    11.144    ram_point/RAM_reg_1792_2047_3_3/A2
    SLICE_X2Y69          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    11.268 r  ram_point/RAM_reg_1792_2047_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.268    ram_point/RAM_reg_1792_2047_3_3/OD
    SLICE_X2Y69          MUXF7 (Prop_muxf7_I0_O)      0.241    11.509 r  ram_point/RAM_reg_1792_2047_3_3/F7.B/O
                         net (fo=1, routed)           0.000    11.509    ram_point/RAM_reg_1792_2047_3_3/O0
    SLICE_X2Y69          MUXF8 (Prop_muxf8_I0_O)      0.098    11.607 r  ram_point/RAM_reg_1792_2047_3_3/F8/O
                         net (fo=1, routed)           1.300    12.907    ram_point/RAM_reg_1792_2047_3_3_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I0_O)        0.319    13.226 r  ram_point/data_o[3]_i_3/O
                         net (fo=1, routed)           0.000    13.226    ram_point/data_o[3]_i_3_n_0
    SLICE_X7Y59          MUXF7 (Prop_muxf7_I1_O)      0.217    13.443 r  ram_point/data_o_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.443    ram_point/data_o0[3]
    SLICE_X7Y59          FDRE                                         r  ram_point/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.502    14.873    ram_point/clk
    SLICE_X7Y59          FDRE                                         r  ram_point/data_o_reg[3]/C
                         clock pessimism              0.180    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.064    15.082    ram_point/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 1.450ns (17.869%)  route 6.665ns (82.131%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  pixel_addr_point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.572 r  pixel_addr_point_reg[3]/Q
                         net (fo=192, routed)         5.330    10.902    ram_point/RAM_reg_768_1023_7_7/A3
    SLICE_X30Y53         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    11.026 r  ram_point/RAM_reg_768_1023_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.026    ram_point/RAM_reg_768_1023_7_7/OD
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I0_O)      0.241    11.267 r  ram_point/RAM_reg_768_1023_7_7/F7.B/O
                         net (fo=1, routed)           0.000    11.267    ram_point/RAM_reg_768_1023_7_7/O0
    SLICE_X30Y53         MUXF8 (Prop_muxf8_I0_O)      0.098    11.365 r  ram_point/RAM_reg_768_1023_7_7/F8/O
                         net (fo=1, routed)           1.335    12.699    ram_point/RAM_reg_768_1023_7_7_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I0_O)        0.319    13.018 r  ram_point/data_o[7]_i_2/O
                         net (fo=1, routed)           0.000    13.018    ram_point/data_o[7]_i_2_n_0
    SLICE_X15Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    13.230 r  ram_point/data_o_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.230    ram_point/data_o0[7]
    SLICE_X15Y57         FDRE                                         r  ram_point/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.436    14.807    ram_point/clk
    SLICE_X15Y57         FDRE                                         r  ram_point/data_o_reg[7]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.064    15.016    ram_point/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 1.455ns (17.986%)  route 6.635ns (82.014%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  pixel_addr_point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.572 r  pixel_addr_point_reg[3]/Q
                         net (fo=192, routed)         5.333    10.904    ram_point/RAM_reg_1024_1279_6_6/A3
    SLICE_X30Y68         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    11.028 r  ram_point/RAM_reg_1024_1279_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.028    ram_point/RAM_reg_1024_1279_6_6/OD
    SLICE_X30Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    11.269 r  ram_point/RAM_reg_1024_1279_6_6/F7.B/O
                         net (fo=1, routed)           0.000    11.269    ram_point/RAM_reg_1024_1279_6_6/O0
    SLICE_X30Y68         MUXF8 (Prop_muxf8_I0_O)      0.098    11.367 r  ram_point/RAM_reg_1024_1279_6_6/F8/O
                         net (fo=1, routed)           1.302    12.670    ram_point/RAM_reg_1024_1279_6_6_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.319    12.989 r  ram_point/data_o[6]_i_3/O
                         net (fo=1, routed)           0.000    12.989    ram_point/data_o[6]_i_3_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217    13.206 r  ram_point/data_o_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.206    ram_point/data_o0[6]
    SLICE_X13Y50         FDRE                                         r  ram_point/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.438    14.809    ram_point/clk
    SLICE_X13Y50         FDRE                                         r  ram_point/data_o_reg[6]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.064    15.018    ram_point/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 1.621ns (20.294%)  route 6.369ns (79.706%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  pixel_addr_point_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.645 r  pixel_addr_point_reg[3]_rep/Q
                         net (fo=192, routed)         5.227    10.872    ram_point/RAM_reg_1024_1279_4_4/A3
    SLICE_X6Y76          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    11.171 r  ram_point/RAM_reg_1024_1279_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.171    ram_point/RAM_reg_1024_1279_4_4/OA
    SLICE_X6Y76          MUXF7 (Prop_muxf7_I1_O)      0.214    11.385 r  ram_point/RAM_reg_1024_1279_4_4/F7.A/O
                         net (fo=1, routed)           0.000    11.385    ram_point/RAM_reg_1024_1279_4_4/O1
    SLICE_X6Y76          MUXF8 (Prop_muxf8_I1_O)      0.088    11.473 r  ram_point/RAM_reg_1024_1279_4_4/F8/O
                         net (fo=1, routed)           1.142    12.615    ram_point/RAM_reg_1024_1279_4_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.319    12.934 r  ram_point/data_o[4]_i_3/O
                         net (fo=1, routed)           0.000    12.934    ram_point/data_o[4]_i_3_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I1_O)      0.245    13.179 r  ram_point/data_o_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.179    ram_point/data_o0[4]
    SLICE_X7Y61          FDRE                                         r  ram_point/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.501    14.872    ram_point/clk
    SLICE_X7Y61          FDRE                                         r  ram_point/data_o_reg[4]/C
                         clock pessimism              0.180    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.064    15.081    ram_point/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 1.593ns (20.000%)  route 6.374ns (80.000%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  pixel_addr_point_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.645 r  pixel_addr_point_reg[3]_rep/Q
                         net (fo=192, routed)         5.206    10.851    ram_point/RAM_reg_1280_1535_0_0/A3
    SLICE_X6Y74          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.299    11.151 r  ram_point/RAM_reg_1280_1535_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.151    ram_point/RAM_reg_1280_1535_0_0/OA
    SLICE_X6Y74          MUXF7 (Prop_muxf7_I1_O)      0.214    11.365 r  ram_point/RAM_reg_1280_1535_0_0/F7.A/O
                         net (fo=1, routed)           0.000    11.365    ram_point/RAM_reg_1280_1535_0_0/O1
    SLICE_X6Y74          MUXF8 (Prop_muxf8_I1_O)      0.088    11.453 r  ram_point/RAM_reg_1280_1535_0_0/F8/O
                         net (fo=1, routed)           1.167    12.620    ram_point/RAM_reg_1280_1535_0_0_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.319    12.939 r  ram_point/data_o[0]_i_3/O
                         net (fo=1, routed)           0.000    12.939    ram_point/data_o[0]_i_3_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I1_O)      0.217    13.156 r  ram_point/data_o_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.156    ram_point/data_o0[0]
    SLICE_X7Y58          FDRE                                         r  ram_point/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.503    14.874    ram_point/clk
    SLICE_X7Y58          FDRE                                         r  ram_point/data_o_reg[0]/C
                         clock pessimism              0.180    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)        0.064    15.083    ram_point/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 1.455ns (18.287%)  route 6.501ns (81.713%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.637     5.189    clk_IBUF_BUFG
    SLICE_X4Y5           FDRE                                         r  pixel_addr_point_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.456     5.645 r  pixel_addr_point_reg[3]_rep/Q
                         net (fo=192, routed)         5.108    10.752    ram_point/RAM_reg_1536_1791_1_1/A3
    SLICE_X2Y75          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    10.876 r  ram_point/RAM_reg_1536_1791_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.876    ram_point/RAM_reg_1536_1791_1_1/OD
    SLICE_X2Y75          MUXF7 (Prop_muxf7_I0_O)      0.241    11.117 r  ram_point/RAM_reg_1536_1791_1_1/F7.B/O
                         net (fo=1, routed)           0.000    11.117    ram_point/RAM_reg_1536_1791_1_1/O0
    SLICE_X2Y75          MUXF8 (Prop_muxf8_I0_O)      0.098    11.215 r  ram_point/RAM_reg_1536_1791_1_1/F8/O
                         net (fo=1, routed)           1.394    12.609    ram_point/RAM_reg_1536_1791_1_1_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.319    12.928 r  ram_point/data_o[1]_i_3/O
                         net (fo=1, routed)           0.000    12.928    ram_point/data_o[1]_i_3_n_0
    SLICE_X7Y61          MUXF7 (Prop_muxf7_I1_O)      0.217    13.145 r  ram_point/data_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.145    ram_point/data_o0[1]
    SLICE_X7Y61          FDRE                                         r  ram_point/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.501    14.872    ram_point/clk
    SLICE_X7Y61          FDRE                                         r  ram_point/data_o_reg[1]/C
                         clock pessimism              0.180    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.064    15.081    ram_point/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.145    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 pixel_addr_point_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.450ns (18.309%)  route 6.470ns (81.691%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.564     5.116    clk_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  pixel_addr_point_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456     5.572 r  pixel_addr_point_reg[3]/Q
                         net (fo=192, routed)         4.995    10.566    ram_point/RAM_reg_768_1023_8_8/A3
    SLICE_X8Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    10.690 r  ram_point/RAM_reg_768_1023_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.690    ram_point/RAM_reg_768_1023_8_8/OD
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I0_O)      0.241    10.931 r  ram_point/RAM_reg_768_1023_8_8/F7.B/O
                         net (fo=1, routed)           0.000    10.931    ram_point/RAM_reg_768_1023_8_8/O0
    SLICE_X8Y69          MUXF8 (Prop_muxf8_I0_O)      0.098    11.029 r  ram_point/RAM_reg_768_1023_8_8/F8/O
                         net (fo=1, routed)           1.475    12.504    ram_point/RAM_reg_768_1023_8_8_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.319    12.823 r  ram_point/data_o[8]_i_2/O
                         net (fo=1, routed)           0.000    12.823    ram_point/data_o[8]_i_2_n_0
    SLICE_X9Y50          MUXF7 (Prop_muxf7_I0_O)      0.212    13.035 r  ram_point/data_o_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.035    ram_point/data_o0[8]
    SLICE_X9Y50          FDRE                                         r  ram_point/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.438    14.809    ram_point/clk
    SLICE_X9Y50          FDRE                                         r  ram_point/data_o_reg[8]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.064    15.018    ram_point/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 pixel_addr_num0_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_num04/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.989ns  (logic 2.072ns (25.937%)  route 5.917ns (74.063%))
  Logic Levels:           8  (LUT6=2 MUXF7=3 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.570     5.122    clk_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  pixel_addr_num0_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  pixel_addr_num0_reg[0]_rep__14/Q
                         net (fo=128, routed)         3.777     9.355    ram_num04/RAM_reg_2560_2815_5_5/A0
    SLICE_X52Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     9.479 r  ram_num04/RAM_reg_2560_2815_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.479    ram_num04/RAM_reg_2560_2815_5_5/OD
    SLICE_X52Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     9.720 r  ram_num04/RAM_reg_2560_2815_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.720    ram_num04/RAM_reg_2560_2815_5_5/O0
    SLICE_X52Y70         MUXF8 (Prop_muxf8_I0_O)      0.098     9.818 r  ram_num04/RAM_reg_2560_2815_5_5/F8/O
                         net (fo=1, routed)           1.519    11.337    ram_num04/RAM_reg_2560_2815_5_5_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.319    11.656 r  ram_num04/data_o[5]_i_36/O
                         net (fo=1, routed)           0.000    11.656    ram_num04/data_o[5]_i_36_n_0
    SLICE_X53Y50         MUXF7 (Prop_muxf7_I0_O)      0.212    11.868 r  ram_num04/data_o_reg[5]_i_17/O
                         net (fo=1, routed)           0.000    11.868    ram_num04/data_o_reg[5]_i_17_n_0
    SLICE_X53Y50         MUXF8 (Prop_muxf8_I1_O)      0.094    11.962 r  ram_num04/data_o_reg[5]_i_7/O
                         net (fo=1, routed)           0.620    12.582    ram_num04/data_o_reg[5]_i_7_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.316    12.898 r  ram_num04/data_o[5]_i_2__0/O
                         net (fo=1, routed)           0.000    12.898    ram_num04/data_o[5]_i_2__0_n_0
    SLICE_X51Y47         MUXF7 (Prop_muxf7_I0_O)      0.212    13.110 r  ram_num04/data_o_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.110    ram_num04/data_o_reg[5]_i_1__0_n_0
    SLICE_X51Y47         FDRE                                         r  ram_num04/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        1.456    14.828    ram_num04/clk
    SLICE_X51Y47         FDRE                                         r  ram_num04/data_o_reg[5]/C
                         clock pessimism              0.259    15.087    
                         clock uncertainty           -0.035    15.051    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.064    15.115    ram_num04/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 db0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.523%)  route 0.178ns (43.477%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.563     1.476    db0/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  db0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  db0/counter_reg[13]/Q
                         net (fo=3, routed)           0.115     1.733    db0/counter_reg[13]
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.778 r  db0/P_next[0]_i_3/O
                         net (fo=2, routed)           0.063     1.840    db0/P_next[0]_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.885 r  db0/P_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    db0_n_3
    SLICE_X13Y49         FDRE                                         r  P_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.839     1.997    clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  P_next_reg[0]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.091     1.843    P_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_num0_reg[3]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  pixel_addr_num0_reg[3]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_num0_reg[3]_rep__22/Q
                         net (fo=128, routed)         0.158     1.773    ram_num04/RAM_reg_2560_2815_1_1/A3
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.831     1.989    ram_num04/RAM_reg_2560_2815_1_1/WCLK
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y59          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_num0_reg[3]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  pixel_addr_num0_reg[3]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_num0_reg[3]_rep__22/Q
                         net (fo=128, routed)         0.158     1.773    ram_num04/RAM_reg_2560_2815_1_1/A3
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.831     1.989    ram_num04/RAM_reg_2560_2815_1_1/WCLK
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y59          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_num0_reg[3]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  pixel_addr_num0_reg[3]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_num0_reg[3]_rep__22/Q
                         net (fo=128, routed)         0.158     1.773    ram_num04/RAM_reg_2560_2815_1_1/A3
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.831     1.989    ram_num04/RAM_reg_2560_2815_1_1/WCLK
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y59          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pixel_addr_num0_reg[3]_rep__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.220%)  route 0.158ns (52.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  pixel_addr_num0_reg[3]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pixel_addr_num0_reg[3]_rep__22/Q
                         net (fo=128, routed)         0.158     1.773    ram_num04/RAM_reg_2560_2815_1_1/A3
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.831     1.989    ram_num04/RAM_reg_2560_2815_1_1/WCLK
    SLICE_X8Y59          RAMS64E                                      r  ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X8Y59          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.727    ram_num04/RAM_reg_2560_2815_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_point_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/RAM_reg_1536_1791_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  pixel_addr_point_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_point_reg[0]_rep/Q
                         net (fo=192, routed)         0.242     1.889    ram_point/RAM_reg_1536_1791_4_4/A0
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.864     2.022    ram_point/RAM_reg_1536_1791_4_4/WCLK
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X6Y38          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram_point/RAM_reg_1536_1791_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_point_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/RAM_reg_1536_1791_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  pixel_addr_point_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_point_reg[0]_rep/Q
                         net (fo=192, routed)         0.242     1.889    ram_point/RAM_reg_1536_1791_4_4/A0
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.864     2.022    ram_point/RAM_reg_1536_1791_4_4/WCLK
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X6Y38          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram_point/RAM_reg_1536_1791_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_point_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/RAM_reg_1536_1791_4_4/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  pixel_addr_point_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_point_reg[0]_rep/Q
                         net (fo=192, routed)         0.242     1.889    ram_point/RAM_reg_1536_1791_4_4/A0
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.864     2.022    ram_point/RAM_reg_1536_1791_4_4/WCLK
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X6Y38          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram_point/RAM_reg_1536_1791_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pixel_addr_point_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_point/RAM_reg_1536_1791_4_4/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.593     1.506    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  pixel_addr_point_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  pixel_addr_point_reg[0]_rep/Q
                         net (fo=192, routed)         0.242     1.889    ram_point/RAM_reg_1536_1791_4_4/A0
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.864     2.022    ram_point/RAM_reg_1536_1791_4_4/WCLK
    SLICE_X6Y38          RAMS64E                                      r  ram_point/RAM_reg_1536_1791_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X6Y38          RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.829    ram_point/RAM_reg_1536_1791_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 db2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.356ns (81.877%)  route 0.079ns (18.123%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.598     1.511    db2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  db2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  db2/counter_reg[0]/Q
                         net (fo=3, routed)           0.078     1.730    db2/counter_reg[0]
    SLICE_X1Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.891 r  db2/counter_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     1.892    db2/counter_reg[0]_i_2__1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  db2/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.946    db2/counter_reg[4]_i_1__1_n_7
    SLICE_X1Y50          FDRE                                         r  db2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6015, routed)        0.863     2.021    db2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  db2/counter_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    db2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram_b/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram_b/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram_b/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram_b/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram_b/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram_b/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram_b/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram_b/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   ram_b/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram_b/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  ram_body/RAM_reg_0_1_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  ram_body/RAM_reg_0_1_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y26  ram_body/RAM_reg_0_1_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  ram_body/RAM_reg_0_1_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y24  ram_body/RAM_reg_0_1_2_2/SP/CLK



