encoding
rexR: reg "<0-15>" x: sibReg "<0-15>"  b: fieldReg "<0-15>"
	^self rexw: true r: reg x: sibReg b: fieldReg