// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Infeasi_Res_S2_ediv_7_Pipeline_ediv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        primalInfeasBound_edotfifo_lb_dout,
        primalInfeasBound_edotfifo_lb_num_data_valid,
        primalInfeasBound_edotfifo_lb_fifo_cap,
        primalInfeasBound_edotfifo_lb_empty_n,
        primalInfeasBound_edotfifo_lb_read,
        colScale_fifo_lb_dout,
        colScale_fifo_lb_num_data_valid,
        colScale_fifo_lb_fifo_cap,
        colScale_fifo_lb_empty_n,
        colScale_fifo_lb_read,
        temp_lb_din,
        temp_lb_num_data_valid,
        temp_lb_fifo_cap,
        temp_lb_full_n,
        temp_lb_write,
        n_6
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] primalInfeasBound_edotfifo_lb_dout;
input  [2:0] primalInfeasBound_edotfifo_lb_num_data_valid;
input  [2:0] primalInfeasBound_edotfifo_lb_fifo_cap;
input   primalInfeasBound_edotfifo_lb_empty_n;
output   primalInfeasBound_edotfifo_lb_read;
input  [511:0] colScale_fifo_lb_dout;
input  [2:0] colScale_fifo_lb_num_data_valid;
input  [2:0] colScale_fifo_lb_fifo_cap;
input   colScale_fifo_lb_empty_n;
output   colScale_fifo_lb_read;
output  [511:0] temp_lb_din;
input  [2:0] temp_lb_num_data_valid;
input  [2:0] temp_lb_fifo_cap;
input   temp_lb_full_n;
output   temp_lb_write;
input  [31:0] n_6;

reg ap_idle;
reg temp_lb_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_idle_pp0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state60_pp0_stage0_iter59;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln416_fu_159_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    primalInfeasBound_edotfifo_lb_blk_n;
wire    ap_block_pp0_stage0;
wire    colScale_fifo_lb_blk_n;
wire    temp_lb_blk_n;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] trunc_ln418_fu_179_p1;
reg   [63:0] trunc_ln418_reg_528;
reg   [63:0] trunc_ln418_1_reg_533;
reg   [63:0] trunc_ln418_2_reg_538;
reg   [63:0] trunc_ln418_3_reg_543;
reg   [63:0] trunc_ln418_4_reg_548;
reg   [63:0] trunc_ln418_5_reg_553;
reg   [63:0] trunc_ln418_6_reg_558;
reg   [63:0] trunc_ln418_7_reg_563;
wire   [63:0] trunc_ln419_fu_255_p1;
reg   [63:0] trunc_ln419_reg_568;
reg   [63:0] trunc_ln419_1_reg_573;
reg   [63:0] trunc_ln419_2_reg_578;
reg   [63:0] trunc_ln419_3_reg_583;
reg   [63:0] trunc_ln419_4_reg_588;
reg   [63:0] trunc_ln419_5_reg_593;
reg   [63:0] trunc_ln419_6_reg_598;
reg   [63:0] trunc_ln419_7_reg_603;
reg   [30:0] i_fu_68;
wire   [30:0] add_ln416_fu_149_p2;
wire    ap_loop_init;
reg   [30:0] ap_sig_allocacmp_i_load;
reg    primalInfeasBound_edotfifo_lb_read_local;
reg    colScale_fifo_lb_read_local;
wire   [511:0] or_ln426_s_fu_489_p9;
wire    ap_block_pp0_stage0_01001;
reg    temp_lb_write_local;
wire   [63:0] grp_fu_97_p0;
wire   [63:0] grp_fu_97_p1;
wire   [63:0] grp_fu_101_p0;
wire   [63:0] grp_fu_101_p1;
wire   [63:0] grp_fu_105_p0;
wire   [63:0] grp_fu_105_p1;
wire   [63:0] grp_fu_109_p0;
wire   [63:0] grp_fu_109_p1;
wire   [63:0] grp_fu_113_p0;
wire   [63:0] grp_fu_113_p1;
wire   [63:0] grp_fu_117_p0;
wire   [63:0] grp_fu_117_p1;
wire   [63:0] grp_fu_121_p0;
wire   [63:0] grp_fu_121_p1;
wire   [63:0] grp_fu_125_p0;
wire   [63:0] grp_fu_125_p1;
wire   [31:0] zext_ln413_fu_155_p1;
wire   [63:0] grp_fu_97_p2;
wire   [63:0] grp_fu_101_p2;
wire   [63:0] grp_fu_105_p2;
wire   [63:0] grp_fu_109_p2;
wire   [63:0] grp_fu_113_p2;
wire   [63:0] grp_fu_117_p2;
wire   [63:0] grp_fu_121_p2;
wire   [63:0] grp_fu_125_p2;
wire   [63:0] bitcast_ln426_7_fu_485_p1;
wire   [63:0] bitcast_ln426_6_fu_481_p1;
wire   [63:0] bitcast_ln426_5_fu_477_p1;
wire   [63:0] bitcast_ln426_4_fu_473_p1;
wire   [63:0] bitcast_ln426_3_fu_469_p1;
wire   [63:0] bitcast_ln426_2_fu_465_p1;
wire   [63:0] bitcast_ln426_1_fu_461_p1;
wire   [63:0] bitcast_ln426_fu_457_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [59:0] frp_pipeline_valid_U_valid_out;
wire   [6:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [511:0] pf_temp_lb_U_data_out;
wire    pf_temp_lb_U_data_out_vld;
wire    pf_temp_lb_U_pf_ready;
wire    pf_temp_lb_U_pf_done;
reg   [0:0] ap_frp_data_next_issued_primalInfeasBound_edotfifo_lb;
reg    ap_frp_data_issued_nxt_primalInfeasBound_edotfifo_lb_op83;
reg   [5:0] ap_frp_data_req_primalInfeasBound_edotfifo_lb;
reg   [0:0] ap_frp_data_req_primalInfeasBound_edotfifo_lb_op83;
reg   [0:0] ap_frp_data_next_issued_colScale_fifo_lb;
reg    ap_frp_data_issued_nxt_colScale_fifo_lb_op93;
reg   [5:0] ap_frp_data_req_colScale_fifo_lb;
reg   [0:0] ap_frp_data_req_colScale_fifo_lb_op93;
reg    ap_condition_frp_roi_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_all_done;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 i_fu_68 = 31'd0;
#0 ap_frp_data_req_primalInfeasBound_edotfifo_lb = 6'd0;
#0 ap_frp_data_req_colScale_fifo_lb = 6'd0;
#0 pf_all_done = 1'b0;
end

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U547(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_97_p0),
    .din1(grp_fu_97_p1),
    .ce(1'b1),
    .dout(grp_fu_97_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U548(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_101_p0),
    .din1(grp_fu_101_p1),
    .ce(1'b1),
    .dout(grp_fu_101_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U549(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(grp_fu_105_p1),
    .ce(1'b1),
    .dout(grp_fu_105_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U550(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_109_p0),
    .din1(grp_fu_109_p1),
    .ce(1'b1),
    .dout(grp_fu_109_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U551(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(grp_fu_113_p1),
    .ce(1'b1),
    .dout(grp_fu_113_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U552(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_117_p0),
    .din1(grp_fu_117_p1),
    .ce(1'b1),
    .dout(grp_fu_117_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U553(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_121_p0),
    .din1(grp_fu_121_p1),
    .ce(1'b1),
    .dout(grp_fu_121_p2)
);

Infeasi_Res_S2_ddiv_64ns_64ns_64_58_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 58 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_58_no_dsp_1_U554(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .din1(grp_fu_125_p1),
    .ce(1'b1),
    .dout(grp_fu_125_p2)
);

Infeasi_Res_S2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

Infeasi_Res_S2_frp_pipeline_valid #(
    .PipelineLatency( 60 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 6 ),
    .ExitLatency( 0 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

Infeasi_Res_S2_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 60 ),
    .PipelineII( 1 ),
    .DataWidth( 512 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 6 ),
    .CeilLog2FDepth( 6 ),
    .PfAllDoneEnable( 2 ))
pf_temp_lb_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(or_ln426_s_fu_489_p9),
    .data_out(pf_temp_lb_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(temp_lb_write_local),
    .data_out_vld(pf_temp_lb_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(1'b1),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_temp_lb_U_pf_ready),
    .pf_done(pf_temp_lb_U_pf_done),
    .data_out_read(temp_lb_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_colScale_fifo_lb <= 6'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[6'd0] == 1'b0)) begin
            ap_frp_data_req_colScale_fifo_lb <= (ap_frp_data_req_colScale_fifo_lb - ap_frp_data_next_issued_colScale_fifo_lb);
        end else begin
            ap_frp_data_req_colScale_fifo_lb <= ((ap_frp_data_req_colScale_fifo_lb + ap_frp_data_req_colScale_fifo_lb_op93) - ap_frp_data_next_issued_colScale_fifo_lb);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_frp_data_req_primalInfeasBound_edotfifo_lb <= 6'd0;
    end else begin
        if ((frp_pipeline_valid_U_valid_out[6'd0] == 1'b0)) begin
            ap_frp_data_req_primalInfeasBound_edotfifo_lb <= (ap_frp_data_req_primalInfeasBound_edotfifo_lb - ap_frp_data_next_issued_primalInfeasBound_edotfifo_lb);
        end else begin
            ap_frp_data_req_primalInfeasBound_edotfifo_lb <= ((ap_frp_data_req_primalInfeasBound_edotfifo_lb + ap_frp_data_req_primalInfeasBound_edotfifo_lb_op83) - ap_frp_data_next_issued_primalInfeasBound_edotfifo_lb);
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= pf_temp_lb_U_pf_done;
    end
end

always @ (posedge ap_clk) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln416_fu_159_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_fu_68 <= add_ln416_fu_149_p2;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_68 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln418_1_reg_533 <= {{primalInfeasBound_edotfifo_lb_dout[127:64]}};
        trunc_ln418_2_reg_538 <= {{primalInfeasBound_edotfifo_lb_dout[191:128]}};
        trunc_ln418_3_reg_543 <= {{primalInfeasBound_edotfifo_lb_dout[255:192]}};
        trunc_ln418_4_reg_548 <= {{primalInfeasBound_edotfifo_lb_dout[319:256]}};
        trunc_ln418_5_reg_553 <= {{primalInfeasBound_edotfifo_lb_dout[383:320]}};
        trunc_ln418_6_reg_558 <= {{primalInfeasBound_edotfifo_lb_dout[447:384]}};
        trunc_ln418_7_reg_563 <= {{primalInfeasBound_edotfifo_lb_dout[511:448]}};
        trunc_ln418_reg_528 <= trunc_ln418_fu_179_p1;
        trunc_ln419_1_reg_573 <= {{colScale_fifo_lb_dout[127:64]}};
        trunc_ln419_2_reg_578 <= {{colScale_fifo_lb_dout[191:128]}};
        trunc_ln419_3_reg_583 <= {{colScale_fifo_lb_dout[255:192]}};
        trunc_ln419_4_reg_588 <= {{colScale_fifo_lb_dout[319:256]}};
        trunc_ln419_5_reg_593 <= {{colScale_fifo_lb_dout[383:320]}};
        trunc_ln419_6_reg_598 <= {{colScale_fifo_lb_dout[447:384]}};
        trunc_ln419_7_reg_603 <= {{colScale_fifo_lb_dout[511:448]}};
        trunc_ln419_reg_568 <= trunc_ln419_fu_255_p1;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[6'd0] == 1'b1) & ((icmp_ln416_fu_159_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter58_reg == 1'b1))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd23] == 1'b1)) begin
        ap_enable_reg_pp0_iter23 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter23 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd24] == 1'b1)) begin
        ap_enable_reg_pp0_iter24 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter24 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd25] == 1'b1)) begin
        ap_enable_reg_pp0_iter25 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter25 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd26] == 1'b1)) begin
        ap_enable_reg_pp0_iter26 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter26 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd27] == 1'b1)) begin
        ap_enable_reg_pp0_iter27 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter27 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd28] == 1'b1)) begin
        ap_enable_reg_pp0_iter28 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter28 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd29] == 1'b1)) begin
        ap_enable_reg_pp0_iter29 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter29 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd30] == 1'b1)) begin
        ap_enable_reg_pp0_iter30 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter30 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd31] == 1'b1)) begin
        ap_enable_reg_pp0_iter31 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter31 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd32] == 1'b1)) begin
        ap_enable_reg_pp0_iter32 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter32 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd33] == 1'b1)) begin
        ap_enable_reg_pp0_iter33 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter33 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd34] == 1'b1)) begin
        ap_enable_reg_pp0_iter34 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter34 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd35] == 1'b1)) begin
        ap_enable_reg_pp0_iter35 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter35 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd36] == 1'b1)) begin
        ap_enable_reg_pp0_iter36 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter36 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd37] == 1'b1)) begin
        ap_enable_reg_pp0_iter37 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter37 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd38] == 1'b1)) begin
        ap_enable_reg_pp0_iter38 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter38 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd39] == 1'b1)) begin
        ap_enable_reg_pp0_iter39 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter39 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd40] == 1'b1)) begin
        ap_enable_reg_pp0_iter40 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter40 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd41] == 1'b1)) begin
        ap_enable_reg_pp0_iter41 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter41 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd42] == 1'b1)) begin
        ap_enable_reg_pp0_iter42 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter42 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd43] == 1'b1)) begin
        ap_enable_reg_pp0_iter43 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter43 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd44] == 1'b1)) begin
        ap_enable_reg_pp0_iter44 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter44 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd45] == 1'b1)) begin
        ap_enable_reg_pp0_iter45 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter45 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd46] == 1'b1)) begin
        ap_enable_reg_pp0_iter46 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter46 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd47] == 1'b1)) begin
        ap_enable_reg_pp0_iter47 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter47 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd48] == 1'b1)) begin
        ap_enable_reg_pp0_iter48 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter48 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd49] == 1'b1)) begin
        ap_enable_reg_pp0_iter49 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter49 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd50] == 1'b1)) begin
        ap_enable_reg_pp0_iter50 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter50 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd51] == 1'b1)) begin
        ap_enable_reg_pp0_iter51 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter51 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd52] == 1'b1)) begin
        ap_enable_reg_pp0_iter52 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter52 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd53] == 1'b1)) begin
        ap_enable_reg_pp0_iter53 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter53 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd54] == 1'b1)) begin
        ap_enable_reg_pp0_iter54 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter54 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd55] == 1'b1)) begin
        ap_enable_reg_pp0_iter55 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter55 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd56] == 1'b1)) begin
        ap_enable_reg_pp0_iter56 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter56 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd57] == 1'b1)) begin
        ap_enable_reg_pp0_iter57 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter57 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd58] == 1'b1)) begin
        ap_enable_reg_pp0_iter58 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter58 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd59] == 1'b1)) begin
        ap_enable_reg_pp0_iter59 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter59 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_colScale_fifo_lb_op93 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_colScale_fifo_lb_op93 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[6'd1] == 1'b1)) begin
        ap_frp_data_issued_nxt_primalInfeasBound_edotfifo_lb_op83 = 1'b1;
    end else begin
        ap_frp_data_issued_nxt_primalInfeasBound_edotfifo_lb_op83 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_colScale_fifo_lb_op93 == 1'b1)) begin
        ap_frp_data_next_issued_colScale_fifo_lb = 1'd1;
    end else begin
        ap_frp_data_next_issued_colScale_fifo_lb = 1'd0;
    end
end

always @ (*) begin
    if ((ap_frp_data_issued_nxt_primalInfeasBound_edotfifo_lb_op83 == 1'b1)) begin
        ap_frp_data_next_issued_primalInfeasBound_edotfifo_lb = 1'd1;
    end else begin
        ap_frp_data_next_issued_primalInfeasBound_edotfifo_lb = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln416_fu_159_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_colScale_fifo_lb_op93 = 1'd1;
    end else begin
        ap_frp_data_req_colScale_fifo_lb_op93 = 1'd0;
    end
end

always @ (*) begin
    if ((~(icmp_ln416_fu_159_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_frp_data_req_primalInfeasBound_edotfifo_lb_op83 = 1'd1;
    end else begin
        ap_frp_data_req_primalInfeasBound_edotfifo_lb_op83 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_roi_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) 
    & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 
    == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (frp_pipeline_valid_U_valid_out[6'd0] == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 31'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_68;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[6'd1] == 1'b1))) begin
        colScale_fifo_lb_read_local = 1'b1;
    end else begin
        colScale_fifo_lb_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln416_fu_159_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (frp_pipeline_valid_U_valid_out[6'd1] == 1'b1))) begin
        primalInfeasBound_edotfifo_lb_read_local = 1'b1;
    end else begin
        primalInfeasBound_edotfifo_lb_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((pf_temp_lb_U_data_out_vld == 1'b1)) begin
        temp_lb_write = 1'b1;
    end else begin
        temp_lb_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter59 == 1'b1))) begin
        temp_lb_write_local = 1'b1;
    end else begin
        temp_lb_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln416_fu_149_p2 = (ap_sig_allocacmp_i_load + 31'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state2_pp0_stage0_iter1 = (1'b1 == 1'b0);

assign ap_block_state60_pp0_stage0_iter59 = (1'b1 == 1'b0);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = (pf_temp_lb_U_pf_ready == 1'b1);
end

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

always @ (*) begin
    ap_condition_frp_roi_pvb_no_fwd_prs = ~((colScale_fifo_lb_num_data_valid < (ap_frp_data_req_colScale_fifo_lb + ap_frp_data_req_colScale_fifo_lb_op93)) | (primalInfeasBound_edotfifo_lb_num_data_valid < (ap_frp_data_req_primalInfeasBound_edotfifo_lb + ap_frp_data_req_primalInfeasBound_edotfifo_lb_op83)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln426_1_fu_461_p1 = grp_fu_101_p2;

assign bitcast_ln426_2_fu_465_p1 = grp_fu_105_p2;

assign bitcast_ln426_3_fu_469_p1 = grp_fu_109_p2;

assign bitcast_ln426_4_fu_473_p1 = grp_fu_113_p2;

assign bitcast_ln426_5_fu_477_p1 = grp_fu_117_p2;

assign bitcast_ln426_6_fu_481_p1 = grp_fu_121_p2;

assign bitcast_ln426_7_fu_485_p1 = grp_fu_125_p2;

assign bitcast_ln426_fu_457_p1 = grp_fu_97_p2;

assign colScale_fifo_lb_blk_n = 1'b1;

assign colScale_fifo_lb_read = colScale_fifo_lb_read_local;

assign grp_fu_101_p0 = trunc_ln418_1_reg_533;

assign grp_fu_101_p1 = trunc_ln419_1_reg_573;

assign grp_fu_105_p0 = trunc_ln418_2_reg_538;

assign grp_fu_105_p1 = trunc_ln419_2_reg_578;

assign grp_fu_109_p0 = trunc_ln418_3_reg_543;

assign grp_fu_109_p1 = trunc_ln419_3_reg_583;

assign grp_fu_113_p0 = trunc_ln418_4_reg_548;

assign grp_fu_113_p1 = trunc_ln419_4_reg_588;

assign grp_fu_117_p0 = trunc_ln418_5_reg_553;

assign grp_fu_117_p1 = trunc_ln419_5_reg_593;

assign grp_fu_121_p0 = trunc_ln418_6_reg_558;

assign grp_fu_121_p1 = trunc_ln419_6_reg_598;

assign grp_fu_125_p0 = trunc_ln418_7_reg_563;

assign grp_fu_125_p1 = trunc_ln419_7_reg_603;

assign grp_fu_97_p0 = trunc_ln418_reg_528;

assign grp_fu_97_p1 = trunc_ln419_reg_568;

assign icmp_ln416_fu_159_p2 = (($signed(zext_ln413_fu_155_p1) < $signed(n_6)) ? 1'b1 : 1'b0);

assign or_ln426_s_fu_489_p9 = {{{{{{{{bitcast_ln426_7_fu_485_p1}, {bitcast_ln426_6_fu_481_p1}}, {bitcast_ln426_5_fu_477_p1}}, {bitcast_ln426_4_fu_473_p1}}, {bitcast_ln426_3_fu_469_p1}}, {bitcast_ln426_2_fu_465_p1}}, {bitcast_ln426_1_fu_461_p1}}, {bitcast_ln426_fu_457_p1}};

assign primalInfeasBound_edotfifo_lb_blk_n = 1'b1;

assign primalInfeasBound_edotfifo_lb_read = primalInfeasBound_edotfifo_lb_read_local;

assign temp_lb_blk_n = 1'b1;

assign temp_lb_din = pf_temp_lb_U_data_out;

assign trunc_ln418_fu_179_p1 = primalInfeasBound_edotfifo_lb_dout[63:0];

assign trunc_ln419_fu_255_p1 = colScale_fifo_lb_dout[63:0];

assign zext_ln413_fu_155_p1 = ap_sig_allocacmp_i_load;

endmodule //Infeasi_Res_S2_ediv_7_Pipeline_ediv
