Classic Timing Analyzer report for composants
Fri Jun 24 11:58:01 2022
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.583 ns                                       ; ECHGT[5] ; reg[5] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.960 ns                                       ; reg[2]   ; S[2]   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.164 ns                                      ; SHIFT    ; reg[5] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg[5]   ; reg[5] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5AT144A7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg[5] ; reg[5] ; clk        ; clk      ; None                        ; None                      ; 1.137 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+----------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To     ; To Clock ;
+-------+--------------+------------+----------+--------+----------+
; N/A   ; None         ; 4.583 ns   ; ECHGT[5] ; reg[5] ; clk      ;
; N/A   ; None         ; 4.396 ns   ; ECHGT[0] ; reg[0] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; SLOAD    ; reg[0] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; SLOAD    ; reg[1] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; SLOAD    ; reg[2] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; SLOAD    ; reg[3] ; clk      ;
; N/A   ; None         ; 4.311 ns   ; SLOAD    ; reg[4] ; clk      ;
; N/A   ; None         ; 4.233 ns   ; ECHGT[3] ; reg[3] ; clk      ;
; N/A   ; None         ; 4.184 ns   ; ECHGT[2] ; reg[2] ; clk      ;
; N/A   ; None         ; 3.995 ns   ; SLOAD    ; reg[5] ; clk      ;
; N/A   ; None         ; 3.982 ns   ; ECHGT[4] ; reg[4] ; clk      ;
; N/A   ; None         ; 3.975 ns   ; ECHGT[1] ; reg[1] ; clk      ;
; N/A   ; None         ; 0.685 ns   ; ESERIE   ; reg[5] ; clk      ;
; N/A   ; None         ; 0.421 ns   ; SHIFT    ; reg[5] ; clk      ;
+-------+--------------+------------+----------+--------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To   ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A   ; None         ; 8.960 ns   ; reg[2] ; S[2] ; clk        ;
; N/A   ; None         ; 8.878 ns   ; reg[5] ; S[5] ; clk        ;
; N/A   ; None         ; 8.750 ns   ; reg[3] ; S[3] ; clk        ;
; N/A   ; None         ; 8.305 ns   ; reg[0] ; S[0] ; clk        ;
; N/A   ; None         ; 8.207 ns   ; reg[4] ; S[4] ; clk        ;
; N/A   ; None         ; 7.184 ns   ; reg[1] ; S[1] ; clk        ;
+-------+--------------+------------+--------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+----------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To     ; To Clock ;
+---------------+-------------+-----------+----------+--------+----------+
; N/A           ; None        ; -0.164 ns ; SHIFT    ; reg[5] ; clk      ;
; N/A           ; None        ; -0.428 ns ; ESERIE   ; reg[5] ; clk      ;
; N/A           ; None        ; -3.718 ns ; ECHGT[1] ; reg[1] ; clk      ;
; N/A           ; None        ; -3.725 ns ; ECHGT[4] ; reg[4] ; clk      ;
; N/A           ; None        ; -3.738 ns ; SLOAD    ; reg[5] ; clk      ;
; N/A           ; None        ; -3.927 ns ; ECHGT[2] ; reg[2] ; clk      ;
; N/A           ; None        ; -3.976 ns ; ECHGT[3] ; reg[3] ; clk      ;
; N/A           ; None        ; -4.054 ns ; SLOAD    ; reg[0] ; clk      ;
; N/A           ; None        ; -4.054 ns ; SLOAD    ; reg[1] ; clk      ;
; N/A           ; None        ; -4.054 ns ; SLOAD    ; reg[2] ; clk      ;
; N/A           ; None        ; -4.054 ns ; SLOAD    ; reg[3] ; clk      ;
; N/A           ; None        ; -4.054 ns ; SLOAD    ; reg[4] ; clk      ;
; N/A           ; None        ; -4.139 ns ; ECHGT[0] ; reg[0] ; clk      ;
; N/A           ; None        ; -4.326 ns ; ECHGT[5] ; reg[5] ; clk      ;
+---------------+-------------+-----------+----------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jun 24 11:58:00 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off composants -c composants --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "reg[5]" and destination register "reg[5]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.137 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
            Info: 2: + IC(0.372 ns) + CELL(0.184 ns) = 0.556 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'reg~2'
            Info: 3: + IC(0.297 ns) + CELL(0.184 ns) = 1.037 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'
            Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 1.137 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
            Info: Total cell delay = 0.468 ns ( 41.16 % )
            Info: Total interconnect delay = 0.669 ns ( 58.84 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
                Info: Total cell delay = 1.682 ns ( 64.59 % )
                Info: Total interconnect delay = 0.922 ns ( 35.41 % )
            Info: - Longest clock path from clock "clk" to source register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
                Info: Total cell delay = 1.682 ns ( 64.59 % )
                Info: Total interconnect delay = 0.922 ns ( 35.41 % )
        Info: + Micro clock to output delay of source is 0.286 ns
        Info: + Micro setup delay of destination is -0.039 ns
Info: tsu for register "reg[5]" (data pin = "ECHGT[5]", clock pin = "clk") is 4.583 ns
    Info: + Longest pin to register delay is 7.226 ns
        Info: 1: + IC(0.000 ns) + CELL(0.901 ns) = 0.901 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'ECHGT[5]'
        Info: 2: + IC(5.660 ns) + CELL(0.565 ns) = 7.126 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 7.226 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
        Info: Total cell delay = 1.566 ns ( 21.67 % )
        Info: Total interconnect delay = 5.660 ns ( 78.33 % )
    Info: + Micro setup delay of destination is -0.039 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
        Info: Total cell delay = 1.682 ns ( 64.59 % )
        Info: Total interconnect delay = 0.922 ns ( 35.41 % )
Info: tco from clock "clk" to destination pin "S[2]" through register "reg[2]" is 8.960 ns
    Info: + Longest clock path from clock "clk" to source register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 1; REG Node = 'reg[2]'
        Info: Total cell delay = 1.682 ns ( 64.59 % )
        Info: Total interconnect delay = 0.922 ns ( 35.41 % )
    Info: + Micro clock to output delay of source is 0.286 ns
    Info: + Longest register to pin delay is 6.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N5; Fanout = 1; REG Node = 'reg[2]'
        Info: 2: + IC(3.125 ns) + CELL(2.945 ns) = 6.070 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'S[2]'
        Info: Total cell delay = 2.945 ns ( 48.52 % )
        Info: Total interconnect delay = 3.125 ns ( 51.48 % )
Info: th for register "reg[5]" (data pin = "SHIFT", clock pin = "clk") is -0.164 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.604 ns
        Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.195 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.786 ns) + CELL(0.623 ns) = 2.604 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
        Info: Total cell delay = 1.682 ns ( 64.59 % )
        Info: Total interconnect delay = 0.922 ns ( 35.41 % )
    Info: + Micro hold delay of destination is 0.296 ns
    Info: - Shortest pin to register delay is 3.064 ns
        Info: 1: + IC(0.000 ns) + CELL(1.069 ns) = 1.069 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'SHIFT'
        Info: 2: + IC(1.081 ns) + CELL(0.333 ns) = 2.483 ns; Loc. = LCCOMB_X26_Y6_N28; Fanout = 1; COMB Node = 'reg~2'
        Info: 3: + IC(0.297 ns) + CELL(0.184 ns) = 2.964 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'reg~3'
        Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 3.064 ns; Loc. = LCFF_X26_Y6_N3; Fanout = 2; REG Node = 'reg[5]'
        Info: Total cell delay = 1.686 ns ( 55.03 % )
        Info: Total interconnect delay = 1.378 ns ( 44.97 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4359 megabytes
    Info: Processing ended: Fri Jun 24 11:58:01 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


