<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: D:/Root_DualSystem/Hal/HwDef/UART.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8d97af1d9fc459606e14b1b1a566c5e0.html">Hal</a></li><li class="navelem"><a class="el" href="dir_12b8d0e66ac46203f1a5a571448a8e74.html">HwDef</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">UART.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_u_a_r_t_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#ifndef _UART_H_</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#define _UART_H_</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a3f4803a40e343548aa008ac082923900">    9</a></span>&#160;<span class="preprocessor">#define     UART_FIFO_SIZE 16       </span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a63a4f69d5ec2e173a7b1eaacadebd571">   11</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_BASE         0x94000000</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#acc9480680c1343e532bae239f02ded8b">   17</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_RBR                          ((volatile unsigned int *)(HWREG_UART_BASE+0))      </span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ae7e3ebe3e9de7209e7fd2621d2a01b88">   18</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_THR                          ((volatile unsigned int *)(HWREG_UART_BASE+0))      </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a4d70868056241171024b84dfb9b526d5">   24</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_DLL                          ((volatile unsigned int *)(HWREG_UART_BASE+0))      </span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a7928f5a4d103c116eb589d93ad715316">   25</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_DLL_115200                   0x36                                                </span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a957c6942b6ca4cefcf49d3ea0d3935e4">   26</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_DLM                          ((volatile unsigned int *)(HWREG_UART_BASE+1))      </span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6e04838e26752d06286946f0045ea0c8">   27</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_DLM_0                        0x0</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#aa3ab2d2bb330e59a7487a2619aff55e1">   33</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER                          ((volatile unsigned int *)(HWREG_UART_BASE+1))      </span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#aa8eeede0b5d06929ca742c611a625762">   34</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_LPM_MASK                 0x20</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ae6bbb454355984ec06d3af102fe9a643">   35</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_SLEEPMODE_MASK           0x10</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a1b52f18f198bb7b29b8aab61d9961b38">   36</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_MODEMSTS_MASK            0x08</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ab0c07932a75d0edc0c50b7fd2db021c8">   37</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_RCVLINESTS_MASK          0x04</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a742f86d39f259e8b9fa192aaafa5f252">   38</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_TXEMPTY_MASK             0x02</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a7c474963764924c39357dc3937543f7b">   39</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_RCVAVAIL_MASK            0x01</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a8fd28350251a9e3d6d4659214d0d32ad">   40</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IER_INT_DISABLE              0x00</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ad0507961951899b0307ba02e2f8633c0">   45</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR                          ((volatile unsigned int *)(HWREG_UART_BASE+2))      </span><span class="comment">/* Interrupt Ident. Register(Read Only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ae9c10dd576f6d07f11c46f211c9b131e">   46</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_FIFOSTS_MASK             0xC0</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#acb9d1230582c87419e55c63efc519464">   47</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_FIFOSTS_EN               0xC0</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a985acd2b8ad79fb6805551b9ffb24098">   48</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_FIFOSTS_DIS              0x00</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6fabbb6f2e5b6c80697857fe9d91d806">   50</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_TOUTPEND_MASK            0x80</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ac61d2354863f8bb1850ee0b669f9b145">   51</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_TOUTEND_YES              0x80</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a0a025a871ae427c108f6012b0a3dfeb8">   52</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_TOUTEND_NO               0x00</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a7f23c27e1f7a45c677b3c8576b42427d">   54</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTTYPE_MASK             0x60</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ae46c838b3572eacce4576110642c83d5">   55</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTTYPE_RCVLINE          0x60</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a689f6e49881d62b3602ae4751fcd5bfd">   56</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTTYPE_RCVDATA          0x40</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6b07de7bb92205922fc26bf0f6613c26">   57</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTTYPE_TXEMPTY          0x20</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ac8c44d45644dac3e4d1818300cc9983a">   58</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTTYPE_MODEMSTS         0x00</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#abb0e1c913a5bc7dfd47d83136b236eed">   60</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTPEND_MASK             0x01</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a3d773b6314fd5417faeec626c67c88f2">   61</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTPEND_YES              0x00</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a747613a5a1405c0db1b024d306779828">   62</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_IIR_INTPEND_NO               0x01</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ad04ac14725eb3e35e95b67f8b22d7177">   67</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR                          ((volatile unsigned int *)(HWREG_UART_BASE+2))      </span><span class="comment">/* FIFO Control Register(Write Only) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#aad1fe3b187fb067d50eb38b3a6cbdadb">   68</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_RCVFIFO_TRIG_MASK        0xC0                                                </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a3e368a7482d007206ea136d6adcd0904">   69</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_RCVFIFO_TRIG_14          0xC0                                                </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a550eb6091199c5a7ec2f4cba8c3ac716">   70</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_RCVFIFO_TRIG_8           0x80                                                </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a093132587e6519a2f9ef23eab01d7f3d">   71</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_RCVFIFO_TRIG_4           0x40                                                </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a18149a73cf2830a22a1717130f038e03">   72</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_RCVFIFO_TRIG_1           0x00                                                </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ac26cab35fe7bfd50b1a9140e674728e1">   74</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_CLR_TXFIFO_MASK          0x04</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ac8a3331a2bceb9bf25125762dfb43ec5">   75</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_CLR_TXFIFO_CLR           0x04</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#adefac1e01e2e84054c66faed449a0bbe">   77</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_CLR_RXFIFO_MASK          0x02</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a330a9e0e242fd73a2580505d5f47ea22">   78</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_CLR_RXFIFO_CLR           0x02</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a23d51c4b55a52c69fbb960b6993ce1c6">   80</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_ENFIFO_MASK              0x01</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a0c5407e9e7d01954f441d6664a3da844">   81</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_FCR_ENFIFO_EN                0x01</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a03eb17e761db0076d4030b081e70dba3">   86</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR                          ((volatile unsigned int *)(HWREG_UART_BASE+3))      </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a48e365207431bc2e6afc376bf7c9f957">   87</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DLAB_MASK                0x80</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a52ab60ba9fe2aad070fe5a1f18986587">   88</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DLAB_1                   0x80</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a76b4244e3de915e0bd568c91c73e37c3">   89</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DLAB_0                   0x00</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a43f440923b16af974bb4ab36ab4fa02b">   91</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_MASK              0x38</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a5704955f11ce4dab1831202c84ce52bf">   92</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_LOW               0x38</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a19b3637b10042d07377504a9be82d3ab">   93</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_HIGH              0x28</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a619939176743c04907a8007aedafe63f">   94</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_EVEN              0x18</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ada673bd4af1ee4cec300092fc500dba6">   95</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_ODD               0x08</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a3e231eed360c1f515ac6f6acac254232">   96</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_PARITY_NONE              0x00</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a576dc4dd41d4dbe23a69c3652a49e2cd">   98</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_STOPBIT_MASK             0x04</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a78e3b137b8c57c39a41571ea26367228">   99</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_STOPBIT_2                0x04</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a5ff3f7e1e1b68789a2d992ea7c67aa7a">  100</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_STOPBIT_1                0x00</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a3753ff72799cb4f87dbbe27229551cae">  102</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DATALEN_MASK             0x03</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a9ade752bee7fd3d4bff9399104872f1a">  103</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DATALEN_8                0x03</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a8048e7f79ffc6534e621bc2ce5ed37ad">  104</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DATALEN_7                0x02</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#af82966a2c1a0d505c90ffebc619b4d9c">  105</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DATALEN_6                0x01</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6a2a8e1754c025af5d36e2c01ae45db2">  106</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LCR_DATALEN_5                0x00</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6e2f7562b0f7ca0facd20dd6bdf92a6f">  113</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_MCR                          ((volatile unsigned int *)(HWREG_UART_BASE+4))      </span><span class="comment">/* Modem Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ab691fd0d923fcc0c25c7a4a3f517ddb9">  118</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR                          ((volatile unsigned int *)(HWREG_UART_BASE+5))      </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a4cb44c0619d5bcd3ab1d0c0337a9133b">  119</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXFIFO_ERR_MASK          0x80</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a623a4c9dc5ef6763152a5f5c08aeea36">  120</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXFIFO_ERR_ERR           0x80</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a42ef47eb1d673331208d57afb2164a30">  121</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXFIFO_ERR_NOERR         0x00</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a715f9c3c71436a3f31addc75246347bd">  122</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXBUFF_EMPTY_MASK        0x40</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a91957770c4d814ed0fec3445a1926b1c">  123</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXBUFF_EMPTY_YES         0x40</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#aac8004193c83995cb9137e3a28bf4537">  124</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RXBUFF_EMPTY_NO          0x00</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a8046dd4824b8a116a0833708a3678bfa">  125</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_TXBUFF_EMPTY_MASK        0x20</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a7b66d4f0f6d709bc883500e5800d3389">  126</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_TXBUFF_EMPTY_YES         0x20</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a7d9688ee6a4bae4981cead53b0e3dc91">  127</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_TXBUFF_EMPTY_NO          0x00</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a86139e4bf5cff9597ea37123b4ab9b7f">  128</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RX_BREAK_MASK            0x10</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a835f2f70e197d604b7374f32cfefcd48">  129</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RX_BREAK_YES             0x10</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a00effaff5376fc3da895ece1cf79b457">  130</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_RX_BREAK_NO              0x00</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ad2723b8acd29c177fbc11ac10e89c9d4">  131</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_FRAME_ERR_MASK           0x08</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a2010549cd096572f15f4fd3aedfc0e45">  132</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_FRAME_ERR_ERR            0x08</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#aac629322e860b49a0d73143ae17f9b6e">  133</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_FRAME_ERR_NOERR          0x00</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a5798bed71045421f81e268cd976ddb24">  134</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_PARITY_ERR_MASK          0x04</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#ac76ba975f3a13b407c799062b3cf7204">  135</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_PARITY_ERR_ERR           0x04</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a6fefa82fd661199025775b2908a4712f">  136</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_PARITY_ERR_NOERR         0x00</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a33cd95e48928926fbc0e5744b0a3cc71">  137</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_OVRRUN_ERR_MASK          0x02</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a85690dc8dccd6678dc6477d3caea34a4">  138</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_OVRRUN_ERR_ERR           0x02</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a1ce7384653ecaeb48f316bb4cd5f50e2">  139</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_OVRRUN_ERR_NOERR         0x00</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a08d9c27be33b7df3e001eea91773232b">  140</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_DATA_RDY_MASK            0x01</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a040cb65678902e9f9e5f175b2085c0f9">  141</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_DATA_RDY_YES             0x01</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a8d09911d58f4af964ca18a81e15d95d1">  142</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_LSR_DATA_RDY_NO              0x00</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a817af2b7bebc0bc9056cfd9f59395b2b">  150</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_MSR                  ((volatile unsigned int *)(HWREG_UART_BASE+6))      </span><span class="comment">/* MODEM Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_u_a_r_t_8h.html#a4a0625106c2a9c5e9618819b10dca23c">  157</a></span>&#160;<span class="preprocessor">#define     HWREG_UART_SCR                  ((volatile unsigned int *)(HWREG_UART_BASE+7))      </span><span class="comment">/* Scratch Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                                                                        <span class="comment">// TERM_DIR: 0, TERM_EN: 1 required</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
