 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Oct 10 10:10:10 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: RegFile/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  RegFile/mem_reg[1][7]/Q (DFFRHQX4M)                     0.30       0.30 r
  RegFile/REG1[7] (RegisterFile)                          0.00       0.30 r
  alu/B[7] (ALU)                                          0.00       0.30 r
  alu/U10/Y (CLKINVX8M)                                   0.08       0.38 f
  alu/U3/Y (CLKINVX16M)                                   0.06       0.43 r
  alu/div_36/b[7] (ALU_DW_div_uns_1)                      0.00       0.43 r
  alu/div_36/U19/Y (CLKINVX16M)                           0.05       0.49 f
  alu/div_36/U52/Y (NAND2BX8M)                            0.07       0.56 r
  alu/div_36/U30/Y (CLKINVX8M)                            0.06       0.62 f
  alu/div_36/U28/Y (NAND2X6M)                             0.07       0.69 r
  alu/div_36/U16/Y (INVX6M)                               0.05       0.74 f
  alu/div_36/U15/Y (NAND2X8M)                             0.06       0.80 r
  alu/div_36/U31/Y (INVX8M)                               0.04       0.84 f
  alu/div_36/U56/Y (NAND2X6M)                             0.07       0.91 r
  alu/div_36/U55/Y (MXI2X6M)                              0.13       1.04 r
  alu/div_36/U10/Y (NAND2X5M)                             0.08       1.12 f
  alu/div_36/U12/Y (NAND3X4M)                             0.09       1.21 r
  alu/div_36/U86/Y (NAND2X4M)                             0.06       1.28 f
  alu/div_36/U20/Y (CLKINVX3M)                            0.07       1.35 r
  alu/div_36/U53/Y (MXI2X4M)                              0.12       1.47 r
  alu/div_36/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)       0.40       1.86 r
  alu/div_36/U6/Y (INVX2M)                                0.05       1.91 f
  alu/div_36/U48/Y (NOR2X1M)                              0.15       2.06 r
  alu/div_36/U47/Y (MXI2X2M)                              0.21       2.28 r
  alu/div_36/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.42       2.70 r
  alu/div_36/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)       0.16       2.86 r
  alu/div_36/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.16       3.02 r
  alu/div_36/U26/Y (INVX3M)                               0.03       3.05 f
  alu/div_36/U92/Y (NAND2BX2M)                            0.16       3.21 f
  alu/div_36/U33/Y (INVX3M)                               0.08       3.29 r
  alu/div_36/U46/Y (MX2XLM)                               0.34       3.63 f
  alu/div_36/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.43       4.06 f
  alu/div_36/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)       0.23       4.28 f
  alu/div_36/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)       0.22       4.50 f
  alu/div_36/U45/Y (CLKINVX6M)                            0.06       4.57 r
  alu/div_36/U5/Y (NOR2X4M)                               0.04       4.61 f
  alu/div_36/U4/Y (CLKINVX2M)                             0.06       4.67 r
  alu/div_36/U70/Y (NAND2XLM)                             0.12       4.79 f
  alu/div_36/U24/Y (NAND2X3M)                             0.13       4.92 r
  alu/div_36/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)       0.38       5.30 r
  alu/div_36/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.16       5.46 r
  alu/div_36/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)       0.16       5.63 r
  alu/div_36/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)       0.15       5.78 r
  alu/div_36/U58/Y (CLKINVX4M)                            0.06       5.84 f
  alu/div_36/U51/Y (NOR2X3M)                              0.19       6.03 r
  alu/div_36/U64/Y (MXI2X6M)                              0.15       6.18 r
  alu/div_36/U18/Y (INVX6M)                               0.06       6.24 f
  alu/div_36/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)       0.34       6.58 f
  alu/div_36/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)       0.22       6.80 f
  alu/div_36/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)       0.22       7.02 f
  alu/div_36/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)       0.22       7.24 f
  alu/div_36/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)       0.22       7.46 f
  alu/div_36/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)       0.24       7.70 f
  alu/div_36/U118/Y (NOR2BX8M)                            0.14       7.83 f
  alu/div_36/U54/Y (MXI2X8M)                              0.13       7.96 f
  alu/div_36/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)       0.29       8.25 f
  alu/div_36/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)       0.22       8.47 f
  alu/div_36/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)       0.22       8.69 f
  alu/div_36/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)       0.22       8.91 f
  alu/div_36/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)       0.22       9.14 f
  alu/div_36/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)       0.21       9.34 f
  alu/div_36/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)       0.22       9.56 f
  alu/div_36/quotient[0] (ALU_DW_div_uns_1)               0.00       9.56 f
  alu/U18/Y (CLKINVX2M)                                   0.06       9.62 r
  alu/U23/Y (OAI31X2M)                                    0.06       9.67 f
  alu/ALU_OUT_reg[0]/D (DFFRQX1M)                         0.00       9.67 f
  data arrival time                                                  9.67

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[0]/CK (DFFRQX1M)                        0.00       9.80 r
  library setup time                                     -0.13       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: RegFile/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  RegFile/mem_reg[1][7]/Q (DFFRHQX4M)                     0.30       0.30 r
  RegFile/REG1[7] (RegisterFile)                          0.00       0.30 r
  alu/B[7] (ALU)                                          0.00       0.30 r
  alu/U10/Y (CLKINVX8M)                                   0.08       0.38 f
  alu/U3/Y (CLKINVX16M)                                   0.06       0.43 r
  alu/div_36/b[7] (ALU_DW_div_uns_1)                      0.00       0.43 r
  alu/div_36/U19/Y (CLKINVX16M)                           0.05       0.49 f
  alu/div_36/U52/Y (NAND2BX8M)                            0.07       0.56 r
  alu/div_36/U30/Y (CLKINVX8M)                            0.06       0.62 f
  alu/div_36/U28/Y (NAND2X6M)                             0.07       0.69 r
  alu/div_36/U16/Y (INVX6M)                               0.05       0.74 f
  alu/div_36/U15/Y (NAND2X8M)                             0.06       0.80 r
  alu/div_36/U31/Y (INVX8M)                               0.04       0.84 f
  alu/div_36/U56/Y (NAND2X6M)                             0.07       0.91 r
  alu/div_36/U55/Y (MXI2X6M)                              0.13       1.04 r
  alu/div_36/U10/Y (NAND2X5M)                             0.08       1.12 f
  alu/div_36/U12/Y (NAND3X4M)                             0.09       1.21 r
  alu/div_36/U86/Y (NAND2X4M)                             0.06       1.28 f
  alu/div_36/U20/Y (CLKINVX3M)                            0.07       1.35 r
  alu/div_36/U53/Y (MXI2X4M)                              0.12       1.47 r
  alu/div_36/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)       0.40       1.86 r
  alu/div_36/U6/Y (INVX2M)                                0.05       1.91 f
  alu/div_36/U48/Y (NOR2X1M)                              0.15       2.06 r
  alu/div_36/U47/Y (MXI2X2M)                              0.21       2.28 r
  alu/div_36/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.42       2.70 r
  alu/div_36/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)       0.16       2.86 r
  alu/div_36/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.16       3.02 r
  alu/div_36/U26/Y (INVX3M)                               0.03       3.05 f
  alu/div_36/U92/Y (NAND2BX2M)                            0.16       3.21 f
  alu/div_36/U33/Y (INVX3M)                               0.08       3.29 r
  alu/div_36/U46/Y (MX2XLM)                               0.34       3.63 f
  alu/div_36/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.43       4.06 f
  alu/div_36/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)       0.23       4.28 f
  alu/div_36/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)       0.22       4.50 f
  alu/div_36/U45/Y (CLKINVX6M)                            0.06       4.57 r
  alu/div_36/U5/Y (NOR2X4M)                               0.04       4.61 f
  alu/div_36/U4/Y (CLKINVX2M)                             0.06       4.67 r
  alu/div_36/U70/Y (NAND2XLM)                             0.12       4.79 f
  alu/div_36/U24/Y (NAND2X3M)                             0.13       4.92 r
  alu/div_36/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)       0.38       5.30 r
  alu/div_36/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.16       5.46 r
  alu/div_36/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)       0.16       5.63 r
  alu/div_36/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)       0.15       5.78 r
  alu/div_36/U58/Y (CLKINVX4M)                            0.06       5.84 f
  alu/div_36/U51/Y (NOR2X3M)                              0.19       6.03 r
  alu/div_36/U64/Y (MXI2X6M)                              0.15       6.18 r
  alu/div_36/U18/Y (INVX6M)                               0.06       6.24 f
  alu/div_36/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)       0.34       6.58 f
  alu/div_36/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)       0.22       6.80 f
  alu/div_36/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)       0.22       7.02 f
  alu/div_36/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)       0.22       7.24 f
  alu/div_36/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)       0.22       7.46 f
  alu/div_36/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)       0.24       7.70 f
  alu/div_36/U116/Y (NAND2BX4M)                           0.08       7.78 r
  alu/div_36/U61/Y (INVX4M)                               0.06       7.84 f
  alu/div_36/quotient[1] (ALU_DW_div_uns_1)               0.00       7.84 f
  alu/U68/Y (AOI22XLM)                                    0.14       7.98 r
  alu/U20/Y (NAND3BXLM)                                   0.15       8.13 f
  alu/U19/Y (CLKMX2X2M)                                   0.22       8.35 f
  alu/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00       8.35 f
  data arrival time                                                  8.35

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -8.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.74 r
  alu/mult_35/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_35/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_35/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_35/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_35/FS_1/U21/Y (OAI21BX1M)                      0.25       6.09 r
  alu/mult_35/FS_1/U19/Y (OAI21X1M)                       0.13       6.22 f
  alu/mult_35/FS_1/U3/Y (AOI21BX2M)                       0.17       6.39 f
  alu/mult_35/FS_1/U5/Y (XNOR2X2M)                        0.15       6.54 f
  alu/mult_35/FS_1/SUM[13] (ALU_DW01_add_1)               0.00       6.54 f
  alu/mult_35/PRODUCT[15] (ALU_DW02_mult_0)               0.00       6.54 f
  alu/U110/Y (AOI221XLM)                                  0.44       6.98 r
  alu/U109/Y (INVX2M)                                     0.07       7.05 f
  alu/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       7.05 f
  data arrival time                                                  7.05

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                        2.60


  Startpoint: RegFile/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  RegFile/mem_reg[1][7]/Q (DFFRHQX4M)                     0.30       0.30 r
  RegFile/REG1[7] (RegisterFile)                          0.00       0.30 r
  alu/B[7] (ALU)                                          0.00       0.30 r
  alu/U10/Y (CLKINVX8M)                                   0.08       0.38 f
  alu/U3/Y (CLKINVX16M)                                   0.06       0.43 r
  alu/div_36/b[7] (ALU_DW_div_uns_1)                      0.00       0.43 r
  alu/div_36/U19/Y (CLKINVX16M)                           0.05       0.49 f
  alu/div_36/U52/Y (NAND2BX8M)                            0.07       0.56 r
  alu/div_36/U30/Y (CLKINVX8M)                            0.06       0.62 f
  alu/div_36/U28/Y (NAND2X6M)                             0.07       0.69 r
  alu/div_36/U16/Y (INVX6M)                               0.05       0.74 f
  alu/div_36/U15/Y (NAND2X8M)                             0.06       0.80 r
  alu/div_36/U31/Y (INVX8M)                               0.04       0.84 f
  alu/div_36/U56/Y (NAND2X6M)                             0.07       0.91 r
  alu/div_36/U55/Y (MXI2X6M)                              0.13       1.04 r
  alu/div_36/U10/Y (NAND2X5M)                             0.08       1.12 f
  alu/div_36/U12/Y (NAND3X4M)                             0.09       1.21 r
  alu/div_36/U86/Y (NAND2X4M)                             0.06       1.28 f
  alu/div_36/U20/Y (CLKINVX3M)                            0.07       1.35 r
  alu/div_36/U53/Y (MXI2X4M)                              0.12       1.47 r
  alu/div_36/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)       0.40       1.86 r
  alu/div_36/U6/Y (INVX2M)                                0.05       1.91 f
  alu/div_36/U48/Y (NOR2X1M)                              0.15       2.06 r
  alu/div_36/U47/Y (MXI2X2M)                              0.21       2.28 r
  alu/div_36/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.42       2.70 r
  alu/div_36/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)       0.16       2.86 r
  alu/div_36/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.16       3.02 r
  alu/div_36/U26/Y (INVX3M)                               0.03       3.05 f
  alu/div_36/U92/Y (NAND2BX2M)                            0.16       3.21 f
  alu/div_36/U33/Y (INVX3M)                               0.08       3.29 r
  alu/div_36/U46/Y (MX2XLM)                               0.34       3.63 f
  alu/div_36/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.43       4.06 f
  alu/div_36/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)       0.23       4.28 f
  alu/div_36/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)       0.22       4.50 f
  alu/div_36/U45/Y (CLKINVX6M)                            0.06       4.57 r
  alu/div_36/U7/Y (NOR2X5M)                               0.05       4.62 f
  alu/div_36/U32/Y (MXI2X6M)                              0.15       4.77 f
  alu/div_36/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)       0.29       5.06 f
  alu/div_36/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)       0.22       5.28 f
  alu/div_36/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)       0.22       5.50 f
  alu/div_36/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)       0.22       5.72 f
  alu/div_36/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)       0.21       5.93 f
  alu/div_36/U58/Y (CLKINVX4M)                            0.05       5.99 r
  alu/div_36/U80/Y (NAND2BX1M)                            0.13       6.12 r
  alu/div_36/U79/Y (INVX3M)                               0.08       6.20 f
  alu/div_36/quotient[2] (ALU_DW_div_uns_1)               0.00       6.20 f
  alu/U69/Y (AOI22XLM)                                    0.27       6.47 r
  alu/U101/Y (AOI31X2M)                                   0.12       6.59 f
  alu/U100/Y (AO21XLM)                                    0.27       6.86 f
  alu/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00       6.86 f
  data arrival time                                                  6.86

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                        2.79


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.74 r
  alu/mult_35/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_35/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_35/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_35/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_35/FS_1/U21/Y (OAI21BX1M)                      0.25       6.09 r
  alu/mult_35/FS_1/U20/Y (XOR3XLM)                        0.23       6.32 f
  alu/mult_35/FS_1/SUM[12] (ALU_DW01_add_1)               0.00       6.32 f
  alu/mult_35/PRODUCT[14] (ALU_DW02_mult_0)               0.00       6.32 f
  alu/U108/Y (AOI221XLM)                                  0.45       6.77 r
  alu/U107/Y (INVX2M)                                     0.07       6.83 f
  alu/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       6.83 f
  data arrival time                                                  6.83

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.81


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.74 r
  alu/mult_35/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_35/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_35/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_35/FS_1/U26/Y (OA21X1M)                        0.40       5.84 f
  alu/mult_35/FS_1/U22/Y (XNOR2X1M)                       0.14       5.98 f
  alu/mult_35/FS_1/SUM[11] (ALU_DW01_add_1)               0.00       5.98 f
  alu/mult_35/PRODUCT[13] (ALU_DW02_mult_0)               0.00       5.98 f
  alu/U106/Y (AOI221XLM)                                  0.44       6.42 r
  alu/U105/Y (INVX2M)                                     0.07       6.49 f
  alu/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       6.49 f
  data arrival time                                                  6.49

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.49
  --------------------------------------------------------------------------
  slack (MET)                                                        3.16


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.74 r
  alu/mult_35/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_35/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_35/FS_1/U28/Y (AOI2BB1X1M)                     0.26       5.44 f
  alu/mult_35/FS_1/U27/Y (CLKXOR2X2M)                     0.22       5.66 f
  alu/mult_35/FS_1/SUM[10] (ALU_DW01_add_1)               0.00       5.66 f
  alu/mult_35/PRODUCT[12] (ALU_DW02_mult_0)               0.00       5.66 f
  alu/U122/Y (AOI221XLM)                                  0.43       6.09 r
  alu/U121/Y (INVX2M)                                     0.07       6.16 f
  alu/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       6.16 f
  data arrival time                                                  6.16

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.49


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.31       4.74 r
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.74 r
  alu/mult_35/FS_1/U2/Y (NAND2X2M)                        0.07       4.81 f
  alu/mult_35/FS_1/U31/Y (OA21X1M)                        0.37       5.18 f
  alu/mult_35/FS_1/U15/Y (XNOR2X1M)                       0.14       5.32 f
  alu/mult_35/FS_1/SUM[9] (ALU_DW01_add_1)                0.00       5.32 f
  alu/mult_35/PRODUCT[11] (ALU_DW02_mult_0)               0.00       5.32 f
  alu/U120/Y (AOI221XLM)                                  0.44       5.76 r
  alu/U119/Y (INVX2M)                                     0.07       5.83 f
  alu/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       5.83 f
  data arrival time                                                  5.83

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.83
  --------------------------------------------------------------------------
  slack (MET)                                                        3.82


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U106/Y (NOR2X1M)                            0.21       0.94 r
  alu/mult_35/U4/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_3/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_3/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_3/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_3/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_3/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_3/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U12/Y (CLKXOR2X2M)                          0.26       4.69 f
  alu/mult_35/FS_1/A[8] (ALU_DW01_add_1)                  0.00       4.69 f
  alu/mult_35/FS_1/U33/Y (NOR2X1M)                        0.13       4.82 r
  alu/mult_35/FS_1/U18/Y (NAND2BX1M)                      0.15       4.97 r
  alu/mult_35/FS_1/U17/Y (CLKXOR2X2M)                     0.20       5.17 f
  alu/mult_35/FS_1/SUM[8] (ALU_DW01_add_1)                0.00       5.17 f
  alu/mult_35/PRODUCT[10] (ALU_DW02_mult_0)               0.00       5.17 f
  alu/U118/Y (AOI221XLM)                                  0.43       5.60 r
  alu/U117/Y (INVX2M)                                     0.07       5.67 f
  alu/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       5.67 f
  data arrival time                                                  5.67

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.67
  --------------------------------------------------------------------------
  slack (MET)                                                        3.98


  Startpoint: RegFile/mem_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][7]/CK (DFFRHQX4M)                    0.00       0.00 r
  RegFile/mem_reg[1][7]/Q (DFFRHQX4M)                     0.30       0.30 r
  RegFile/REG1[7] (RegisterFile)                          0.00       0.30 r
  alu/B[7] (ALU)                                          0.00       0.30 r
  alu/U10/Y (CLKINVX8M)                                   0.08       0.38 f
  alu/U3/Y (CLKINVX16M)                                   0.06       0.43 r
  alu/div_36/b[7] (ALU_DW_div_uns_1)                      0.00       0.43 r
  alu/div_36/U19/Y (CLKINVX16M)                           0.05       0.49 f
  alu/div_36/U52/Y (NAND2BX8M)                            0.07       0.56 r
  alu/div_36/U30/Y (CLKINVX8M)                            0.06       0.62 f
  alu/div_36/U28/Y (NAND2X6M)                             0.07       0.69 r
  alu/div_36/U16/Y (INVX6M)                               0.05       0.74 f
  alu/div_36/U15/Y (NAND2X8M)                             0.06       0.80 r
  alu/div_36/U31/Y (INVX8M)                               0.04       0.84 f
  alu/div_36/U56/Y (NAND2X6M)                             0.07       0.91 r
  alu/div_36/U55/Y (MXI2X6M)                              0.13       1.04 r
  alu/div_36/U10/Y (NAND2X5M)                             0.08       1.12 f
  alu/div_36/U12/Y (NAND3X4M)                             0.09       1.21 r
  alu/div_36/U86/Y (NAND2X4M)                             0.06       1.28 f
  alu/div_36/U20/Y (CLKINVX3M)                            0.07       1.35 r
  alu/div_36/U53/Y (MXI2X4M)                              0.12       1.47 r
  alu/div_36/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)       0.40       1.86 r
  alu/div_36/U6/Y (INVX2M)                                0.05       1.91 f
  alu/div_36/U48/Y (NOR2X1M)                              0.15       2.06 r
  alu/div_36/U47/Y (MXI2X2M)                              0.21       2.28 r
  alu/div_36/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.42       2.70 r
  alu/div_36/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)       0.16       2.86 r
  alu/div_36/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.16       3.02 r
  alu/div_36/U26/Y (INVX3M)                               0.03       3.05 f
  alu/div_36/U92/Y (NAND2BX2M)                            0.16       3.21 f
  alu/div_36/U33/Y (INVX3M)                               0.08       3.29 r
  alu/div_36/U46/Y (MX2XLM)                               0.34       3.63 f
  alu/div_36/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)       0.43       4.06 f
  alu/div_36/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)       0.23       4.28 f
  alu/div_36/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)       0.22       4.50 f
  alu/div_36/U45/Y (CLKINVX6M)                            0.06       4.57 r
  alu/div_36/U5/Y (NOR2X4M)                               0.04       4.61 f
  alu/div_36/U4/Y (CLKINVX2M)                             0.06       4.67 r
  alu/div_36/U8/Y (INVXLM)                                0.07       4.74 f
  alu/div_36/quotient[3] (ALU_DW_div_uns_1)               0.00       4.74 f
  alu/U186/Y (AOI22XLM)                                   0.27       5.01 r
  alu/U114/Y (AOI31X2M)                                   0.12       5.13 f
  alu/U113/Y (AO21XLM)                                    0.27       5.40 f
  alu/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       5.40 f
  data arrival time                                                  5.40

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                        4.25


  Startpoint: RegFile/mem_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][2]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][2]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[2] (RegisterFile)                          0.00       0.46 r
  alu/B[2] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[2] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U11/Y (INVXLM)                              0.27       0.73 f
  alu/mult_35/U115/Y (NOR2X1M)                            0.21       0.93 r
  alu/mult_35/U3/Y (AND2X2M)                              0.16       1.10 r
  alu/mult_35/S2_2_1/CO (ADDFX2M)                         0.54       1.64 r
  alu/mult_35/S2_3_1/CO (ADDFX2M)                         0.55       2.19 r
  alu/mult_35/S2_4_1/CO (ADDFX2M)                         0.55       2.74 r
  alu/mult_35/S2_5_1/CO (ADDFX2M)                         0.55       3.29 r
  alu/mult_35/S2_6_1/CO (ADDFX2M)                         0.55       3.84 r
  alu/mult_35/S4_1/S (ADDFX2M)                            0.59       4.43 f
  alu/mult_35/U30/Y (INVX2M)                              0.08       4.51 r
  alu/mult_35/U29/Y (XNOR2X2M)                            0.09       4.60 f
  alu/mult_35/FS_1/A[6] (ALU_DW01_add_1)                  0.00       4.60 f
  alu/mult_35/FS_1/U4/Y (INVX2M)                          0.07       4.67 r
  alu/mult_35/FS_1/U6/Y (INVX2M)                          0.03       4.70 f
  alu/mult_35/FS_1/SUM[6] (ALU_DW01_add_1)                0.00       4.70 f
  alu/mult_35/PRODUCT[8] (ALU_DW02_mult_0)                0.00       4.70 f
  alu/U182/Y (AOI222XLM)                                  0.49       5.19 r
  alu/U111/Y (OAI211X2M)                                  0.15       5.34 f
  alu/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       5.34 f
  data arrival time                                                  5.34

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        4.30


  Startpoint: RegFile/mem_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       0.00 r
  RegFile/mem_reg[1][3]/Q (DFFRHQX1M)                     0.46       0.46 r
  RegFile/REG1[3] (RegisterFile)                          0.00       0.46 r
  alu/B[3] (ALU)                                          0.00       0.46 r
  alu/mult_35/B[3] (ALU_DW02_mult_0)                      0.00       0.46 r
  alu/mult_35/U48/Y (INVXLM)                              0.27       0.74 f
  alu/mult_35/U114/Y (NOR2X1M)                            0.21       0.95 r
  alu/mult_35/U6/Y (AND2X2M)                              0.16       1.11 r
  alu/mult_35/S2_2_2/CO (ADDFX2M)                         0.54       1.65 r
  alu/mult_35/S2_3_2/CO (ADDFX2M)                         0.55       2.20 r
  alu/mult_35/S2_4_2/CO (ADDFX2M)                         0.55       2.75 r
  alu/mult_35/S2_5_2/CO (ADDFX2M)                         0.55       3.30 r
  alu/mult_35/S2_6_2/CO (ADDFX2M)                         0.55       3.85 r
  alu/mult_35/S4_2/S (ADDFX2M)                            0.58       4.43 f
  alu/mult_35/U24/Y (CLKXOR2X2M)                          0.27       4.71 f
  alu/mult_35/FS_1/A[7] (ALU_DW01_add_1)                  0.00       4.71 f
  alu/mult_35/FS_1/U7/Y (XNOR2X2M)                        0.13       4.83 f
  alu/mult_35/FS_1/SUM[7] (ALU_DW01_add_1)                0.00       4.83 f
  alu/mult_35/PRODUCT[9] (ALU_DW02_mult_0)                0.00       4.83 f
  alu/U127/Y (AOI221XLM)                                  0.44       5.27 r
  alu/U126/Y (INVX2M)                                     0.07       5.34 f
  alu/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       5.34 f
  data arrival time                                                  5.34

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                        4.31


  Startpoint: RegFile/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  RegFile/mem_reg[0][1]/Q (DFFRQX2M)                      0.53       0.53 r
  RegFile/REG0[1] (RegisterFile)                          0.00       0.53 r
  alu/A[1] (ALU)                                          0.00       0.53 r
  alu/mult_35/A[1] (ALU_DW02_mult_0)                      0.00       0.53 r
  alu/mult_35/U47/Y (INVX2M)                              0.14       0.67 f
  alu/mult_35/U109/Y (NOR2X1M)                            0.19       0.86 r
  alu/mult_35/U7/Y (AND2X2M)                              0.16       1.02 r
  alu/mult_35/S1_2_0/CO (ADDFX2M)                         0.54       1.56 r
  alu/mult_35/S1_3_0/CO (ADDFX2M)                         0.55       2.11 r
  alu/mult_35/S1_4_0/CO (ADDFX2M)                         0.55       2.66 r
  alu/mult_35/S1_5_0/CO (ADDFX2M)                         0.55       3.21 r
  alu/mult_35/S1_6_0/CO (ADDFX2M)                         0.55       3.77 r
  alu/mult_35/S4_0/S (ADDFX2M)                            0.56       4.32 f
  alu/mult_35/FS_1/A[5] (ALU_DW01_add_1)                  0.00       4.32 f
  alu/mult_35/FS_1/U14/Y (BUFX2M)                         0.15       4.47 f
  alu/mult_35/FS_1/SUM[5] (ALU_DW01_add_1)                0.00       4.47 f
  alu/mult_35/PRODUCT[7] (ALU_DW02_mult_0)                0.00       4.47 f
  alu/U70/Y (AOI22X1M)                                    0.19       4.66 r
  alu/U129/Y (AOI31X2M)                                   0.11       4.77 f
  alu/U128/Y (AO21XLM)                                    0.27       5.04 f
  alu/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       5.04 f
  data arrival time                                                  5.04

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -5.04
  --------------------------------------------------------------------------
  slack (MET)                                                        4.61


  Startpoint: RegFile/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  RegFile/mem_reg[0][1]/Q (DFFRQX2M)                      0.53       0.53 r
  RegFile/REG0[1] (RegisterFile)                          0.00       0.53 r
  alu/A[1] (ALU)                                          0.00       0.53 r
  alu/mult_35/A[1] (ALU_DW02_mult_0)                      0.00       0.53 r
  alu/mult_35/U47/Y (INVX2M)                              0.14       0.67 f
  alu/mult_35/U109/Y (NOR2X1M)                            0.19       0.86 r
  alu/mult_35/U7/Y (AND2X2M)                              0.16       1.02 r
  alu/mult_35/S1_2_0/CO (ADDFX2M)                         0.54       1.56 r
  alu/mult_35/S1_3_0/CO (ADDFX2M)                         0.55       2.11 r
  alu/mult_35/S1_4_0/CO (ADDFX2M)                         0.55       2.66 r
  alu/mult_35/S1_5_0/CO (ADDFX2M)                         0.55       3.21 r
  alu/mult_35/S1_6_0/S (ADDFX2M)                          0.56       3.77 f
  alu/mult_35/FS_1/A[4] (ALU_DW01_add_1)                  0.00       3.77 f
  alu/mult_35/FS_1/U13/Y (BUFX2M)                         0.15       3.92 f
  alu/mult_35/FS_1/SUM[4] (ALU_DW01_add_1)                0.00       3.92 f
  alu/mult_35/PRODUCT[6] (ALU_DW02_mult_0)                0.00       3.92 f
  alu/U72/Y (AO22X1M)                                     0.39       4.31 f
  alu/U71/Y (AOI211X2M)                                   0.22       4.52 r
  alu/U140/Y (AOI31X2M)                                   0.12       4.65 f
  alu/U139/Y (AO21XLM)                                    0.27       4.92 f
  alu/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       4.92 f
  data arrival time                                                  4.92

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.92
  --------------------------------------------------------------------------
  slack (MET)                                                        4.73


  Startpoint: RegFile/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[0][1]/CK (DFFRQX2M)                     0.00       0.00 r
  RegFile/mem_reg[0][1]/Q (DFFRQX2M)                      0.53       0.53 r
  RegFile/REG0[1] (RegisterFile)                          0.00       0.53 r
  alu/A[1] (ALU)                                          0.00       0.53 r
  alu/mult_35/A[1] (ALU_DW02_mult_0)                      0.00       0.53 r
  alu/mult_35/U47/Y (INVX2M)                              0.14       0.67 f
  alu/mult_35/U109/Y (NOR2X1M)                            0.19       0.86 r
  alu/mult_35/U7/Y (AND2X2M)                              0.16       1.02 r
  alu/mult_35/S1_2_0/CO (ADDFX2M)                         0.54       1.56 r
  alu/mult_35/S1_3_0/CO (ADDFX2M)                         0.55       2.11 r
  alu/mult_35/S1_4_0/CO (ADDFX2M)                         0.55       2.66 r
  alu/mult_35/S1_5_0/S (ADDFX2M)                          0.56       3.22 f
  alu/mult_35/FS_1/A[3] (ALU_DW01_add_1)                  0.00       3.22 f
  alu/mult_35/FS_1/U12/Y (BUFX2M)                         0.14       3.37 f
  alu/mult_35/FS_1/SUM[3] (ALU_DW01_add_1)                0.00       3.37 f
  alu/mult_35/PRODUCT[5] (ALU_DW02_mult_0)                0.00       3.37 f
  alu/U21/Y (AO22XLM)                                     0.35       3.72 f
  alu/U123/Y (AOI211X2M)                                  0.22       3.94 r
  alu/U136/Y (AOI31X2M)                                   0.12       4.06 f
  alu/U135/Y (AO21XLM)                                    0.27       4.33 f
  alu/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       4.33 f
  data arrival time                                                  4.33

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        5.32


  Startpoint: RegFile/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RegFile/mem_reg[1][6]/CK (DFFRHQX4M)                    0.00       0.00 r
  RegFile/mem_reg[1][6]/Q (DFFRHQX4M)                     0.26       0.26 f
  RegFile/REG1[6] (RegisterFile)                          0.00       0.26 f
  alu/B[6] (ALU)                                          0.00       0.26 f
  alu/U13/Y (BUFX8M)                                      0.12       0.38 f
  alu/div_36/b[6] (ALU_DW_div_uns_1)                      0.00       0.38 f
  alu/div_36/U52/Y (NAND2BX8M)                            0.13       0.51 f
  alu/div_36/U30/Y (CLKINVX8M)                            0.05       0.56 r
  alu/div_36/U28/Y (NAND2X6M)                             0.06       0.62 f
  alu/div_36/U16/Y (INVX6M)                               0.07       0.69 r
  alu/div_36/U15/Y (NAND2X8M)                             0.06       0.75 f
  alu/div_36/U31/Y (INVX8M)                               0.06       0.81 r
  alu/div_36/U56/Y (NAND2X6M)                             0.06       0.87 f
  alu/div_36/U55/Y (MXI2X6M)                              0.15       1.02 f
  alu/div_36/U10/Y (NAND2X5M)                             0.08       1.10 r
  alu/div_36/U12/Y (NAND3X4M)                             0.09       1.19 f
  alu/div_36/U86/Y (NAND2X4M)                             0.07       1.27 r
  alu/div_36/U34/Y (INVX1M)                               0.07       1.33 f
  alu/div_36/U22/Y (CLKNAND2X4M)                          0.06       1.39 r
  alu/div_36/U44/Y (NAND2X4M)                             0.05       1.45 f
  alu/div_36/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX2M)       0.21       1.66 f
  alu/div_36/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX1M)       0.25       1.91 f
  alu/div_36/U6/Y (INVX2M)                                0.07       1.98 r
  alu/div_36/U48/Y (NOR2X1M)                              0.06       2.05 f
  alu/div_36/U47/Y (MXI2X2M)                              0.17       2.22 f
  alu/div_36/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)       0.37       2.59 f
  alu/div_36/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)       0.22       2.81 f
  alu/div_36/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)       0.21       3.02 f
  alu/div_36/U26/Y (INVX3M)                               0.06       3.08 r
  alu/div_36/U92/Y (NAND2BX2M)                            0.12       3.19 r
  alu/div_36/U33/Y (INVX3M)                               0.05       3.25 f
  alu/div_36/quotient[4] (ALU_DW_div_uns_1)               0.00       3.25 f
  alu/U180/Y (AOI22XLM)                                   0.26       3.50 r
  alu/U132/Y (AOI31X2M)                                   0.12       3.63 f
  alu/U131/Y (AO21XLM)                                    0.27       3.89 f
  alu/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       3.89 f
  data arrival time                                                  3.89

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                        5.75


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by GATED_CLK)
  Path Group: GATED_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U70/Y (NAND3X2M)                                    0.16       0.95 f
  FSM/U28/Y (INVX2M)                                      0.20       1.15 r
  FSM/ALU_EN (SYS_CTRL)                                   0.00       1.15 r
  alu/Enable (ALU)                                        0.00       1.15 r
  alu/OUT_VALID_reg/D (DFFRQX2M)                          0.00       1.15 r
  data arrival time                                                  1.15

  clock GATED_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  alu/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        8.33


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U96/Y (MX4XLM)                                  0.54       3.16 f
  RegFile/U69/Y (MX4X1M)                                  0.32       3.48 f
  RegFile/U68/Y (AO22X1M)                                 0.32       3.80 f
  RegFile/RdData_reg[1]/D (DFFRQX2M)                      0.00       3.80 f
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.85


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U74/Y (MX4XLM)                                  0.54       3.16 f
  RegFile/U73/Y (MX4X1M)                                  0.32       3.48 f
  RegFile/U72/Y (AO22X1M)                                 0.32       3.80 f
  RegFile/RdData_reg[2]/D (DFFRQX2M)                      0.00       3.80 f
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.85


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U233/Y (MX4XLM)                                 0.54       3.16 f
  RegFile/U77/Y (MX4X1M)                                  0.32       3.48 f
  RegFile/U76/Y (AO22X1M)                                 0.32       3.80 f
  RegFile/RdData_reg[3]/D (DFFRQX2M)                      0.00       3.80 f
  data arrival time                                                  3.80

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        5.85


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U101/Y (MX4X1M)                                 0.50       3.11 f
  RegFile/U65/Y (MX4X1M)                                  0.34       3.45 f
  RegFile/U64/Y (AO22X1M)                                 0.32       3.77 f
  RegFile/RdData_reg[0]/D (DFFRQX2M)                      0.00       3.77 f
  data arrival time                                                  3.77

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[0]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U104/Y (MX4X1M)                                 0.50       3.11 f
  RegFile/U81/Y (MX4X1M)                                  0.34       3.45 f
  RegFile/U80/Y (AO22X1M)                                 0.32       3.77 f
  RegFile/RdData_reg[4]/D (DFFRQX2M)                      0.00       3.77 f
  data arrival time                                                  3.77

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U7/Y (INVX2M)                                   0.73       2.52 r
  RegFile/U234/Y (MX4XLM)                                 0.53       3.05 f
  RegFile/U93/Y (MX4X1M)                                  0.32       3.37 f
  RegFile/U92/Y (AO22X1M)                                 0.32       3.69 f
  RegFile/RdData_reg[7]/D (DFFRQX2M)                      0.00       3.69 f
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U7/Y (INVX2M)                                   0.73       2.52 r
  RegFile/U236/Y (MX4XLM)                                 0.53       3.05 f
  RegFile/U89/Y (MX4X1M)                                  0.32       3.37 f
  RegFile/U88/Y (AO22X1M)                                 0.32       3.69 f
  RegFile/RdData_reg[6]/D (DFFRQX2M)                      0.00       3.69 f
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U7/Y (INVX2M)                                   0.73       2.52 r
  RegFile/U86/Y (MX4XLM)                                  0.53       3.05 f
  RegFile/U85/Y (MX4X1M)                                  0.32       3.37 f
  RegFile/U84/Y (AO22X1M)                                 0.32       3.69 f
  RegFile/RdData_reg[5]/D (DFFRQX2M)                      0.00       3.69 f
  data arrival time                                                  3.69

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/RdData_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        5.96


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U230/Y (MX2XLM)                                 0.32       3.60 f
  RegFile/mem_reg[1][5]/D (DFFRHQX2M)                     0.00       3.60 f
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][5]/CK (DFFRHQX2M)                    0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.99


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U228/Y (MX2XLM)                                 0.32       3.60 f
  RegFile/mem_reg[1][4]/D (DFFRHQX2M)                     0.00       3.60 f
  data arrival time                                                  3.60

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][4]/CK (DFFRHQX2M)                    0.00       9.80 r
  library setup time                                     -0.21       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -3.60
  --------------------------------------------------------------------------
  slack (MET)                                                        5.99


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U239/Y (MX2XLM)                                 0.34       3.62 f
  RegFile/mem_reg[1][7]/D (DFFRHQX4M)                     0.00       3.62 f
  data arrival time                                                  3.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][7]/CK (DFFRHQX4M)                    0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.99


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U237/Y (MX2XLM)                                 0.34       3.62 f
  RegFile/mem_reg[1][6]/D (DFFRHQX4M)                     0.00       3.62 f
  data arrival time                                                  3.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][6]/CK (DFFRHQX4M)                    0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.99


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U240/Y (MX2XLM)                                 0.34       3.62 f
  RegFile/mem_reg[1][0]/D (DFFRHQX4M)                     0.00       3.62 f
  data arrival time                                                  3.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][0]/CK (DFFRHQX4M)                    0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        5.99


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U226/Y (MX2XLM)                                 0.32       3.61 f
  RegFile/mem_reg[1][1]/D (DFFRHQX1M)                     0.00       3.61 f
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][1]/CK (DFFRHQX1M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.05


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U227/Y (MX2XLM)                                 0.32       3.61 f
  RegFile/mem_reg[1][2]/D (DFFRHQX1M)                     0.00       3.61 f
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][2]/CK (DFFRHQX1M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.05


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U10/Y (INVX2M)                                  0.06       2.96 f
  RegFile/U3/Y (NOR2X2M)                                  0.32       3.28 r
  RegFile/U232/Y (MX2XLM)                                 0.32       3.61 f
  RegFile/mem_reg[1][3]/D (DFFRHQX1M)                     0.00       3.61 f
  data arrival time                                                  3.61

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[1][3]/CK (DFFRHQX1M)                    0.00       9.80 r
  library setup time                                     -0.15       9.65
  data required time                                                 9.65
  --------------------------------------------------------------------------
  data required time                                                 9.65
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        6.05


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U17/Y (AND3X2M)                                     0.24       1.03 r
  FSM/U8/Y (NOR2X2M)                                      0.11       1.14 f
  FSM/U51/Y (OAI2B2X1M)                                   0.22       1.36 r
  FSM/Address[1] (SYS_CTRL)                               0.00       1.36 r
  U2/Y (BUFX2M)                                           0.50       1.86 r
  RegFile/Address[1] (RegisterFile)                       0.00       1.86 r
  RegFile/U58/Y (INVX2M)                                  0.14       2.00 f
  RegFile/U32/Y (INVX2M)                                  0.48       2.48 r
  RegFile/U51/Y (NOR2X2M)                                 0.15       2.63 f
  RegFile/U31/Y (INVX2M)                                  0.11       2.74 r
  RegFile/U9/Y (NAND2BX2M)                                0.22       2.97 r
  RegFile/U8/Y (INVX2M)                                   0.10       3.07 f
  RegFile/U5/Y (MX2XLM)                                   0.24       3.32 r
  RegFile/mem_reg[0][5]/D (DFFRQX1M)                      0.00       3.32 r
  data arrival time                                                  3.32

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[0][5]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.32
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U29/Y (AND2X2M)                                 0.28       2.90 r
  RegFile/U14/Y (NAND2X2M)                                0.20       3.10 f
  RegFile/U219/Y (OAI2BB2X1M)                             0.28       3.38 f
  RegFile/mem_reg[3][5]/D (DFFSQX2M)                      0.00       3.38 f
  data arrival time                                                  3.38

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[3][5]/CK (DFFSQX2M)                     0.00       9.80 r
  library setup time                                     -0.25       9.55
  data required time                                                 9.55
  --------------------------------------------------------------------------
  data required time                                                 9.55
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                        6.17


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[11][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U27/Y (AND2X2M)                                 0.29       2.90 r
  RegFile/U12/Y (NAND2X2M)                                0.21       3.11 f
  RegFile/U130/Y (OAI2BB2X1M)                             0.18       3.29 r
  RegFile/mem_reg[11][1]/D (DFFRQX2M)                     0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[11][1]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.21


  Startpoint: FSM/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RegFile/mem_reg[11][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  FSM/current_state_reg[3]/Q (DFFRQX2M)                   0.53       0.53 f
  FSM/U36/Y (NOR2BX2M)                                    0.26       0.79 r
  FSM/U48/Y (NAND3X2M)                                    0.27       1.06 f
  FSM/U45/Y (OAI221X1M)                                   0.29       1.35 r
  FSM/Address[0] (SYS_CTRL)                               0.00       1.35 r
  U1/Y (BUFX2M)                                           0.32       1.67 r
  RegFile/Address[0] (RegisterFile)                       0.00       1.67 r
  RegFile/U50/Y (INVX2M)                                  0.12       1.79 f
  RegFile/U6/Y (INVX2M)                                   0.82       2.62 r
  RegFile/U27/Y (AND2X2M)                                 0.29       2.90 r
  RegFile/U12/Y (NAND2X2M)                                0.21       3.11 f
  RegFile/U129/Y (OAI2BB2X1M)                             0.18       3.29 r
  RegFile/mem_reg[11][0]/D (DFFRQX2M)                     0.00       3.29 r
  data arrival time                                                  3.29

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  RegFile/mem_reg[11][0]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        6.21


  Startpoint: rx/controller/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: frame_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/controller/current_state_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  rx/controller/current_state_reg[1]/Q (DFFRQX2M)         0.53       0.53 f
  rx/controller/U16/Y (NOR2X2M)                           0.19       0.72 r
  rx/controller/U17/Y (NAND2X2M)                          0.14       0.85 f
  rx/controller/U15/Y (NOR2X2M)                           0.11       0.96 r
  rx/controller/stp_chk_en (FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6)
                                                          0.00       0.96 r
  rx/stop_checker/stp_chk_en (stp_chk)                    0.00       0.96 r
  rx/stop_checker/U3/Y (NOR2BX2M)                         0.16       1.12 r
  rx/stop_checker/U2/Y (CLKBUFX8M)                        0.86       1.99 r
  rx/stop_checker/stp_chk_err (stp_chk)                   0.00       1.99 r
  rx/stp_err (UART_RX)                                    0.00       1.99 r
  frame_error (out)                                       0.00       1.99 r
  data arrival time                                                  1.99

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                      214.83


  Startpoint: rx/par_checker/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/par_checker/par_err_reg/CK (DFFRX1M)                 0.00       0.00 r
  rx/par_checker/par_err_reg/QN (DFFRX1M)                 0.41       0.41 f
  rx/par_checker/U3/Y (INVX8M)                            0.76       1.17 r
  rx/par_checker/par_err (parity_chk)                     0.00       1.17 r
  rx/par_err (UART_RX)                                    0.00       1.17 r
  parity_error (out)                                      0.00       1.17 r
  data arrival time                                                  1.17

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                      215.64


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: rx/sampling/sampled_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  rx/RX_IN (UART_RX)                                      0.00      54.30 r
  rx/sampling/RX_IN (data_sampling_prescalar_WIDTH6_scaler6)
                                                          0.00      54.30 r
  rx/sampling/U28/Y (CLKNAND2X2M)                         0.10      54.40 f
  rx/sampling/U27/Y (CLKXOR2X2M)                          0.17      54.57 f
  rx/sampling/U26/Y (NOR2X1M)                             0.10      54.67 r
  rx/sampling/sampled_count_reg[1]/D (DFFRQX2M)           0.00      54.67 r
  data arrival time                                                 54.67

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/sampling/sampled_count_reg[1]/CK (DFFRQX2M)          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.67
  --------------------------------------------------------------------------
  slack (MET)                                                      216.10


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: rx/sampling/sampled_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  rx/RX_IN (UART_RX)                                      0.00      54.29 f
  rx/sampling/RX_IN (data_sampling_prescalar_WIDTH6_scaler6)
                                                          0.00      54.29 f
  rx/sampling/U30/Y (XNOR2X1M)                            0.13      54.42 f
  rx/sampling/U29/Y (NOR2X1M)                             0.11      54.53 r
  rx/sampling/sampled_count_reg[0]/D (DFFRQX2M)           0.00      54.53 r
  data arrival time                                                 54.53

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/sampling/sampled_count_reg[0]/CK (DFFRQX2M)          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.53
  --------------------------------------------------------------------------
  slack (MET)                                                      216.24


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: rx/controller/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  rx/RX_IN (UART_RX)                                      0.00      54.29 f
  rx/controller/RX_IN (FSM_RX_bit_count_width3_edge_cnt_width6_prescale_width6)
                                                          0.00      54.29 f
  rx/controller/U18/Y (OAI211X2M)                         0.16      54.45 r
  rx/controller/current_state_reg[0]/D (DFFRQX2M)         0.00      54.45 r
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/controller/current_state_reg[0]/CK (DFFRQX2M)        0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.31


  Startpoint: rx/controller/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/controller/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/controller/prescale_reg_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  rx/controller/prescale_reg_reg[0]/Q (DFFRQX2M)          0.48       0.48 f
  rx/controller/U23/Y (OR2X2M)                            0.20       0.68 f
  rx/controller/U54/Y (OR2X1M)                            0.24       0.91 f
  rx/controller/U56/Y (OR2X1M)                            0.25       1.16 f
  rx/controller/U58/Y (OR2X1M)                            0.25       1.41 f
  rx/controller/U60/Y (AO21XLM)                           0.32       1.73 f
  rx/controller/U72/Y (NOR2X1M)                           0.19       1.92 r
  rx/controller/U22/Y (INVX2M)                            0.05       1.97 f
  rx/controller/U73/Y (AOI221XLM)                         0.40       2.37 r
  rx/controller/U21/Y (INVX2M)                            0.11       2.48 f
  rx/controller/U74/Y (NOR4X1M)                           0.54       3.02 r
  rx/controller/U5/Y (NAND2X2M)                           0.11       3.13 f
  rx/controller/U4/Y (OAI32XLM)                           0.43       3.56 r
  rx/controller/U3/Y (INVX2M)                             0.12       3.69 f
  rx/controller/U8/Y (OAI2B11X2M)                         0.09       3.78 r
  rx/controller/current_state_reg[1]/D (DFFRQX2M)         0.00       3.78 r
  data arrival time                                                  3.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/controller/current_state_reg[1]/CK (DFFRQX2M)        0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      266.98


  Startpoint: rx/controller/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/controller/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/controller/prescale_reg_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  rx/controller/prescale_reg_reg[0]/Q (DFFRQX2M)          0.48       0.48 f
  rx/controller/U23/Y (OR2X2M)                            0.20       0.68 f
  rx/controller/U54/Y (OR2X1M)                            0.24       0.91 f
  rx/controller/U56/Y (OR2X1M)                            0.25       1.16 f
  rx/controller/U58/Y (OR2X1M)                            0.25       1.41 f
  rx/controller/U60/Y (AO21XLM)                           0.32       1.73 f
  rx/controller/U72/Y (NOR2X1M)                           0.19       1.92 r
  rx/controller/U22/Y (INVX2M)                            0.05       1.97 f
  rx/controller/U73/Y (AOI221XLM)                         0.40       2.37 r
  rx/controller/U21/Y (INVX2M)                            0.11       2.48 f
  rx/controller/U74/Y (NOR4X1M)                           0.54       3.02 r
  rx/controller/U11/Y (NAND3XLM)                          0.21       3.23 f
  rx/controller/U6/Y (OAI222XLM)                          0.39       3.61 r
  rx/controller/current_state_reg[2]/D (DFFRQX2M)         0.00       3.61 r
  data arrival time                                                  3.61

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/controller/current_state_reg[2]/CK (DFFRQX2M)        0.00     271.07 r
  library setup time                                     -0.36     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                      267.10


  Startpoint: rx/controller/prescale_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/controller/flag_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/controller/prescale_reg_reg[0]/CK (DFFRQX2M)         0.00       0.00 r
  rx/controller/prescale_reg_reg[0]/Q (DFFRQX2M)          0.48       0.48 f
  rx/controller/U23/Y (OR2X2M)                            0.20       0.68 f
  rx/controller/U54/Y (OR2X1M)                            0.24       0.91 f
  rx/controller/U56/Y (OR2X1M)                            0.25       1.16 f
  rx/controller/U58/Y (OR2X1M)                            0.25       1.41 f
  rx/controller/U60/Y (AO21XLM)                           0.32       1.73 f
  rx/controller/U72/Y (NOR2X1M)                           0.19       1.92 r
  rx/controller/U22/Y (INVX2M)                            0.05       1.97 f
  rx/controller/U73/Y (AOI221XLM)                         0.40       2.37 r
  rx/controller/U21/Y (INVX2M)                            0.11       2.48 f
  rx/controller/U74/Y (NOR4X1M)                           0.54       3.02 r
  rx/controller/U26/Y (OAI21BXLM)                         0.12       3.14 f
  rx/controller/flag_reg/D (DFFRX1M)                      0.00       3.14 f
  data arrival time                                                  3.14

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/controller/flag_reg/CK (DFFRX1M)                     0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      267.76


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U30/Y (INVX2M)                               0.11       0.68 r
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.09       0.77 f
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.23       1.00 r
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.15       1.14 f
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.14       1.28 r
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.23       1.51 r
  rx/EDGE_U0/U7/Y (NAND3BX2M)                             0.13       1.65 f
  rx/EDGE_U0/U3/Y (INVX2M)                                0.11       1.76 r
  rx/EDGE_U0/U27/Y (NAND2X2M)                             0.07       1.83 f
  rx/EDGE_U0/U13/Y (OAI32X1M)                             0.28       2.12 r
  rx/EDGE_U0/bit_count_reg[2]/D (DFFRQX2M)                0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/bit_count_reg[2]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.61


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U7/Y (NAND3BX2M)                             0.12       1.51 r
  rx/EDGE_U0/U3/Y (INVX2M)                                0.08       1.59 f
  rx/EDGE_U0/U12/Y (OR3X2M)                               0.28       1.87 f
  rx/EDGE_U0/U18/Y (OAI21X2M)                             0.08       1.95 r
  rx/EDGE_U0/U19/Y (OAI2BB2X1M)                           0.17       2.12 r
  rx/EDGE_U0/bit_count_reg[1]/D (DFFRQX2M)                0.00       2.12 r
  data arrival time                                                  2.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/bit_count_reg[1]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U7/Y (NAND3BX2M)                             0.12       1.51 r
  rx/EDGE_U0/U3/Y (INVX2M)                                0.08       1.59 f
  rx/EDGE_U0/U12/Y (OR3X2M)                               0.28       1.87 f
  rx/EDGE_U0/U17/Y (OAI2B2X1M)                            0.11       1.98 r
  rx/EDGE_U0/bit_count_reg[0]/D (DFFRQX2M)                0.00       1.98 r
  data arrival time                                                  1.98

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/bit_count_reg[0]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U11/Y (NOR2BX2M)                             0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[1]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[1]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U8/Y (NOR2BX2M)                              0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[4]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[4]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U10/Y (NOR2BX2M)                             0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[2]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U9/Y (NOR2BX2M)                              0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[3]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[3]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U22/Y (NOR2X2M)                              0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[0]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[0]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/EDGE_U0/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[2]/Q (DFFRQX2M)               0.57       0.57 f
  rx/EDGE_U0/U29/Y (AOI33X2M)                             0.26       0.83 r
  rx/EDGE_U0/U28/Y (OAI33X2M)                             0.13       0.96 f
  rx/EDGE_U0/U26/Y (NAND3BX2M)                            0.12       1.08 r
  rx/EDGE_U0/U24/Y (AOI21X2M)                             0.07       1.15 f
  rx/EDGE_U0/U23/Y (AND4X2M)                              0.24       1.39 f
  rx/EDGE_U0/U5/Y (NOR2X2M)                               0.11       1.50 r
  rx/EDGE_U0/U4/Y (NAND4X2M)                              0.27       1.77 f
  rx/EDGE_U0/U20/Y (NOR2X2M)                              0.14       1.91 r
  rx/EDGE_U0/edge_count_reg[5]/D (DFFRQX2M)               0.00       1.91 r
  data arrival time                                                  1.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/EDGE_U0/edge_count_reg[5]/CK (DFFRQX2M)              0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.86


  Startpoint: rx/EDGE_U0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/deserial/P_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[0]/Q (DFFRQX2M)               0.56       0.56 f
  rx/EDGE_U0/edge_count[0] (edge_bit_counter_prescalar_width6_bit_width_count3)
                                                          0.00       0.56 f
  rx/deserial/edge_count[0] (deserializer_edge_width6_scaler_width6_data_width8)
                                                          0.00       0.56 f
  rx/deserial/U32/Y (NOR2BX1M)                            0.21       0.77 f
  rx/deserial/U33/Y (OAI2B2X1M)                           0.22       0.99 r
  rx/deserial/U37/Y (NAND3X1M)                            0.15       1.14 f
  rx/deserial/U41/Y (NOR4X1M)                             0.19       1.33 r
  rx/deserial/U10/Y (NAND2X2M)                            0.19       1.52 f
  rx/deserial/U9/Y (INVX2M)                               0.18       1.70 r
  rx/deserial/U12/Y (OAI2BB2X1M)                          0.17       1.87 r
  rx/deserial/P_data_reg[7]/D (DFFRQX2M)                  0.00       1.87 r
  data arrival time                                                  1.87

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/deserial/P_data_reg[7]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.89


  Startpoint: rx/EDGE_U0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/deserial/P_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[0]/Q (DFFRQX2M)               0.56       0.56 f
  rx/EDGE_U0/edge_count[0] (edge_bit_counter_prescalar_width6_bit_width_count3)
                                                          0.00       0.56 f
  rx/deserial/edge_count[0] (deserializer_edge_width6_scaler_width6_data_width8)
                                                          0.00       0.56 f
  rx/deserial/U32/Y (NOR2BX1M)                            0.21       0.77 f
  rx/deserial/U33/Y (OAI2B2X1M)                           0.22       0.99 r
  rx/deserial/U37/Y (NAND3X1M)                            0.15       1.14 f
  rx/deserial/U41/Y (NOR4X1M)                             0.19       1.33 r
  rx/deserial/U10/Y (NAND2X2M)                            0.19       1.52 f
  rx/deserial/U3/Y (OAI22X1M)                             0.20       1.73 r
  rx/deserial/P_data_reg[1]/D (DFFRQX2M)                  0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/deserial/P_data_reg[1]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: rx/EDGE_U0/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: rx/deserial/P_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rx/EDGE_U0/edge_count_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  rx/EDGE_U0/edge_count_reg[0]/Q (DFFRQX2M)               0.56       0.56 f
  rx/EDGE_U0/edge_count[0] (edge_bit_counter_prescalar_width6_bit_width_count3)
                                                          0.00       0.56 f
  rx/deserial/edge_count[0] (deserializer_edge_width6_scaler_width6_data_width8)
                                                          0.00       0.56 f
  rx/deserial/U32/Y (NOR2BX1M)                            0.21       0.77 f
  rx/deserial/U33/Y (OAI2B2X1M)                           0.22       0.99 r
  rx/deserial/U37/Y (NAND3X1M)                            0.15       1.14 f
  rx/deserial/U41/Y (NOR4X1M)                             0.19       1.33 r
  rx/deserial/U10/Y (NAND2X2M)                            0.19       1.52 f
  rx/deserial/U4/Y (OAI22X1M)                             0.20       1.73 r
  rx/deserial/P_data_reg[2]/D (DFFRQX2M)                  0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  rx/deserial/P_data_reg[2]/CK (DFFRQX2M)                 0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: tx/controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx/controller/current_state_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  tx/controller/current_state_reg[2]/Q (DFFRQX2M)         0.54       0.54 f
  tx/controller/U8/Y (OR2X2M)                             0.22       0.75 f
  tx/controller/U4/Y (NOR2X2M)                            0.19       0.94 r
  tx/controller/mux_sel[0] (FSM)                          0.00       0.94 r
  tx/U6/Y (NOR4BX1M)                                      0.13       1.07 f
  tx/U13/Y (INVX2M)                                       0.06       1.14 r
  tx/U5/Y (AOI32XLM)                                      0.19       1.33 f
  tx/U3/Y (AOI21BX2M)                                     0.26       1.58 f
  tx/U4/Y (INVX8M)                                        0.72       2.30 r
  tx/TX_OUT (UART_TX)                                     0.00       2.30 r
  TX_OUT (out)                                            0.00       2.30 r
  data arrival time                                                  2.30

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                               -1736.11    6944.24
  data required time                                              6944.24
  --------------------------------------------------------------------------
  data required time                                              6944.24
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                     6941.94


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U94/Y (MX4X1M)                                 0.45       1.43 f
  fifo/mem/U93/Y (MX2X2M)                                 0.24       1.67 f
  fifo/mem/read_data[7] (Ram)                             0.00       1.67 f
  fifo/RD_DATA[7] (FIFO)                                  0.00       1.67 f
  tx/data[7] (UART_TX)                                    0.00       1.67 f
  tx/ser/data[7] (serializer)                             0.00       1.67 f
  tx/ser/U27/Y (AO22X1M)                                  0.37       2.04 f
  tx/ser/data_reg_reg[7]/D (DFFRQX2M)                     0.00       2.04 f
  data arrival time                                                  2.04

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[7]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.20
  data required time                                              8680.20
  --------------------------------------------------------------------------
  data required time                                              8680.20
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.16


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U100/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U99/Y (MX2X2M)                                 0.24       1.68 f
  fifo/mem/read_data[1] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[1] (FIFO)                                  0.00       1.68 f
  tx/data[1] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[1] (parityCalc)                          0.00       1.68 f
  tx/parity/U10/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[1]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[1]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U97/Y (MX4X1M)                                 0.45       1.43 f
  fifo/mem/U96/Y (MX2X2M)                                 0.24       1.68 f
  fifo/mem/read_data[0] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[0] (FIFO)                                  0.00       1.68 f
  tx/data[0] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[0] (parityCalc)                          0.00       1.68 f
  tx/parity/U9/Y (AO2B2X2M)                               0.31       1.98 f
  tx/parity/DATA_reg_reg[0]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[0]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U103/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U102/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[2] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[2] (FIFO)                                  0.00       1.68 f
  tx/data[2] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[2] (parityCalc)                          0.00       1.68 f
  tx/parity/U11/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[2]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[2]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U106/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U105/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[3] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[3] (FIFO)                                  0.00       1.68 f
  tx/data[3] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[3] (parityCalc)                          0.00       1.68 f
  tx/parity/U12/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[3]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[3]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U112/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U111/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[5] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[5] (FIFO)                                  0.00       1.68 f
  tx/data[5] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[5] (parityCalc)                          0.00       1.68 f
  tx/parity/U14/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[5]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[5]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U109/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U108/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[4] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[4] (FIFO)                                  0.00       1.68 f
  tx/data[4] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[4] (parityCalc)                          0.00       1.68 f
  tx/parity/U13/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[4]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[4]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U115/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U114/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[6] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[6] (FIFO)                                  0.00       1.68 f
  tx/data[6] (UART_TX)                                    0.00       1.68 f
  tx/parity/data[6] (parityCalc)                          0.00       1.68 f
  tx/parity/U15/Y (AO2B2X2M)                              0.31       1.98 f
  tx/parity/DATA_reg_reg[6]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[6]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.22


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/DATA_reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U94/Y (MX4X1M)                                 0.45       1.43 f
  fifo/mem/U93/Y (MX2X2M)                                 0.24       1.67 f
  fifo/mem/read_data[7] (Ram)                             0.00       1.67 f
  fifo/RD_DATA[7] (FIFO)                                  0.00       1.67 f
  tx/data[7] (UART_TX)                                    0.00       1.67 f
  tx/parity/data[7] (parityCalc)                          0.00       1.67 f
  tx/parity/U16/Y (AO2B2X2M)                              0.30       1.98 f
  tx/parity/DATA_reg_reg[7]/D (DFFRQX2M)                  0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/DATA_reg_reg[7]/CK (DFFRQX2M)                 0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.23


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U115/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U114/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[6] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[6] (FIFO)                                  0.00       1.68 f
  tx/data[6] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[6] (serializer)                             0.00       1.68 f
  tx/ser/U26/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U25/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[6]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[6]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U112/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U111/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[5] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[5] (FIFO)                                  0.00       1.68 f
  tx/data[5] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[5] (serializer)                             0.00       1.68 f
  tx/ser/U24/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U23/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[5]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[5]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U109/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U108/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[4] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[4] (FIFO)                                  0.00       1.68 f
  tx/data[4] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[4] (serializer)                             0.00       1.68 f
  tx/ser/U22/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U21/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[4]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[4]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U106/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U105/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[3] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[3] (FIFO)                                  0.00       1.68 f
  tx/data[3] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[3] (serializer)                             0.00       1.68 f
  tx/ser/U20/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U19/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[3]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[3]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U103/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U102/Y (MX2X2M)                                0.24       1.68 f
  fifo/mem/read_data[2] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[2] (FIFO)                                  0.00       1.68 f
  tx/data[2] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[2] (serializer)                             0.00       1.68 f
  tx/ser/U18/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U17/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[2]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[2]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U100/Y (MX4X1M)                                0.45       1.43 f
  fifo/mem/U99/Y (MX2X2M)                                 0.24       1.68 f
  fifo/mem/read_data[1] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[1] (FIFO)                                  0.00       1.68 f
  tx/data[1] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[1] (serializer)                             0.00       1.68 f
  tx/ser/U16/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U15/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[1]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[1]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: fifo/fifo_rd/bin_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/ser/data_reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[0]/Q (DFFRQX2M)                0.44       0.44 r
  fifo/fifo_rd/raddress[0] (FIFO_Empty)                   0.00       0.44 r
  fifo/mem/rdaddress[0] (Ram)                             0.00       0.44 r
  fifo/mem/U118/Y (BUFX2M)                                0.55       0.98 r
  fifo/mem/U97/Y (MX4X1M)                                 0.45       1.43 f
  fifo/mem/U96/Y (MX2X2M)                                 0.24       1.68 f
  fifo/mem/read_data[0] (Ram)                             0.00       1.68 f
  fifo/RD_DATA[0] (FIFO)                                  0.00       1.68 f
  tx/data[0] (UART_TX)                                    0.00       1.68 f
  tx/ser/data[0] (serializer)                             0.00       1.68 f
  tx/ser/U14/Y (AOI22X1M)                                 0.19       1.86 r
  tx/ser/U13/Y (OAI2BB1X2M)                               0.07       1.94 f
  tx/ser/data_reg_reg[0]/D (DFFRQX2M)                     0.00       1.94 f
  data arrival time                                                  1.94

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/ser/data_reg_reg[0]/CK (DFFRQX2M)                    0.00    8680.36 r
  library setup time                                     -0.15    8680.21
  data required time                                              8680.21
  --------------------------------------------------------------------------
  data required time                                              8680.21
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: tx/parity/DATA_reg_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: tx/parity/parity_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  tx/parity/DATA_reg_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  tx/parity/DATA_reg_reg[5]/Q (DFFRQX2M)                  0.47       0.47 f
  tx/parity/U7/Y (XOR3XLM)                                0.49       0.96 f
  tx/parity/U5/Y (XOR3XLM)                                0.51       1.47 f
  tx/parity/U3/Y (OAI2BB2X1M)                             0.14       1.61 r
  tx/parity/parity_bit_reg/D (DFFRQX2M)                   0.00       1.61 r
  data arrival time                                                  1.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  tx/parity/parity_bit_reg/CK (DFFRQX2M)                  0.00    8680.36 r
  library setup time                                     -0.31    8680.05
  data required time                                              8680.05
  --------------------------------------------------------------------------
  data required time                                              8680.05
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.44


  Startpoint: fifo/fifo_rd/bin_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/fifo_rd/empty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[1]/Q (DFFRQX2M)                0.82       0.82 r
  fifo/fifo_rd/U9/Y (CLKXOR2X2M)                          0.38       1.20 r
  fifo/fifo_rd/U7/Y (CLKXOR2X2M)                          0.30       1.49 f
  fifo/fifo_rd/U3/Y (NOR4X1M)                             0.22       1.72 r
  fifo/fifo_rd/empty_reg/D (DFFSQX2M)                     0.00       1.72 r
  data arrival time                                                  1.72

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  fifo/fifo_rd/empty_reg/CK (DFFSQX2M)                    0.00    8680.36 r
  library setup time                                     -0.19    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.45


  Startpoint: fifo/fifo_rd/bin_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/fifo_rd/bin_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/fifo_rd/bin_cnt_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  fifo/fifo_rd/bin_cnt_reg[1]/Q (DFFRQX2M)                0.82       0.82 r
  fifo/fifo_rd/U10/Y (NOR2BX2M)                           0.24       1.06 r
  fifo/fifo_rd/U18/Y (AND2X2M)                            0.14       1.20 r
  fifo/fifo_rd/U17/Y (CLKXOR2X2M)                         0.20       1.40 r
  fifo/fifo_rd/bin_cnt_reg[3]/D (DFFRQX2M)                0.00       1.40 r
  data arrival time                                                  1.40

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  fifo/fifo_rd/bin_cnt_reg[3]/CK (DFFRQX2M)               0.00    8680.36 r
  library setup time                                     -0.29    8680.06
  data required time                                              8680.06
  --------------------------------------------------------------------------
  data required time                                              8680.06
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.67


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U21/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[6]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[6]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U18/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[3]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[3]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U17/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[2]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[2]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U20/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[5]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[5]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U19/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[4]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[4]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U16/Y (AO22X1M)                       0.18       2.28 r
  u1/count_reg[1]/D (DFFRQX2M)             0.00       2.28 r
  data arrival time                                   2.28

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[1]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.28
  -----------------------------------------------------------
  slack (MET)                                       268.50


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U20/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[6]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[6]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U17/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[3]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[3]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U16/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[2]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[2]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U19/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[5]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[5]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U18/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[4]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[4]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U15/Y (AO22X1M)                       0.18       2.27 r
  u0/count_reg[1]/D (DFFRQX2M)             0.00       2.27 r
  data arrival time                                   2.27

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[1]/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -2.27
  -----------------------------------------------------------
  slack (MET)                                       268.51


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U5/Y (AND4X2M)                        0.31       1.89 f
  u1/U3/Y (NOR2X2M)                        0.21       2.10 r
  u1/U13/Y (AOI22X1M)                      0.16       2.26 f
  u1/U12/Y (NAND2BX2M)                     0.09       2.34 r
  u1/count_reg[0]/D (DFFSQX2M)             0.00       2.34 r
  data arrival time                                   2.34

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/count_reg[0]/CK (DFFSQX2M)            0.00     271.07 r
  library setup time                      -0.17     270.90
  data required time                                270.90
  -----------------------------------------------------------
  data required time                                270.90
  data arrival time                                  -2.34
  -----------------------------------------------------------
  slack (MET)                                       268.56


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U7/Y (AND4X2M)                        0.31       1.88 f
  u0/U3/Y (NOR2X2M)                        0.21       2.09 r
  u0/U14/Y (AOI22X1M)                      0.16       2.25 f
  u0/U13/Y (NAND2BX2M)                     0.09       2.33 r
  u0/count_reg[0]/D (DFFSQX2M)             0.00       2.33 r
  data arrival time                                   2.33

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/count_reg[0]/CK (DFFSQX2M)            0.00     271.07 r
  library setup time                      -0.17     270.90
  data required time                                270.90
  -----------------------------------------------------------
  data required time                                270.90
  data arrival time                                  -2.33
  -----------------------------------------------------------
  slack (MET)                                       268.57


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/o_div_clk__reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U8/Y (NAND3X2M)                       0.14       1.73 r
  u1/U22/Y (CLKXOR2X2M)                    0.16       1.89 r
  u1/o_div_clk__reg/D (DFFRQX2M)           0.00       1.89 r
  data arrival time                                   1.89

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/o_div_clk__reg/CK (DFFRQX2M)          0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                       268.88


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/o_div_clk__reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U8/Y (NAND3X2M)                       0.14       1.72 r
  u0/U21/Y (CLKXOR2X2M)                    0.16       1.88 r
  u0/o_div_clk__reg/D (DFFRQX2M)           0.00       1.88 r
  data arrival time                                   1.88

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/o_div_clk__reg/CK (DFFRQX2M)          0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                       268.89


  Startpoint: u1/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u1/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u1/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u1/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u1/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u1/U31/Y (OAI2B2X1M)                     0.21       0.91 r
  u1/U32/Y (NAND4X1M)                      0.19       1.10 f
  u1/U36/Y (NOR4X1M)                       0.28       1.38 r
  u1/U11/Y (NAND4X2M)                      0.21       1.59 f
  u1/U15/Y (OAI2BB1X2M)                    0.21       1.80 f
  u1/flag_reg/D (DFFSQX2M)                 0.00       1.80 f
  data arrival time                                   1.80

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u1/flag_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                      -0.24     270.83
  data required time                                270.83
  -----------------------------------------------------------
  data required time                                270.83
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                       269.03


  Startpoint: u0/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: u0/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/count_reg[0]/CK (DFFSQX2M)            0.00       0.00 r
  u0/count_reg[0]/Q (DFFSQX2M)             0.50       0.50 f
  u0/U30/Y (NOR2BX1M)                      0.20       0.70 f
  u0/U31/Y (OAI2B2X1M)                     0.20       0.90 r
  u0/U32/Y (NAND4X1M)                      0.19       1.09 f
  u0/U36/Y (NOR4X1M)                       0.28       1.37 r
  u0/U10/Y (NAND4X2M)                      0.21       1.58 f
  u0/U12/Y (OAI2BB1X2M)                    0.21       1.78 f
  u0/flag_reg/D (DFFSQX2M)                 0.00       1.78 f
  data arrival time                                   1.78

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u0/flag_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                      -0.24     270.83
  data required time                                270.83
  -----------------------------------------------------------
  data required time                                270.83
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                       269.04


  Startpoint: u3/internal_reg/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: u3/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  u3/internal_reg/CK (DFFRQX2M)            0.00       0.00 r
  u3/internal_reg/Q (DFFRQX2M)             0.36       0.36 r
  u3/SYNC_RST_reg/D (DFFRQX2M)             0.00       0.36 r
  data arrival time                                   0.36

  clock UART_CLK (rise edge)             271.27     271.27
  clock network delay (ideal)              0.00     271.27
  clock uncertainty                       -0.20     271.07
  u3/SYNC_RST_reg/CK (DFFRQX2M)            0.00     271.07 r
  library setup time                      -0.29     270.78
  data required time                                270.78
  -----------------------------------------------------------
  data required time                                270.78
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                       270.42


1
