<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/vic/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::VIC</span>;

<span class="doccomment">/// A pointer to the Video Image Compositor registers that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">VIC</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_INCR_SYNCPT` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INCR_SYNCPT</span> [
        <span class="doccomment">/// Indicates sync point condition at which THI has to return the index value</span>
        <span class="doccomment">/// back to Host1x.</span>
        <span class="ident">NV_PVIC_THI_INCR_SYNCPT_COND</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) [
            <span class="ident">CondImmediate</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">CondOpDone</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Indicates the sync point index value, THI will return this index back to</span>
        <span class="doccomment">/// Host1x when the particular sync point condition is done.</span>
        <span class="ident">NV_PVIC_THI_INCR_SYNCPT_INDX</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_INCR_SYNCPT_ERR` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INCR_SYNCPT_ERR</span> [
        <span class="ident">NV_PVIC_THI_INCR_SYNCPT_ERR_COND_STS_OPDONE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">CondStsOpdoneInit</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">CondStsOpdoneClear</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="ident">NV_PVIC_THI_INCR_SYNCPT_ERR_COND_STS_IMM</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">CondStsImmInit</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">CondStsImmClear</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_CTXSW_INCR_SYNCPT` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CTXSW_INCR_SYNCPT</span> [
        <span class="doccomment">/// Indicates the sync point index value, THI will return this index value back</span>
        <span class="doccomment">/// to Host1x when the context save/restore operation is done.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_INCR_SYNCPT_INDX</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_CTXSW` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CTXSW</span> [
        <span class="doccomment">/// Indicates next requested channel of engine.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_NEXT_CHANNEL</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// Indicates next requested class of engine.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_NEXT_CLASS</span> <span class="ident">OFFSET</span>(<span class="number">16</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) [],

        <span class="doccomment">/// Indicates current working channel of engine. Reset to invalid.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_CURR_CHANNEL</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// Tells the module to automatically acknowledge any incoming context switch</span>
        <span class="doccomment">/// requests without triggering an interrupt.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_AUTO_ACK</span> <span class="ident">OFFSET</span>(<span class="number">11</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates current working class of engine.</span>
        <span class="ident">NV_PVIC_THI_CTXSW_CURR_CLASS</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">10</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_CONT_SYNCPT_EOF` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CONT_SYNCPT_EOF</span> [
        <span class="doccomment">/// Sync Point Condition Control: Can be used to enable or disable generation of</span>
        <span class="doccomment">/// continuous sync point increment.</span>
        <span class="ident">NV_PVIC_THI_CONT_SYNCPT_EOF_COND</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Sync Point Counter Index: Specifies the index of the sync point counter that</span>
        <span class="doccomment">/// are returned to host when continuous sync point is enabled and whenever a</span>
        <span class="doccomment">/// FRAME_DONE happens.</span>
        <span class="ident">NV_PVIC_THI_CONT_SYNCPT_EOF_INDEX</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_METHOD0` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_METHOD0</span> [
        <span class="doccomment">/// Contains the method ID which is to be sent to Falcon over the method interface.</span>
        <span class="doccomment">/// THI waits for writes to the `METHOD_DATA` register before triggering any write</span>
        <span class="doccomment">/// over the Falcon method interface.</span>
        <span class="ident">NV_PVIC_THI_METHOD0_OFFSET</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">12</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_INT_STATUS` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INT_STATUS</span> [
        <span class="doccomment">/// Implies if there is any pending Falcon interrupt corresponding to an error</span>
        <span class="doccomment">/// condition.</span>
        <span class="ident">NV_PVIC_THI_INT_STATUS_FALCON_INT</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">FalconIntInit</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">FalconIntClear</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_THI_INT_MASK` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INT_MASK</span> [
        <span class="doccomment">/// When set, this enables generation of interrupts corresponding to Falcon error</span>
        <span class="doccomment">/// conditions.</span>
        <span class="ident">NV_PVIC_THI_INT_MASK_FALCON_INT</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_FALCON_ITFEN` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_ITFEN</span> [
        <span class="doccomment">/// Indicates whether to use a post write on the main priv interface. By default,</span>
        <span class="doccomment">/// all writes to the Control and Status Bus (CSB) from the main priv interface</span>
        <span class="doccomment">/// are non-posted to support error reporting.</span>
        <span class="ident">NV_PVIC_FALCON_ITFEN_PRIV_POSTWR</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">PrivPostwrFalse</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PrivPostwrTrue</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Method interface enable. When set, allows the host to push methods into the</span>
        <span class="doccomment">/// method FIFO.</span>
        <span class="ident">NV_PVIC_FALCON_ITFEN_MTHDEN</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">MthdenDisable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">MthdenEnable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Context switch interface enable. When set, allows the host context switch state</span>
        <span class="doccomment">/// machine to react to incoming context switch requests from the host.</span>
        <span class="ident">NV_PVIC_FALCON_ITFEN_CTXEN</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">CtxenDisable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">CtxenEnable</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_FALCON_CPUCTL` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_CPUCTL</span> [
        <span class="doccomment">/// Indicates whether the CPU is currently in the stopped state. Falcon exits this</span>
        <span class="doccomment">/// state if a `1` is written to the `STARTCPU` bit or if an interrupt arrives at</span>
        <span class="doccomment">/// one of its 2 inputs and the corresponding IE bit in CSW is set.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_STOPPED</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates whether the CPU is currently in the halted state. Falcon can only</span>
        <span class="doccomment">/// exit this state when a `1` is written to the `STARTCPU` bit.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_HALTED</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set to apply hard reset. This bit will auto-clear.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_HRESET</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set to apply soft reset. This bit will auto-clear.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_SRESET</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set this bit to start CPU execution while in a halted state. If a start request</span>
        <span class="doccomment">/// is still pending, clearing this bit will cancel the start request. Writing any</span>
        <span class="doccomment">/// value has no effect while the CPU is running.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_STARTCPU</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Set this bit to mark all blocks in IMEM except block 0 as INVALID. This bit will</span>
        <span class="doccomment">/// auto-clear.</span>
        <span class="ident">NV_PVIC_FALCON_CPUCTL_IINVAL</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_FALCON_DMACTL` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMACTL</span> [
        <span class="doccomment">/// Indicates valid request number at DMA request queue.</span>
        <span class="ident">NV_PVIC_FALCON_DMACTL_DMAQ_NUM</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [],

        <span class="doccomment">/// When set, a valid context must be loaded before any DMA request can be serviced.</span>
        <span class="doccomment">/// Pending requests without a valid current context remain pending, and do not</span>
        <span class="doccomment">/// prevent the engine from reporting idle. When clear, DMA requests are serviced</span>
        <span class="doccomment">/// regardless of the current context.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Once a request is issued, it must complete before the engine can report idle, as</span>
        <span class="doccomment">/// needed for example to process WFI context switch requests.</span>
        <span class="ident">NV_PVIC_FALCON_DMACTL_REQUIRE_CTX</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_FALCON_DMATRFMOFFS` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFMOFFS</span> [
        <span class="ident">NV_PVIC_FALCON_DMATRFMOFFS_OFFS</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">16</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `NV_PVIC_FALCON_DMATRFCMD` register.</span>
    <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFCMD</span> [
        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_CTXDMA</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_SIZE</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">Size4B</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Size8B</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Size16B</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Size32B</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Size64B</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Size128B</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">Size256B</span> <span class="op">=</span> <span class="number">6</span>
        ],

        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_WRITE</span> <span class="ident">OFFSET</span>(<span class="number">5</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_IMEM</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates that the DMA engine is still busy with a transfer or has more</span>
        <span class="doccomment">/// transfers pending in the queue.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_IDLE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

        <span class="doccomment">/// Indicates that the DMA request queue is full and a valid request is still</span>
        <span class="doccomment">/// needed to move into the queue.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// NOTE: This bit is read-only.</span>
        <span class="ident">NV_PVIC_FALCON_DMATRFCMD_FULL</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
    ]
}

<span class="macro">register_structs!</span> {
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x0000</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INCR_SYNCPT</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_INCR_SYNCPT::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0004</span> =&gt; <span class="ident">_reserved0</span>),
        (<span class="number">0x0008</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INCR_SYNCPT_ERR</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_INCR_SYNCPT_ERR::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x000C</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CTXSW_INCR_SYNCPT</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_CTXSW_INCR_SYNCPT::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0010</span> =&gt; <span class="ident">_reserved1</span>),
        (<span class="number">0x0020</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CTXSW</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_CTXSW::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0024</span> =&gt; <span class="ident">_reserved2</span>),
        (<span class="number">0x0028</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_CONT_SYNCPT_EOF</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_CONT_SYNCPT_EOF::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x002C</span> =&gt; <span class="ident">_reserved3</span>),
        (<span class="number">0x0040</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_METHOD0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_METHOD0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0044</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_METHOD1</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0048</span> =&gt; <span class="ident">_reserved4</span>),
        (<span class="number">0x0078</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INT_STATUS</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_INT_STATUS::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x007C</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_THI_INT_MASK</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_THI_INT_MASK::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0080</span> =&gt; <span class="ident">_reserved5</span>),
        (<span class="number">0x1048</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_ITFEN</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_FALCON_ITFEN::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x104C</span> =&gt; <span class="ident">_reserved6</span>),
        (<span class="number">0x1100</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_CPUCTL</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_FALCON_CPUCTL::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1104</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_BOOTVEC</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1108</span> =&gt; <span class="ident">_reserved7</span>),
        (<span class="number">0x110C</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMACTL</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_FALCON_DMACTL::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1110</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFBASE</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1114</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFMOFFS</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_FALCON_DMATRFMOFFS::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1118</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFCMD</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">NV_PVIC_FALCON_DMATRFCMD::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x111C</span> =&gt; <span class="kw">pub</span> <span class="ident">NV_PVIC_FALCON_DMATRFFBOFFS</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1120</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x1120</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>