{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702304882013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304882014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:01 2023 " "Processing started: Mon Dec 11 11:28:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304882014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882015 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702304882804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702304882804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder_5maps.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder_5maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder_5maps " "Found entity 1: map_decoder_5maps" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_3b_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_3b_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_3b_counter " "Found entity 1: sync_3b_counter" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register5bitSIPO " "Found entity 1: register5bitSIPO" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895767 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "freq_div.v " "Can't analyze file -- file freq_div.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702304895774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895777 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(141) " "Verilog HDL Module Instantiation warning at batalha_naval.v(141): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(253) " "Verilog HDL Module Instantiation warning at batalha_naval.v(253): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 253 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(254) " "Verilog HDL Module Instantiation warning at batalha_naval.v(254): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 254 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable map_decoder_5maps.v(9) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(9): created implicit net for \"enable\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor110Out map_decoder_5maps.v(111) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(111): created implicit net for \"nor110Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor111Out map_decoder_5maps.v(112) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(112): created implicit net for \"nor111Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor120Out map_decoder_5maps.v(127) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(127): created implicit net for \"nor120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and120Out map_decoder_5maps.v(129) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(129): created implicit net for \"and120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor130Out map_decoder_5maps.v(137) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(137): created implicit net for \"nor130Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_3b_counter.v(13) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(13): created implicit net for \"tff0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_3b_counter.v(23) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(23): created implicit net for \"tff1Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0Out sync_3b_counter.v(28) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(28): created implicit net for \"and0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_3b_counter.v(35) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(35): created implicit net for \"tff2Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register5bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register5bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register5bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register5bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register5bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(21) " "Verilog HDL Implicit Net warning at display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect demux1x2.v(6) " "Verilog HDL Implicit Net warning at demux1x2.v(6): created implicit net for \"notSelect\"" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable0 demux1x4.v(11) " "Verilog HDL Implicit Net warning at demux1x4.v(11): created implicit net for \"enable0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x4.v(12) " "Verilog HDL Implicit Net warning at demux1x4.v(12): created implicit net for \"enable1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect mux2x1.v(7) " "Verilog HDL Implicit Net warning at mux2x1.v(7): created implicit net for \"notSelect\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_w mux2x1.v(9) " "Verilog HDL Implicit Net warning at mux2x1.v(9): created implicit net for \"and0_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_w mux2x1.v(10) " "Verilog HDL Implicit Net warning at mux2x1.v(10): created implicit net for \"and1_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(15) " "Verilog HDL Implicit Net warning at debouncer.v(15): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux8x1.v(18) " "Verilog HDL Implicit Net warning at mux8x1.v(18): created implicit net for \"mux0_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux8x1.v(29) " "Verilog HDL Implicit Net warning at mux8x1.v(29): created implicit net for \"mux1_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux4x1.v(15) " "Verilog HDL Implicit Net warning at mux4x1.v(15): created implicit net for \"mux0_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux4x1.v(23) " "Verilog HDL Implicit Net warning at mux4x1.v(23): created implicit net for \"mux1_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(20) " "Verilog HDL Implicit Net warning at batalha_naval.v(20): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(22) " "Verilog HDL Implicit Net warning at batalha_naval.v(22): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation batalha_naval.v(24) " "Verilog HDL Implicit Net warning at batalha_naval.v(24): created implicit net for \"notEnablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(25) " "Verilog HDL Implicit Net warning at batalha_naval.v(25): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(31) " "Verilog HDL Implicit Net warning at batalha_naval.v(31): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(38) " "Verilog HDL Implicit Net warning at batalha_naval.v(38): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd batalha_naval.v(49) " "Verilog HDL Implicit Net warning at batalha_naval.v(49): created implicit net for \"loopEnd\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_state_code_w batalha_naval.v(78) " "Verilog HDL Implicit Net warning at batalha_naval.v(78): created implicit net for \"game_state_code_w\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notConfirmAttack batalha_naval.v(127) " "Verilog HDL Implicit Net warning at batalha_naval.v(127): created implicit net for \"notConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notYCoordCode2 batalha_naval.v(145) " "Verilog HDL Implicit Net warning at batalha_naval.v(145): created implicit net for \"notYCoordCode2\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableDemux0 batalha_naval.v(147) " "Verilog HDL Implicit Net warning at batalha_naval.v(147): created implicit net for \"enableDemux0\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed batalha_naval.v(246) " "Verilog HDL Implicit Net warning at batalha_naval.v(246): created implicit net for \"ledRgbRed\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "invalidXCoord batalha_naval.v(249) " "Verilog HDL Implicit Net warning at batalha_naval.v(249): created implicit net for \"invalidXCoord\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen batalha_naval.v(251) " "Verilog HDL Implicit Net warning at batalha_naval.v(251): created implicit net for \"ledRgbGreen\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702304895858 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_state_code_w 0 batalha_naval.v(78) " "Net \"game_state_code_w\" at batalha_naval.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702304895875 "|batalha_naval"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_freq_divider sync_freq_divider:freq_div_1 " "Elaborating entity \"sync_freq_divider\" for hierarchy \"sync_freq_divider:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop sync_freq_divider:freq_div_1\|t_flipflop:tff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"sync_freq_divider:freq_div_1\|t_flipflop:tff0\"" {  } { { "sync_freq_divider.v" "tff0" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerConfirmAttack " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerConfirmAttack\"" {  } { { "batalha_naval.v" "debouncerConfirmAttack" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_3b_counter sync_3b_counter:counterMatrixDisplay " "Elaborating entity \"sync_3b_counter\" for hierarchy \"sync_3b_counter:counterMatrixDisplay\"" {  } { { "batalha_naval.v" "counterMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5bitSIPO register5bitSIPO:registerMatrixDisplay " "Elaborating entity \"register5bitSIPO\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\"" {  } { { "batalha_naval.v" "registerMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0 " "Elaborating entity \"d_flipflop\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0\"" {  } { { "register5bitSIPO.v" "d_flipflop_0" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:displayCode\[0\] " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:displayCode\[0\]\"" {  } { { "batalha_naval.v" "displayCode\[0\]" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4x1:displayCode\[0\]\|mux2x1:mux0 " "Elaborating entity \"mux2x1\" for hierarchy \"mux4x1:displayCode\[0\]\|mux2x1:mux0\"" {  } { { "mux4x1.v" "mux0" { Text "C:/CD/CD_PBL_2/mux4x1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:displayDecoder " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:displayDecoder\"" {  } { { "batalha_naval.v" "displayDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder_5maps map_decoder_5maps:mapDecoder " "Elaborating entity \"map_decoder_5maps\" for hierarchy \"map_decoder_5maps:mapDecoder\"" {  } { { "batalha_naval.v" "mapDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 demux1x8:xCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\"" {  } { { "batalha_naval.v" "xCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0 " "Elaborating entity \"demux1x2\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0\"" {  } { { "demux1x4.v" "demux0" { Text "C:/CD/CD_PBL_2/demux1x4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:xCoordMuxLedRgb " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:xCoordMuxLedRgb\"" {  } { { "batalha_naval.v" "xCoordMuxLedRgb" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895966 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702304896175 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702304896175 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702304896534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702304897403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "game_state_code\[2\] " "No output dependent on input pin \"game_state_code\[2\]\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702304897433 "|batalha_naval|game_state_code[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702304897433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702304897433 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702304897433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702304897433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702304897433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:17 2023 " "Processing ended: Mon Dec 11 11:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304897581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702304899285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304899286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:18 2023 " "Processing started: Mon Dec 11 11:28:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304899286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702304899286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_fit --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702304899286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702304899501 ""}
{ "Info" "0" "" "Project  = batalha_naval" {  } {  } 0 0 "Project  = batalha_naval" 0 0 "Fitter" 0 0 1702304899502 ""}
{ "Info" "0" "" "Revision = batalha_naval" {  } {  } 0 0 "Revision = batalha_naval" 0 0 "Fitter" 0 0 1702304899502 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1702304899589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702304899595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702304899595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "batalha_naval EPM240T100C5 " "Selected device EPM240T100C5 for design \"batalha_naval\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702304899600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702304899663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702304899663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702304899714 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702304899721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702304899937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 38 " "No exact pin location assignment(s) for 2 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702304899986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702304900035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702304900036 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702304900044 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702304900044 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpld_clk " "   1.000     cpld_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 game_state_code\[0\] " "   1.000 game_state_code\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "   1.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702304900044 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702304900056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702304900056 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702304900063 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cpld_clk Global clock in PIN 12 " "Automatically promoted signal \"cpld_clk\" to use Global clock in PIN 12" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900085 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out Global clock " "Automatically promoted some destinations of signal \"sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "Destination \"sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out\" may be non-global or may not use global clock" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900085 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900085 ""}  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900085 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "andEnableAttack Global clock " "Automatically promoted some destinations of signal \"andEnableAttack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[1\]\|or0~1 " "Destination \"mux2x1:codeSelect\[1\]\|or0~1\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[1\]\|or0~0 " "Destination \"mux2x1:codeSelect\[1\]\|or0~0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "correctHits\[24\]~0 " "Destination \"correctHits\[24\]~0\" may be non-global or may not use global clock" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 176 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[0\]\|and1 " "Destination \"mux2x1:codeSelect\[0\]\|and1\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "correctHits\[18\]~2 " "Destination \"correctHits\[18\]~2\" may be non-global or may not use global clock" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 176 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[0\]\|or0 " "Destination \"mux2x1:codeSelect\[0\]\|or0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux8x1:xCoordMuxLedRgb\|mux2x1:mux_2\|or0~6 " "Destination \"mux8x1:xCoordMuxLedRgb\|mux2x1:mux_2\|or0~6\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "demux1x4:yCoordDemuxHitsMap_0\[0\]\|demux1x2:demux0\|and0~0 " "Destination \"demux1x4:yCoordDemuxHitsMap_0\[0\]\|demux1x2:demux0\|and0~0\" may be non-global or may not use global clock" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""}  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 25 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900086 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debouncer:debouncerConfirmAttack\|or0 Global clock " "Automatically promoted signal \"debouncer:debouncerConfirmAttack\|or0\" to use Global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900087 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702304900087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702304900090 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702304900121 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702304900180 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702304900182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702304900182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702304900182 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702304900192 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702304900192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702304900192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304900220 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702304900229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702304900433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304900638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702304900643 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702304901181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304901181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702304901230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+01 ns 4.7% " "7e+01 ns of routing delay (approximately 4.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1702304901600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/CD/CD_PBL_2/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702304901657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702304901657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702304902004 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702304902004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304902006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702304902029 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304902041 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702304902093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702304902174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5600 " "Peak virtual memory: 5600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:22 2023 " "Processing ended: Mon Dec 11 11:28:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702304902238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702304903691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304903692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:23 2023 " "Processing started: Mon Dec 11 11:28:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304903692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702304903692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_asm --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702304903692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702304904115 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702304904164 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702304904171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:24 2023 " "Processing ended: Mon Dec 11 11:28:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702304904447 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702304905181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702304906138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304906139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:25 2023 " "Processing started: Mon Dec 11 11:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304906139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702304906139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta batalha_naval -c batalha_naval " "Command: quartus_sta batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702304906140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702304906341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702304906598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702304906599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304906669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304906669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702304906733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702304906993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702304907065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907067 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "create_clock -period 1.000 -name sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpld_clk cpld_clk " "create_clock -period 1.000 -name cpld_clk cpld_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_state_code\[0\] game_state_code\[0\] " "create_clock -period 1.000 -name game_state_code\[0\] game_state_code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702304907069 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702304907075 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702304907093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702304907095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.846 " "Worst-case setup slack is -4.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.846             -41.167 cpld_clk  " "   -4.846             -41.167 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741             -16.064 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "   -1.741             -16.064 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.379 " "Worst-case hold slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379              -1.379 cpld_clk  " "   -1.379              -1.379 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    1.413               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.740 " "Worst-case recovery slack is -4.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.740             -61.605 cpld_clk  " "   -4.740             -61.605 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225             -25.800 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "   -3.225             -25.800 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138              -3.225 game_state_code\[0\]  " "   -1.138              -3.225 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.102 " "Worst-case removal slack is -4.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.102             -69.265 game_state_code\[0\]  " "   -4.102             -69.265 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.171               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    3.171               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.683               0.000 cpld_clk  " "    4.683               0.000 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 cpld_clk  " "   -2.289              -2.289 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 game_state_code\[0\]  " "   -2.289              -2.289 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    0.234               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907137 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1702304907246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702304907283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702304907287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:27 2023 " "Processing ended: Mon Dec 11 11:28:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702304907409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702304908846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304908848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:28 2023 " "Processing started: Mon Dec 11 11:28:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304908848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304908848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_eda --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304908848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702304909647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "batalha_naval.vo C:/CD/CD_PBL_2/simulation/modelsim/ simulation " "Generated file batalha_naval.vo in folder \"C:/CD/CD_PBL_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702304909793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:29 2023 " "Processing ended: Mon Dec 11 11:28:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304909836 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304910564 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702304882013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304882014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:01 2023 " "Processing started: Mon Dec 11 11:28:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304882014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882015 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304882760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702304882804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702304882804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder_5maps.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder_5maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder_5maps " "Found entity 1: map_decoder_5maps" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_3b_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_3b_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_3b_counter " "Found entity 1: sync_3b_counter" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register5bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register5bitSIPO " "Found entity 1: register5bitSIPO" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895767 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "freq_div.v " "Can't analyze file -- file freq_div.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702304895774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895777 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(141) " "Verilog HDL Module Instantiation warning at batalha_naval.v(141): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(253) " "Verilog HDL Module Instantiation warning at batalha_naval.v(253): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 253 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(254) " "Verilog HDL Module Instantiation warning at batalha_naval.v(254): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 254 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702304895780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304895780 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable map_decoder_5maps.v(9) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(9): created implicit net for \"enable\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor110Out map_decoder_5maps.v(111) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(111): created implicit net for \"nor110Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor111Out map_decoder_5maps.v(112) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(112): created implicit net for \"nor111Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor120Out map_decoder_5maps.v(127) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(127): created implicit net for \"nor120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and120Out map_decoder_5maps.v(129) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(129): created implicit net for \"and120Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor130Out map_decoder_5maps.v(137) " "Verilog HDL Implicit Net warning at map_decoder_5maps.v(137): created implicit net for \"nor130Out\"" {  } { { "map_decoder_5maps.v" "" { Text "C:/CD/CD_PBL_2/map_decoder_5maps.v" 137 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_3b_counter.v(13) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(13): created implicit net for \"tff0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_3b_counter.v(23) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(23): created implicit net for \"tff1Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0Out sync_3b_counter.v(28) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(28): created implicit net for \"and0Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_3b_counter.v(35) " "Verilog HDL Implicit Net warning at sync_3b_counter.v(35): created implicit net for \"tff2Out\"" {  } { { "sync_3b_counter.v" "" { Text "C:/CD/CD_PBL_2/sync_3b_counter.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895782 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register5bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register5bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register5bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register5bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register5bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register5bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register5bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(21) " "Verilog HDL Implicit Net warning at display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_2/display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect demux1x2.v(6) " "Verilog HDL Implicit Net warning at demux1x2.v(6): created implicit net for \"notSelect\"" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895783 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable0 demux1x4.v(11) " "Verilog HDL Implicit Net warning at demux1x4.v(11): created implicit net for \"enable0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x4.v(12) " "Verilog HDL Implicit Net warning at demux1x4.v(12): created implicit net for \"enable1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect mux2x1.v(7) " "Verilog HDL Implicit Net warning at mux2x1.v(7): created implicit net for \"notSelect\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_w mux2x1.v(9) " "Verilog HDL Implicit Net warning at mux2x1.v(9): created implicit net for \"and0_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_w mux2x1.v(10) " "Verilog HDL Implicit Net warning at mux2x1.v(10): created implicit net for \"and1_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(15) " "Verilog HDL Implicit Net warning at debouncer.v(15): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895784 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux8x1.v(18) " "Verilog HDL Implicit Net warning at mux8x1.v(18): created implicit net for \"mux0_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux8x1.v(29) " "Verilog HDL Implicit Net warning at mux8x1.v(29): created implicit net for \"mux1_w\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux0_w mux4x1.v(15) " "Verilog HDL Implicit Net warning at mux4x1.v(15): created implicit net for \"mux0_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux1_w mux4x1.v(23) " "Verilog HDL Implicit Net warning at mux4x1.v(23): created implicit net for \"mux1_w\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(20) " "Verilog HDL Implicit Net warning at batalha_naval.v(20): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(22) " "Verilog HDL Implicit Net warning at batalha_naval.v(22): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation batalha_naval.v(24) " "Verilog HDL Implicit Net warning at batalha_naval.v(24): created implicit net for \"notEnablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(25) " "Verilog HDL Implicit Net warning at batalha_naval.v(25): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(31) " "Verilog HDL Implicit Net warning at batalha_naval.v(31): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(38) " "Verilog HDL Implicit Net warning at batalha_naval.v(38): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd batalha_naval.v(49) " "Verilog HDL Implicit Net warning at batalha_naval.v(49): created implicit net for \"loopEnd\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_state_code_w batalha_naval.v(78) " "Verilog HDL Implicit Net warning at batalha_naval.v(78): created implicit net for \"game_state_code_w\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notConfirmAttack batalha_naval.v(127) " "Verilog HDL Implicit Net warning at batalha_naval.v(127): created implicit net for \"notConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notYCoordCode2 batalha_naval.v(145) " "Verilog HDL Implicit Net warning at batalha_naval.v(145): created implicit net for \"notYCoordCode2\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableDemux0 batalha_naval.v(147) " "Verilog HDL Implicit Net warning at batalha_naval.v(147): created implicit net for \"enableDemux0\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed batalha_naval.v(246) " "Verilog HDL Implicit Net warning at batalha_naval.v(246): created implicit net for \"ledRgbRed\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 246 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "invalidXCoord batalha_naval.v(249) " "Verilog HDL Implicit Net warning at batalha_naval.v(249): created implicit net for \"invalidXCoord\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen batalha_naval.v(251) " "Verilog HDL Implicit Net warning at batalha_naval.v(251): created implicit net for \"ledRgbGreen\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702304895858 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "game_state_code_w 0 batalha_naval.v(78) " "Net \"game_state_code_w\" at batalha_naval.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702304895875 "|batalha_naval"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_freq_divider sync_freq_divider:freq_div_1 " "Elaborating entity \"sync_freq_divider\" for hierarchy \"sync_freq_divider:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop sync_freq_divider:freq_div_1\|t_flipflop:tff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"sync_freq_divider:freq_div_1\|t_flipflop:tff0\"" {  } { { "sync_freq_divider.v" "tff0" { Text "C:/CD/CD_PBL_2/sync_freq_divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerConfirmAttack " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerConfirmAttack\"" {  } { { "batalha_naval.v" "debouncerConfirmAttack" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_3b_counter sync_3b_counter:counterMatrixDisplay " "Elaborating entity \"sync_3b_counter\" for hierarchy \"sync_3b_counter:counterMatrixDisplay\"" {  } { { "batalha_naval.v" "counterMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5bitSIPO register5bitSIPO:registerMatrixDisplay " "Elaborating entity \"register5bitSIPO\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\"" {  } { { "batalha_naval.v" "registerMatrixDisplay" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0 " "Elaborating entity \"d_flipflop\" for hierarchy \"register5bitSIPO:registerMatrixDisplay\|d_flipflop:d_flipflop_0\"" {  } { { "register5bitSIPO.v" "d_flipflop_0" { Text "C:/CD/CD_PBL_2/register5bitSIPO.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:displayCode\[0\] " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:displayCode\[0\]\"" {  } { { "batalha_naval.v" "displayCode\[0\]" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux4x1:displayCode\[0\]\|mux2x1:mux0 " "Elaborating entity \"mux2x1\" for hierarchy \"mux4x1:displayCode\[0\]\|mux2x1:mux0\"" {  } { { "mux4x1.v" "mux0" { Text "C:/CD/CD_PBL_2/mux4x1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:displayDecoder " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:displayDecoder\"" {  } { { "batalha_naval.v" "displayDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder_5maps map_decoder_5maps:mapDecoder " "Elaborating entity \"map_decoder_5maps\" for hierarchy \"map_decoder_5maps:mapDecoder\"" {  } { { "batalha_naval.v" "mapDecoder" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 demux1x8:xCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\"" {  } { { "batalha_naval.v" "xCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0 " "Elaborating entity \"demux1x2\" for hierarchy \"demux1x8:xCoordDemuxHitsMap\|demux1x4:demux1x4_1\|demux1x2:demux0\"" {  } { { "demux1x4.v" "demux0" { Text "C:/CD/CD_PBL_2/demux1x4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:xCoordMuxLedRgb " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:xCoordMuxLedRgb\"" {  } { { "batalha_naval.v" "xCoordMuxLedRgb" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702304895966 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "45 " "Ignored 45 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "45 " "Ignored 45 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1702304896175 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1702304896175 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702304896534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702304897403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "game_state_code\[2\] " "No output dependent on input pin \"game_state_code\[2\]\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702304897433 "|batalha_naval|game_state_code[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702304897433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702304897433 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702304897433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702304897433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702304897433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:17 2023 " "Processing ended: Mon Dec 11 11:28:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304897581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702304897581 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1702304899589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702304899595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702304899595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "batalha_naval EPM240T100C5 " "Selected device EPM240T100C5 for design \"batalha_naval\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702304899600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702304899663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702304899663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702304899714 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702304899721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702304899937 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702304899937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 38 " "No exact pin location assignment(s) for 2 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702304899986 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702304900035 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702304900036 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1702304900044 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1702304900044 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpld_clk " "   1.000     cpld_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 game_state_code\[0\] " "   1.000 game_state_code\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "   1.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702304900044 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702304900044 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702304900056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702304900056 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702304900063 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cpld_clk Global clock in PIN 12 " "Automatically promoted signal \"cpld_clk\" to use Global clock in PIN 12" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 5 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900085 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out Global clock " "Automatically promoted some destinations of signal \"sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "Destination \"sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out\" may be non-global or may not use global clock" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900085 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900085 ""}  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_2/t_flipflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900085 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "andEnableAttack Global clock " "Automatically promoted some destinations of signal \"andEnableAttack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[1\]\|or0~1 " "Destination \"mux2x1:codeSelect\[1\]\|or0~1\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[1\]\|or0~0 " "Destination \"mux2x1:codeSelect\[1\]\|or0~0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "correctHits\[24\]~0 " "Destination \"correctHits\[24\]~0\" may be non-global or may not use global clock" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 176 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[0\]\|and1 " "Destination \"mux2x1:codeSelect\[0\]\|and1\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "correctHits\[18\]~2 " "Destination \"correctHits\[18\]~2\" may be non-global or may not use global clock" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 176 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux2x1:codeSelect\[0\]\|or0 " "Destination \"mux2x1:codeSelect\[0\]\|or0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "mux8x1:xCoordMuxLedRgb\|mux2x1:mux_2\|or0~6 " "Destination \"mux8x1:xCoordMuxLedRgb\|mux2x1:mux_2\|or0~6\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "demux1x4:yCoordDemuxHitsMap_0\[0\]\|demux1x2:demux0\|and0~0 " "Destination \"demux1x4:yCoordDemuxHitsMap_0\[0\]\|demux1x2:demux0\|and0~0\" may be non-global or may not use global clock" {  } { { "demux1x2.v" "" { Text "C:/CD/CD_PBL_2/demux1x2.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1702304900086 ""}  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 25 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900086 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debouncer:debouncerConfirmAttack\|or0 Global clock " "Automatically promoted signal \"debouncer:debouncerConfirmAttack\|or0\" to use Global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1702304900087 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1702304900087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1702304900090 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1702304900121 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1702304900180 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1702304900182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1702304900182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702304900182 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702304900192 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 25 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702304900192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 19 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702304900192 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702304900192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304900220 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702304900229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702304900433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304900638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702304900643 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702304901181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304901181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702304901230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+01 ns 4.7% " "7e+01 ns of routing delay (approximately 4.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1702304901600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/CD/CD_PBL_2/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702304901657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702304901657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702304902004 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702304902004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304902006 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702304902029 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702304902041 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1702304902093 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702304902174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5600 " "Peak virtual memory: 5600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:22 2023 " "Processing ended: Mon Dec 11 11:28:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304902238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702304902238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702304903691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304903692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:23 2023 " "Processing started: Mon Dec 11 11:28:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304903692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702304903692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_asm --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702304903692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702304904115 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702304904164 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702304904171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:24 2023 " "Processing ended: Mon Dec 11 11:28:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304904447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702304904447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702304906138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304906139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:25 2023 " "Processing started: Mon Dec 11 11:28:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304906139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702304906139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta batalha_naval -c batalha_naval " "Command: quartus_sta batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702304906140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702304906341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702304906598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702304906599 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304906669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304906669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702304906733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702304906993 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702304907065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907067 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " "create_clock -period 1.000 -name sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpld_clk cpld_clk " "create_clock -period 1.000 -name cpld_clk cpld_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name game_state_code\[0\] game_state_code\[0\] " "create_clock -period 1.000 -name game_state_code\[0\] game_state_code\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702304907069 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702304907069 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702304907075 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1702304907093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702304907095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.846 " "Worst-case setup slack is -4.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.846             -41.167 cpld_clk  " "   -4.846             -41.167 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.741             -16.064 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "   -1.741             -16.064 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.379 " "Worst-case hold slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379              -1.379 cpld_clk  " "   -1.379              -1.379 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    1.413               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.740 " "Worst-case recovery slack is -4.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.740             -61.605 cpld_clk  " "   -4.740             -61.605 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225             -25.800 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "   -3.225             -25.800 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138              -3.225 game_state_code\[0\]  " "   -1.138              -3.225 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.102 " "Worst-case removal slack is -4.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.102             -69.265 game_state_code\[0\]  " "   -4.102             -69.265 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.171               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    3.171               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.683               0.000 cpld_clk  " "    4.683               0.000 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 cpld_clk  " "   -2.289              -2.289 cpld_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 game_state_code\[0\]  " "   -2.289              -2.289 game_state_code\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out  " "    0.234               0.000 sync_freq_divider:freq_div_1\|t_flipflop:tff12\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702304907137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702304907137 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1702304907246 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702304907283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702304907287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:27 2023 " "Processing ended: Mon Dec 11 11:28:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304907409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702304907409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702304908846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702304908848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 11:28:28 2023 " "Processing started: Mon Dec 11 11:28:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702304908848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304908848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_eda --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304908848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702304909647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "batalha_naval.vo C:/CD/CD_PBL_2/simulation/modelsim/ simulation " "Generated file batalha_naval.vo in folder \"C:/CD/CD_PBL_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702304909793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 11:28:29 2023 " "Processing ended: Mon Dec 11 11:28:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702304909836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702304909836 ""}
