{
  "public_data_at_usn": "2021-06-08T00:00:00Z",
  "crd": "2021-06-08T00:00:00Z",
  "candidate": "CVE-2020-24512",
  "public_date": "2021-06-09T19:15:00Z",
  "references": [
    {
      "reference": "https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2020-24512"
    },
    {
      "reference": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00464.html"
    },
    {
      "reference": "https://ubuntu.com/security/notices/USN-4985-1"
    }
  ],
  "description": "Observable timing discrepancy in some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.",
  "ubuntu_description": "Travis Downs discovered that some Intel processors did not properly flush cache-lines for trivial-data values. This may allow an unauthorized user to infer the presence of these trivial-data-cache-lines via timing sidechannel attacks. A local attacker could use this to expose sensitive information.",
  "notes": [
    {
      "note": "sbeattie\u003e INTEL-TA-00464"
    },
    {
      "note": "sbeattie\u003e no kernel component to this MCU update"
    }
  ],
  "bugs": [],
  "priority": "medium",
  "discovered_by": "Travis Downs",
  "assigned_to": "amurray",
  "patches": [
    {
      "package_name": "intel-microcode",
      "release_patches": [
        {
          "release_name": "trusty",
          "status": "ignored",
          "note": "out of standard support"
        }
      ]
    }
  ],
  "upstreams": []
}
