Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Lecture\Project_2\SHA3\quartus\unnamed.qsys --synthesis=VERILOG --output-directory=E:\Lecture\Project_2\SHA3\quartus\unnamed\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/unnamed.qsys
Progress: Reading input file
Progress: Adding rs232_0 [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module rs232_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: rs232_0: Starting Generation of RS232 UART
Error: rs232_0: The input clock frequency must be known at generation time.
Info: rs232_0: "unnamed" instantiated altera_up_avalon_rs232 "rs232_0"
Info: unnamed: Done "unnamed" with 2 modules, 6 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
