m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Greg/GitHub/FPGA/Codes/submarines/simulation/modelsim
Egsensor
w1429548623
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd
FC:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd
l0
L12
V?[JF5CWDi2A=AP0V364RC3
!s100 Fa9?KSQdREn7Ymd:mDLjY1
Z3 OV;C;10.3c;59
31
Z4 !s110 1429612264
!i10b 1
!s108 1429612264.877000
!s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd|
!s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/gsensor.vhd|
!i113 1
Z5 o-93 -work work
Z6 tExplicit 1
Eram_rockets
Z7 w1429612121
Z8 DPx9 altera_mf 20 altera_mf_components 0 22 BcHSMKj:G1nRHbg_[4bW[2
R1
R2
R0
Z9 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd
Z10 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd
l0
L43
VGz_JA^8W3QXk5SRem>bW^0
!s100 2KjU^gj^IzbL<b]cNf;a;2
R3
31
R4
!i10b 1
Z11 !s108 1429612264.471000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd|
Z13 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_rockets.vhd|
!i113 1
R5
R6
Asyn
R8
R1
R2
DEx4 work 11 ram_rockets 0 22 Gz_JA^8W3QXk5SRem>bW^0
l64
L59
VSCFKXY=JXQ1;7nQC36W<@2
!s100 Bgl4iIaAio;X742_gBIK^3
R3
31
R4
!i10b 1
R11
R12
R13
!i113 1
R5
R6
Eram_sub
Z14 w1429612059
R8
R1
R2
R0
Z15 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd
Z16 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd
l0
L43
V?mzAO21?88VGKIe0aG@NR0
!s100 ch7F782=fj27;`e]3fBj_1
R3
31
R4
!i10b 1
Z17 !s108 1429612264.050000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd|
Z19 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/ram_sub.vhd|
!i113 1
R5
R6
Asyn
R8
R1
R2
DEx4 work 7 ram_sub 0 22 ?mzAO21?88VGKIe0aG@NR0
l64
L59
V53[f7a`NToZW1319Ulfkk2
!s100 _KbKR;03>OL]Y;B[FmB`^0
R3
31
R4
!i10b 1
R17
R18
R19
!i113 1
R5
R6
Ereset_delay
Z20 w1426785248
Z21 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z22 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
R0
Z23 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd
Z24 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd
l0
L13
V23NP_HS5m9cAg^@@c0[Wo2
!s100 O[KSeASeZd[il;L[1f@^T2
R3
31
Z25 !s110 1429612262
!i10b 1
Z26 !s108 1429612262.147000
Z27 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd|
Z28 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/reset_delay.vhd|
!i113 1
R5
R6
Atranslated
R21
R22
R1
R2
DEx4 work 11 reset_delay 0 22 23NP_HS5m9cAg^@@c0[Wo2
l26
L21
VQS8IgQ=;UZ1z60=hi`_n?2
!s100 EFo83<:=1LVR76=Ti4mCc1
R3
31
R25
!i10b 1
R26
R27
R28
!i113 1
R5
R6
Espi_controller
Z29 w1390551490
Z30 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z31 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
R21
R22
R1
R2
R0
Z32 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd
Z33 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd
l0
L13
ValGmOcziY3I8dUjMW1Qa^2
!s100 1c?=49Da3HA2k`J`kgbjk0
R3
31
Z34 !s110 1429612263
!i10b 1
Z35 !s108 1429612263.582000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd|
Z37 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_controller.vhd|
!i113 1
R5
R6
Atranslated
R30
R31
R21
R22
R1
R2
DEx4 work 14 spi_controller 0 22 alGmOcziY3I8dUjMW1Qa^2
l76
L63
VS3Clz?S6<l6RVj]nR7_b>2
!s100 NLXeWNS_TOB>KR[gmL?Yj3
R3
31
R34
!i10b 1
R35
R36
R37
!i113 1
R5
R6
Espi_ee_config
Z38 w1427064480
R21
R22
R1
R2
R0
Z39 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd
Z40 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd
l0
L12
V;z1zFeM0LZQ1zHBNO`^X:1
!s100 @9J_bRf7BYF8>PVTfH?Pg2
R3
31
R34
!i10b 1
Z41 !s108 1429612263.036000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd|
Z43 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/spi_ee_config.vhd|
!i113 1
R5
R6
Atranslated
R21
R22
R1
R2
DEx4 work 13 spi_ee_config 0 22 ;z1zFeM0LZQ1zHBNO`^X:1
l121
L54
V3TY5BC5S@X9aN9EnIGEBi0
!s100 CQJ;jemGJQ=CFl>aDN6TM1
R3
31
R34
!i10b 1
R41
R42
R43
!i113 1
R5
R6
Espipll
Z44 w1426789376
R1
R2
R0
Z45 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd
Z46 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd
l0
L14
VaXU1A6oGMcn[cXhi^h:RT1
!s100 czP39_SnTBhQDAe]hWTBY0
R3
31
R25
!i10b 1
Z47 !s108 1429612262.537000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd|
Z49 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/spipll.vhd|
!i113 1
R5
R6
Asyn
R1
R2
DEx4 work 6 spipll 0 22 aXU1A6oGMcn[cXhi^h:RT1
l105
L25
V^2i3iVKEaQgh9QRW[S`M10
!s100 1>;6f5z:KJ5G377z[3^jO3
R3
31
R25
!i10b 1
R47
R48
R49
!i113 1
R5
R6
vspipll_altpll
Z50 !s110 1429612261
!i10b 1
!s100 DQ2AAYYdN]AKRnNeK`0YU0
IC`S?nzE5lzSl5@kfbQR3z1
V`JN@9S9cnhjKRR_L]QIcM3
R0
w1429186890
8C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v
FC:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v
L0 30
OV;L;10.3c;59
r1
!s85 0
31
!s108 1429612261.632000
!s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db|C:/Users/Greg/GitHub/FPGA/Codes/submarines/db/spipll_altpll.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/Greg/GitHub/FPGA/Codes/submarines/db
Evga
Z51 w1429608635
Z52 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R21
R22
R1
R2
R0
Z53 8C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd
Z54 FC:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd
l0
L7
VI?;61KPWDUh4J5Ek0S3`I1
!s100 I]CRXI@ecE8Fld5ehL[Zh3
R3
31
R50
!i10b 1
Z55 !s108 1429612261.710000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd|
Z57 !s107 C:/Users/Greg/GitHub/FPGA/Codes/submarines/vga.vhd|
!i113 1
R5
R6
Avga_arch
R52
R21
R22
R1
R2
DEx4 work 3 vga 0 22 I?;61KPWDUh4J5Ek0S3`I1
l106
L46
VNMD8mOi]HoBNn?=3O=7QD0
!s100 @<XkMHRTG__=fz4cP;2Ni0
R3
31
R50
!i10b 1
R55
R56
R57
!i113 1
R5
R6
