#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan 22 12:15:23 2020
# Process ID: 9736
# Current directory: C:/Users/Torres/Desktop/pb_APP_log_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17232 C:\Users\Torres\Desktop\pb_APP_log_seq\pb_APP_log_seq.xpr
# Log file: C:/Users/Torres/Desktop/pb_APP_log_seq/vivado.log
# Journal file: C:/Users/Torres/Desktop/pb_APP_log_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Torres/Google Drive/Université/S4 GI/App2/pb_APP_log_seq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-2338] Canceling the chanreset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1

launch_runs synreset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Couldn't access process for termination

exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 12:17reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1

launch_runs synth_1
[Wed Jan 22 12:17:14 2020] Launched synth_1...
Run output will be captured here: C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
Finished Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.211 ; gain = 440.137
reset_run synth_1
launch_runs synth_1
[Wed Jan 22 14:44:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1
[Wed Jan 22 14:45:41 2020] Launched synth_1...
Run output will be captured here: C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed Jan 22 14:54:08 2020] Launched synth_1...
Run output will be captured here: C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
Finished Parsing XDC File [C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.srcs/constrs_1/new/circuit_tr_signal.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1678.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

close_project
create_project http_server C:/Source/Projet-S4/Web-Server/http_server -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.281 ; gain = 0.000
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : <C:\Source\Projet-S4\Web-Server\http_server\http_server.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1729.281 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_4bits}] [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1842.309 ; gain = 3.801
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4120_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_0/GPIO
endgroup
make_wrapper -files [get_files C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : <C:\Source\Projet-S4\Web-Server\http_server\http_server.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Source/Projet-S4/Web-Server/http_server/http_server.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jan 23 13:27:35 2020] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/synth_1/runme.log
[Thu Jan 23 13:27:36 2020] Launched impl_1...
Run output will be captured here: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1971.930 ; gain = 90.945
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
reset_run synth_1
reset_run design_1_auto_pc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 23 13:31:42 2020] Launched design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_pc_0_synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/synth_1/runme.log
[Thu Jan 23 13:31:42 2020] Launched impl_1...
Run output will be captured here: C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.745 . Memory (MB): peak = 2154.836 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.747 . Memory (MB): peak = 2154.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2154.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.195 ; gain = 225.406
file mkdir C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk
file copy -force C:/Source/Projet-S4/Web-Server/http_server/http_server.runs/impl_1/design_1_wrapper.sysdef C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk -hwspec C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk -hwspec C:/Source/Projet-S4/Web-Server/http_server/http_server.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2262.438 ; gain = 0.000
open_project C:/Users/Torres/Desktop/pb_APP_log_seq/pb_APP_log_seq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2262.438 ; gain = 0.000
