# One mnemonic per line.
# Keep this list synchronized with implemented Sail semantics.

# ALU (initial bring-up subset)
ADD
ADDW
ADDI
ADDIW
SUB
SUBW
SUBI
SUBIW
AND
ANDW
ANDI
ANDIW
OR
ORW
ORI
XOR
XORW
XORI

# Shifts
SLL
SLLI
SLLIW
SLLW
SRL
SRLI
SRLIW
SRLW
SRA
SRAI
SRAIW
SRAW

# Compressed shifts
C.SLLI
C.SRLI

# Bit operations (bitfield wrap-around)
BXS
BXU
ROR
CLZ
CTZ
BCNT
BIC
BIS
REV

# BRU: compares and commit-argument setting
CMP.EQ
CMP.NE
CMP.LT
CMP.GE
CMP.LTU
CMP.GEU
CMP.AND
CMP.OR
CMP.EQI
CMP.NEI
CMP.LTI
CMP.GEI
CMP.LTUI
CMP.GEUI
CMP.ANDI
CMP.ORI

SETC.EQ
SETC.NE
SETC.LT
SETC.GE
SETC.LTU
SETC.GEU
SETC.AND
SETC.OR
SETC.EQI
SETC.NEI
SETC.LTI
SETC.GEI
SETC.LTUI
SETC.GEUI
SETC.ANDI
SETC.ORI

# HL (48-bit) immediate forms
HL.CMP.EQI
HL.CMP.NEI
HL.CMP.LTI
HL.CMP.GEI
HL.CMP.LTUI
HL.CMP.GEUI
HL.CMP.ANDI
HL.CMP.ORI

HL.SETC.EQI
HL.SETC.NEI
HL.SETC.LTI
HL.SETC.GEI
HL.SETC.LTUI
HL.SETC.GEUI
HL.SETC.ANDI
HL.SETC.ORI

# Compressed (16-bit)
C.SETC.EQ
C.SETC.NE

# BRU control-transfer (vec engine scalar lane)
B.EQ
B.NE
B.LT
B.GE
B.LTU
B.GEU
B.NZ
B.Z
J
JR

# PC-relative
ADDTPC
HL.ADDTPC
SETRET
HL.SETRET
C.SETRET

# Compound ops
CSEL

# Multi-cycle ALU
DIV
DIVU
DIVW
DIVUW
REM
REMU
REMW
REMUW
MUL
MULU
MULW
MULUW
MADD
MADDW

# Max/Min
MAX
MAXU
MIN
MINU

# Immediate materialization
LUI
HL.LUI
HL.LIS
HL.LIU

# Word-immediate logical
ORIW
XORIW

# Integer ALU
ADD
SUB
AND
OR
XOR
ADDI
SUBI
ANDI
ORI
XORI

# Integer ALU (word)
ADDW
SUBW
ANDW
ORW
XORW
ADDIW
SUBIW
ANDIW

# Shifts
SLL
SRL
SRA
SLLI
SRLI
SRAI
SLLW
SRLW
SRAW
SLLIW
SRLIW
SRAIW

# HL extended-immediate logical
HL.ANDI
HL.ORI
HL.XORI
HL.ANDIW
HL.ORIW
HL.XORIW

# Prefetch (non-faulting hints)
PRF
PRFI.U
HL.PRF
HL.PRF.A
HL.PRFI.U
HL.PRFI.UA

# Floating-point compare (ordered)
FEQ
FEQS
FLT
FLTS
FGE
FGES
FNE
FNES

# Floating-point max/min (ordered)
FMAX
FMIN
FABS

# Execution control
ASSERT
EBREAK
FENCE.I
FENCE.D

# Block split / transform hints
BWT
BWI
BWE
BSE

# HL multi-cycle ALU (two-destination)
HL.DIV
HL.DIVU
HL.DIVW
HL.DIVUW
HL.REM
HL.REMU
HL.REMW
HL.REMUW
HL.MUL
HL.MULU
HL.MADD
HL.MADDW

# Scalar loads/stores (AGU)
LB
LBU
LH
LHU
LW
LWU
LD
SB
SH
SW
SD
SH.U
SW.U
SD.U

# Immediate-offset loads/stores
LBI
LBUI
LHI
LHUI
LWI
LWUI
LDI
LDI.U
SBI
SHI
SHI.U
SWI
SWI.U
SDI
SDI.U

# PCR forms (PC aligned to 4, simm17<<2)
LB.PCR
LBU.PCR
LH.PCR
LHU.PCR
LW.PCR
LWU.PCR
LD.PCR
SB.PCR
SH.PCR
SW.PCR
SD.PCR

# HL pre/post-index loads/stores (Dst1/Rd = updated base)
HL.LB.PR
HL.LB.PO
HL.LBU.PR
HL.LBU.PO
HL.LH.PR
HL.LH.PO
HL.LHU.PR
HL.LHU.PO
HL.LW.PR
HL.LW.PO
HL.LWU.PR
HL.LWU.PO
HL.LD.PR
HL.LD.PO
HL.SB.PR
HL.SB.PO
HL.SH.PR
HL.SH.PO
HL.SW.PR
HL.SW.PO
HL.SD.PR
HL.SD.PO

# Atomic operations (staged as RMW; aq/rl/f modifiers ignored)
LW.ADD
LW.AND
LW.OR
LW.XOR
LW.SMAX
LW.SMIN
LW.UMAX
LW.UMIN
LD.ADD
LD.AND
LD.OR
LD.XOR
LD.SMAX
LD.SMIN
LD.UMAX
LD.UMIN
SW.ADD
SW.AND
SW.OR
SW.XOR
SW.SMAX
SW.SMIN
SW.UMAX
SW.UMIN
SD.ADD
SD.AND
SD.OR
SD.XOR
SD.SMAX
SD.SMIN
SD.UMAX
SD.UMIN

# Exclusive load/store + swap + CAS (ARM-style staged)
LR.B
LR.H
LR.W
LR.D
SC.B
SC.H
SC.W
SC.D
SWAPB
SWAPH
SWAPW
SWAPD
HL.CASB
HL.CASH
HL.CASW
HL.CASD
