#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 23 19:52:40 2025
# Process ID: 46312
# Current directory: D:/FPGA/matrix_matrix_mul3/viviado_platform
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36912 D:\FPGA\matrix_matrix_mul3\viviado_platform\viviado_platform.xpr
# Log file: D:/FPGA/matrix_matrix_mul3/viviado_platform/vivado.log
# Journal file: D:/FPGA/matrix_matrix_mul3/viviado_platform\vivado.jou
# Running On: hutong, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34038 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [BD 41-2576] File 'D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci' referenced by design 'design_1' could not be found.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1286.469 ; gain = 443.555
open_bd_design {D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
INFO: [BD 41-434] Could not find an IP with XCI file by name: design_1_auto_pc_0 
Successfully read diagram <design_1> from block design file <D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.703 ; gain = 84.051
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
INFO: [xilinx.com:ip:axi_dma:7.1-1] design_1_axi_dma_0_0: S2MM Channel Burst Length has been adapted (User value : 128; Adapted value : 64) to max possible allowed value.
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_addr_width {64} \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {512} \
  CONFIG.c_mm2s_burst_size {64} \
  CONFIG.c_s_axis_s2mm_tdata_width {512} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8001_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]'
set_property CONFIG.c_addr_width {32} [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8001_0000 [ 64K ]>.
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]'
delete_bd_objs [get_bd_cells axi_dma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_m_axis_mm2s_tdata_width {512} \
  CONFIG.c_mm2s_burst_size {64} \
  CONFIG.c_s2mm_burst_size {64} \
  CONFIG.c_s_axis_s2mm_tdata_width {512} \
] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (199 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (199 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/zynq_ultra_ps_e_0/Data' at <0x8001_0000 [ 64K ]>.
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "DDR" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "" is_range "false"}} [get_bd_cells /axi_dma_0]
set_property PFM.AXIS_PORT {M_AXIS_MM2S {type "M_AXIS" sptag "DDR" is_range "false"} S_AXIS_S2MM {type "S_AXIS" sptag "DDR" is_range "false"}} [get_bd_cells /axi_dma_0]
save_bd_design
Wrote  : <D:\FPGA\matrix_matrix_mul3\viviado_platform\viviado_platform.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_dma_0/m_axi_mm2s_aclk
/axi_dma_0/m_axi_s2mm_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]'
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins clk_wiz_0/clk_out2]
startgroup
endgroup
generate_target all [get_files  D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_MM2S' to master interface '/axi_dma_0/M_AXI_MM2S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/axi_dma_0/Data_S2MM' to master interface '/axi_dma_0/M_AXI_S2MM'. Please either complete or remove this path to resolve.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

Wrote  : <D:\FPGA\matrix_matrix_mul3\viviado_platform\viviado_platform.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.4-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2129.215 ; gain = 380.355
export_ip_user_files -of_objects [get_files D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files -ipstatic_source_dir D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/modelsim} {questa=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/questa} {riviera=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/riviera} {activehdl=D:/FPGA/matrix_matrix_mul3/viviado_platform/viviado_platform.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_cells axi_dma_0]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M01_AXI'
WARNING: [BD 41-2589] Platform should have atleast one axi memory mapped master interface. Enable a master AXI interface as platform AXI_PORT.
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for ps8_0_axi_periph/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM0_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [PFM-62] PFM.AXI_PORT for zynq_ultra_ps_e_0/M_AXI_HPM1_FPD does not have an sptag specified, so is being assigned an auto generated name of GP
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_pc/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_intc_0/intr

exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 24 18:39:28 2025...
