# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module cocotb_top --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/rongshao/.local/lib/python3.10/site-packages/cocotb/libs -L/home/rongshao/.local/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator -f /mnt/e/my_share/ic_prj/project/cocotb/filelist/filelist.f --trace --timing --coverage --assert -Wno-WIDTH -Wno-CASEINCOMPLETE /mnt/e/my_share/ic_prj/project/cocotb/tb/cocotb_top.v /home/rongshao/.local/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S  15925456    16916  1743835696   492200997  1743835696   492200997 "/home/rongshao/verilator/bin/verilator_bin"
S      6525    23162  1743835697   562201702  1743835697   562201702 "/home/rongshao/verilator/share/verilator/include/verilated_std.sv"
S      2787    23144  1743835697   562201702  1743835697   562201702 "/home/rongshao/verilator/share/verilator/include/verilated_std_waiver.vlt"
S       193 281474976949105  1743782233   546944500  1743782233   546944500 "/mnt/e/my_share/ic_prj/project/cocotb/filelist/filelist.f"
S      1287 1407374883791731  1743861687   376724800  1743861687   376724800 "/mnt/e/my_share/ic_prj/project/cocotb/tb/cocotb_top.v"
S      1975 281474976946958  1743762064   471834700  1743762064   471834700 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_baud.v"
S      2092 281474976946959  1743762081   475853800  1743762081   475853800 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_fifo.v"
S     13210 281474976946960  1743862661   923955800  1743862661   923955800 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_reg_if.v"
S     11214 281474976946961  1743762255   344781000  1743762255   344781000 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_rx.v"
S      4117 281474976946962  1743843941   713397500  1743843941   713397500 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_top.v"
S      8633 9851624185109260  1743762224   524208700  1743762224   524208700 "/mnt/e/my_share/ic_prj/project/rtl/uart/uart_tx.v"
T      5868 1407374883799388  1743869087   453812500  1743869087   453812500 "sim_build/Vtop.cpp"
T      4186 1407374883799387  1743869087   449816900  1743869087   449816900 "sim_build/Vtop.h"
T      2315 1407374883799406  1743869087   553093200  1743869087   553093200 "sim_build/Vtop.mk"
T       669 1407374883799386  1743869087   449816900  1743869087   449816900 "sim_build/Vtop__Dpi.cpp"
T       520 1407374883799385  1743869087   445826100  1743869087   445826100 "sim_build/Vtop__Dpi.h"
T     55419 1688849860510039  1743869087   441811000  1743869087   441811000 "sim_build/Vtop__Syms.cpp"
T      2048 1407374883799384  1743869087   441811000  1743869087   441811000 "sim_build/Vtop__Syms.h"
T       290 1407374883799403  1743869087   545091800  1743869087   545091800 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T     29055 1407374883799404  1743869087   549116800  1743869087   549116800 "sim_build/Vtop__Trace__0.cpp"
T     73300 1407374883799402  1743869087   545091800  1743869087   545091800 "sim_build/Vtop__Trace__0__Slow.cpp"
T     34230 1407374883799390  1743869087   457834900  1743869087   457834900 "sim_build/Vtop___024root.h"
T    817763 1407374883799395  1743869087   509370600  1743869087   509370600 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T    701853 1407374883799393  1743869087   477810300  1743869087   477810300 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     82680 1407374883799396  1743869087   513382100  1743869087   513382100 "sim_build/Vtop___024root__DepSet_h84412442__1.cpp"
T      6230 1407374883799397  1743869087   513382100  1743869087   513382100 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     44312 1407374883799394  1743869087   483929000  1743869087   483929000 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      2828 1407374883799392  1743869087   461830200  1743869087   461830200 "sim_build/Vtop___024root__Slow.cpp"
T       773 1407374883799389  1743869087   453812500  1743869087   453812500 "sim_build/Vtop__pch.h"
T      1521 1407374883799407  1743869087   553093200  1743869087   553093200 "sim_build/Vtop__ver.d"
T         0        0  1743869087   553093200  1743869087   553093200 "sim_build/Vtop__verFiles.dat"
T      2061 1407374883799405  1743869087   549116800  1743869087   549116800 "sim_build/Vtop_classes.mk"
T      1672 1407374883799391  1743869087   457834900  1743869087   457834900 "sim_build/Vtop_uart_fifo.h"
T    263948 1407374883799401  1743869087   541090000  1743869087   541090000 "sim_build/Vtop_uart_fifo__DepSet_h575d5d84__0.cpp"
T    162035 1407374883799399  1743869087   525015800  1743869087   525015800 "sim_build/Vtop_uart_fifo__DepSet_h575d5d84__0__Slow.cpp"
T      1794 1407374883799400  1743869087   529016200  1743869087   529016200 "sim_build/Vtop_uart_fifo__DepSet_h9bd12567__0__Slow.cpp"
T      1524 1407374883799398  1743869087   517383200  1743869087   517383200 "sim_build/Vtop_uart_fifo__Slow.cpp"
