#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 21 21:17:11 2021
# Process ID: 27539
# Current directory: /home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/simpleALU/xsim_script.tcl}
# Log file: /home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/simpleALU/xsim_script.tcl
source simpleALU.tcl
