
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000044                       # Number of seconds simulated
sim_ticks                                    44013500                       # Number of ticks simulated
final_tick                                   44013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                      0                       # Simulator instruction rate (inst/s)
host_op_rate                                        0                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                    557                       # Simulator tick rate (ticks/s)
host_mem_usage                                8653456                       # Number of bytes of host memory used
host_seconds                                 78974.93                       # Real time elapsed on the host
sim_insts                                       13187                       # Number of instructions simulated
sim_ops                                         25863                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           31488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        31488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31488                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 774                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          715416861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          410056006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1125472866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     715416861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        715416861                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         715416861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         410056006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1125472866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  49536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      43913000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.550336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.585646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.557329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           46     30.87%     30.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           39     26.17%     57.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     13.42%     70.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      6.71%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      6.04%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.68%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.36%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      4.03%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      6.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          149                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12134250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                26646750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15677.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34427.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1125.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1125.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56735.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   449820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2299080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3991140                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                84480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        14131440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         1555680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               25801155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            586.206697                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             34990500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        53500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      4049250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       7619000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     30991750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   706860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3227280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              5604240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               131520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        14036820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          229920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               27358980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            621.600750                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             31326250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       121000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       598500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      11198500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     30795500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    7036                       # Number of BP lookups
system.cpu.branchPred.condPredicted              7036                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1207                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 5846                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     739                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                185                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5846                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                920                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4926                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          749                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        44013500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            88028                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              22270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          34530                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        7036                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1659                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         25559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2654                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           876                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                      4786                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              50159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.355908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.835349                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    39705     79.16%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      472      0.94%     80.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      567      1.13%     81.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      530      1.06%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      663      1.32%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      673      1.34%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      639      1.27%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      316      0.63%     86.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     6594     13.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                50159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.079929                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.392262                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    20447                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 19268                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      8259                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   858                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1327                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  62520                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1327                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    21177                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    7650                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1801                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      8314                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  9890                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  58163                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    26                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    165                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9586                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               63295                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                142659                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            84968                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2311                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 28575                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    34720                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2701                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 5238                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5007                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               129                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               85                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      48554                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 203                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     41788                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               189                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           22893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        31049                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         50159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.833111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.828615                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               38531     76.82%     76.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2642      5.27%     82.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1917      3.82%     85.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1370      2.73%     88.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1644      3.28%     91.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1432      2.85%     94.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1344      2.68%     97.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 830      1.65%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 449      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           50159                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     498     68.31%     68.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    26      3.57%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    123     16.87%     88.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      3.98%     92.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                18      2.47%     95.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      4.80%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               734      1.76%      1.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 31619     75.67%     77.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.05%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.05%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 763      1.83%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4207     10.07%     89.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3716      8.89%     98.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.52%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            488      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  41788                       # Type of FU issued
system.cpu.iq.rate                           0.474713                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         729                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017445                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             131552                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             69826                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        36831                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                3101                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1834                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1479                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  40197                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1586                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              261                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2745                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1968                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1327                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3716                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3316                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               48757                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1093                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  5238                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 5007                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3289                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            252                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1381                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1633                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 39401                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  4081                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2387                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         8001                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     3497                       # Number of branches executed
system.cpu.iew.exec_stores                       3920                       # Number of stores executed
system.cpu.iew.exec_rate                     0.447596                       # Inst execution rate
system.cpu.iew.wb_sent                          38883                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         38310                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     25725                       # num instructions producing a value
system.cpu.iew.wb_consumers                     40908                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.435202                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628850                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           22910                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1318                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        46309                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.558488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.586734                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        38687     83.54%     83.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2131      4.60%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1351      2.92%     91.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1315      2.84%     93.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          903      1.95%     95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          356      0.77%     96.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          309      0.67%     97.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          217      0.47%     97.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1040      2.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        46309                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                13187                       # Number of instructions committed
system.cpu.commit.committedOps                  25863                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           5532                       # Number of memory references committed
system.cpu.commit.loads                          2493                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       2607                       # Number of branches committed
system.cpu.commit.fp_insts                       1458                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     25023                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          277      1.07%      1.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            19273     74.52%     75.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.09%     75.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.08%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            738      2.85%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2299      8.89%     87.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2551      9.86%     97.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.75%     98.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          488      1.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             25863                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1040                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        94042                       # The number of ROB reads
system.cpu.rob.rob_writes                      101448                       # The number of ROB writes
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       13187                       # Number of Instructions Simulated
system.cpu.committedOps                         25863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.675362                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.675362                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.149805                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.149805                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    53395                       # number of integer regfile reads
system.cpu.int_regfile_writes                   29959                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2064                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      785                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     18133                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    10749                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   16516                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      2                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           161.704003                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.208481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   161.704003                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.157914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.157914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.274414                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             14765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            14765                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         3407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3407                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         2877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2877                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          6284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         6284                       # number of overall hits
system.cpu.dcache.overall_hits::total            6284                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           316                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          479                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            479                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          479                       # number of overall misses
system.cpu.dcache.overall_misses::total           479                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     27099500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27099500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     14018500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14018500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     41118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     41118000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     41118000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     41118000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         3723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         3040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         6763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         6763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         6763                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         6763                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.084878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084878                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.053618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053618                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.070827                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.070827                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070827                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070827                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 85757.911392                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85757.911392                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86003.067485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86003.067485                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 85841.336117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 85841.336117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 85841.336117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85841.336117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          294                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          195                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          121                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          284                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     13855500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13855500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     25458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     25458000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25458000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032501                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.053618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041993                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 95888.429752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95888.429752                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85003.067485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85003.067485                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89640.845070                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89640.845070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89640.845070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89640.845070                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallRowMisses            479                       # number of overall misses with row preference
system.cpu.dcache.MJL_overallRowHits             6284                       # number of overall hits with row preference
system.cpu.dcache.MJL_overallRowAccesses         6763                       # number of overall accesses with row preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               128                       # number of replacements
system.cpu.icache.tags.tagsinuse           224.861285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               513                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.005848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   224.861285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.439182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.439182                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20950                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20950                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         4107                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4107                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          4107                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4107                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         4107                       # number of overall hits
system.cpu.icache.overall_hits::total            4107                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           679                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          679                       # number of overall misses
system.cpu.icache.overall_misses::total           679                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53921500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53921500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53921500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53921500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53921500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         4786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         4786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         4786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4786                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.141872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.141872                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.141872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.141872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.141872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.141872                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79413.107511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79413.107511                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79413.107511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79413.107511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79413.107511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79413.107511                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          113                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          514                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     42204500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42204500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     42204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42204500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     42204500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42204500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.107397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.107397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.107397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.107397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.107397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.107397                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 82109.922179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82109.922179                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 82109.922179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82109.922179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 82109.922179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82109.922179                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses            679                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits             4107                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses         4786                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   411.523586                       # Cycle average of tags in use
system.l2.tags.total_refs                         152                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.196382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        249.527650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        161.995936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.007615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012559                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.023621                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     57718                       # Number of tag accesses
system.l2.tags.data_accesses                    57718                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          128                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              128                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                    20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       21                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   20                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                      21                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 161                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              492                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             121                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 492                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 282                       # number of demand (read+write) misses
system.l2.demand_misses::total                    774                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                492                       # number of overall misses
system.l2.overall_misses::cpu.data                282                       # number of overall misses
system.l2.overall_misses::total                   774                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13588500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     41213000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     41213000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     11417500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11417500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      41213000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      25006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66219000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     41213000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     25006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66219000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          128                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          128                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            512                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               512                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  795                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              512                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 795                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.993827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993827                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.960938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960938                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.960938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.996466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973585                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.960938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.996466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973585                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84400.621118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84400.621118                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83766.260163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83766.260163                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 94359.504132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94359.504132                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83766.260163                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88673.758865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85554.263566                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83766.260163                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88673.758865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85554.263566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            161                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          492                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          121                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          121                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              774                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11978500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     36293000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36293000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     10207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10207500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     22186000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58479000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     22186000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58479000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.993827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.960938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.960938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.996466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.960938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.996466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973585                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74400.621118                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74400.621118                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73766.260163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73766.260163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 84359.504132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84359.504132                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73766.260163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78673.758865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75554.263566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73766.260163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78673.758865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75554.263566                       # average overall mshr miss latency
system.l2.MJL_overallRowMisses                    774                       # number of overall misses with row preference
system.l2.MJL_overallRowHits                      152                       # number of overall hits with row preference
system.l2.MJL_overallRowAccesses                  926                       # number of overall accesses with row preference
system.membus.snoop_filter.tot_requests           774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                613                       # Transaction distribution
system.membus.trans_dist::ReadExReq               161                       # Transaction distribution
system.membus.trans_dist::ReadExResp              161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           613                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 774                       # Request fanout histogram
system.membus.reqLayer2.occupancy              942000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4107750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          928                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     44013500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              162                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             162                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  59200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006266                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    793     99.37%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             594000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            425000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
