// Seed: 265990471
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = -1'b0 & (1);
endmodule
module module_1 #(
    parameter id_11 = 32'd59
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  inout wire _id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4[id_11];
  module_0 modCall_1 (
      id_12,
      id_12,
      id_5
  );
  wire id_14;
  assign id_7 = id_4[id_11>>-1];
endmodule
