Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 14 15:01:25 2025
| Host         : LAB-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hx75_key_7seg_timing_summary_routed.rpt -pb hx75_key_7seg_timing_summary_routed.pb -rpx hx75_key_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : hx75_key_7seg
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     23          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49)
-------------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.944        0.000                      0                   13        0.200        0.000                      0                   13        9.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.944        0.000                      0                   13        0.200        0.000                      0                   13        9.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.633ns (39.621%)  route 0.965ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.699     5.731    U1/count_reg[4]
    SLICE_X56Y91         LUT5 (Prop_lut5_I0_O)        0.235     5.966 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.265     6.231    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.423    24.175    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.633ns (47.188%)  route 0.708ns (52.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[4]/Q
                         net (fo=4, routed)           0.708     5.740    U1/count_reg[4]
    SLICE_X56Y91         LUT6 (Prop_lut6_I4_O)        0.235     5.975 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     5.975    U1/clk_500khz_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism              0.241    24.607    
                         clock uncertainty           -0.035    24.571    
    SLICE_X56Y91         FDRE (Setup_fdre_C_D)        0.072    24.643    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.691ns  (required time - arrival time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.630ns (46.664%)  route 0.720ns (53.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[2]/Q
                         net (fo=6, routed)           0.720     5.752    U1/count_reg[2]
    SLICE_X56Y90         LUT4 (Prop_lut4_I2_O)        0.232     5.984 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.984    U1/count0[3]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.076    24.674    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         24.674    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 18.691    

Slack (MET) :             18.705ns  (required time - arrival time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.640ns (46.849%)  route 0.726ns (53.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[2]/Q
                         net (fo=6, routed)           0.726     5.758    U1/count_reg[2]
    SLICE_X56Y90         LUT3 (Prop_lut3_I2_O)        0.242     6.000 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.000    U1/count0[2]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.106    24.704    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                 18.705    

Slack (MET) :             18.710ns  (required time - arrival time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.641ns (47.095%)  route 0.720ns (52.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.365ns = ( 24.365 - 20.000 ) 
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.368     4.634    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.398     5.032 r  U1/count_reg[2]/Q
                         net (fo=6, routed)           0.720     5.752    U1/count_reg[2]
    SLICE_X56Y90         LUT5 (Prop_lut5_I0_O)        0.243     5.995 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.995    U1/count0[4]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000    20.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.259    24.365    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism              0.268    24.634    
                         clock uncertainty           -0.035    24.598    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)        0.106    24.704    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                 18.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.203%)  route 0.127ns (37.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[5]/Q
                         net (fo=3, routed)           0.127     1.831    U1/count_reg[5]
    SLICE_X56Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.876 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.876    U1/clk_500khz_i_1_n_0
    SLICE_X56Y91         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y91         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.500     1.556    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.120     1.676    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.554%)  route 0.142ns (40.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.142     1.846    U1/count_reg[1]
    SLICE_X56Y90         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U1/count0[5]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121     1.661    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.426%)  route 0.170ns (44.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[3]/Q
                         net (fo=5, routed)           0.170     1.874    U1/count_reg[3]
    SLICE_X56Y90         LUT5 (Prop_lut5_I3_O)        0.048     1.922 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.922    U1/count0[4]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.131     1.671    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.073%)  route 0.170ns (44.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[3]/Q
                         net (fo=5, routed)           0.170     1.874    U1/count_reg[3]
    SLICE_X56Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    U1/count0[3]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121     1.661    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.900%)  route 0.184ns (47.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.184     1.888    U1/count_reg[1]
    SLICE_X56Y90         LUT3 (Prop_lut3_I1_O)        0.043     1.931 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.931    U1/count0[2]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.131     1.671    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.139%)  route 0.184ns (46.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.184     1.888    U1/count_reg[1]
    SLICE_X56Y90         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    U1/count0[1]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.120     1.660    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.427%)  route 0.241ns (53.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 f  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.241     1.945    U1/count_reg_n_0_[0]
    SLICE_X56Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    U1/count0[0]
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.121     1.661    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.632%)  route 0.239ns (53.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[5]/Q
                         net (fo=3, routed)           0.125     1.829    U1/count_reg[5]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.114     1.988    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_R)         0.009     1.549    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.632%)  route 0.239ns (53.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[5]/Q
                         net (fo=3, routed)           0.125     1.829    U1/count_reg[5]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.114     1.988    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_R)         0.009     1.549    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 U1/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.632%)  route 0.239ns (53.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.562     1.540    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  U1/count_reg[5]/Q
                         net (fo=3, routed)           0.125     1.829    U1/count_reg[5]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  U1/clk_500khz0/O
                         net (fo=6, routed)           0.114     1.988    U1/load
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin_50m (IN)
                         net (fo=0)                   0.000     0.000    clkin_50m
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clkin_50m_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clkin_50m_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clkin_50m_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.832     2.056    U1/clkin_50m_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X56Y90         FDRE (Hold_fdre_C_R)         0.009     1.549    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkin_50m }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clkin_50m_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y91   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   U1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y91   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y91   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y91   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y91   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/key_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.033ns (51.211%)  route 3.842ns (48.789%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[0]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[0]/Q
                         net (fo=7, routed)           0.685     1.149    U2/Q[0]
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.121     1.270 r  U2/seg_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.158     4.427    seg_led_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.448     7.875 r  seg_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.875    seg_led[5]
    R18                                                               r  seg_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 3.893ns (49.590%)  route 3.957ns (50.410%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[3]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[3]/Q
                         net (fo=7, routed)           0.682     1.146    U2/Q[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.105     1.251 r  U2/seg_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.276     4.526    seg_led_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324     7.850 r  seg_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.850    seg_led[2]
    U18                                                               r  seg_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 4.075ns (52.366%)  route 3.706ns (47.634%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[3]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[3]/Q
                         net (fo=7, routed)           0.682     1.146    U2/Q[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.119     1.265 r  U2/seg_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.025     4.289    seg_led_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.492     7.781 r  seg_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.781    seg_led[1]
    U17                                                               r  seg_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 3.854ns (49.940%)  route 3.864ns (50.060%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[1]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[1]/Q
                         net (fo=7, routed)           0.690     1.154    U1/Q[1]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.105     1.259 r  U1/seg_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.174     4.433    seg_led_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285     7.718 r  seg_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.718    seg_led[6]
    T18                                                               r  seg_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.047ns (53.070%)  route 3.579ns (46.930%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[3]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[3]/Q
                         net (fo=7, routed)           0.682     1.146    U2/Q[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.119     1.265 r  U2/seg_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.897     4.162    seg_led_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.464     7.625 r  seg_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.625    seg_led[3]
    P14                                                               r  seg_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 3.914ns (51.360%)  route 3.707ns (48.640%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[3]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[3]/Q
                         net (fo=7, routed)           0.682     1.146    U2/Q[3]
    SLICE_X53Y90         LUT4 (Prop_lut4_I0_O)        0.105     1.251 r  U2/seg_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.026     4.276    seg_led_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345     7.621 r  seg_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.621    seg_led[0]
    AB18                                                              r  seg_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 3.824ns (50.583%)  route 3.736ns (49.417%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  U1/key_flag_reg/Q
                         net (fo=3, routed)           0.426     0.859    U1/key_valid
    SLICE_X54Y90         LUT1 (Prop_lut1_I0_O)        0.105     0.964 r  U1/seg_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.310     4.274    seg_led_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         3.286     7.560 r  seg_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.560    seg_led[7]
    N17                                                               r  seg_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 3.858ns (51.108%)  route 3.691ns (48.892%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         LDCE                         0.000     0.000 r  U1/key_value_reg[0]/G
    SLICE_X55Y90         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U1/key_value_reg[0]/Q
                         net (fo=7, routed)           0.685     1.149    U2/Q[0]
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.105     1.254 r  U2/seg_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.006     4.260    seg_led_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289     7.548 r  seg_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.548    seg_led[4]
    R14                                                               r  seg_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.366ns  (logic 3.810ns (59.847%)  route 2.556ns (40.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.556     2.904    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.462     6.366 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.366    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.206ns  (logic 3.707ns (59.721%)  route 2.500ns (40.279%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.500     2.879    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     6.206 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.206    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.121%)  route 0.051ns (23.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.051     0.215    U1/col_reg[3]_0[3]
    SLICE_X55Y91         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.164ns (61.523%)  route 0.103ns (38.477%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X54Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.103     0.267    U1/col_reg[3]_0[1]
    SLICE_X55Y91         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.091%)  route 0.165ns (53.909%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.165     0.306    U1/col_reg[3]_0[2]
    SLICE_X55Y91         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.412%)  route 0.169ns (54.588%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.169     0.310    U1/col_reg[3]_0[0]
    SLICE_X55Y91         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.581%)  route 0.090ns (28.419%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[1]/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.090     0.218    U1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X55Y92         LUT5 (Prop_lut5_I0_O)        0.099     0.317 r  U1/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    U1/FSM_onehot_state[2]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  U1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.721%)  route 0.141ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.141     0.305    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.045     0.350 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.350    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X55Y92         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/row_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.947%)  route 0.145ns (39.053%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE                         0.000     0.000 r  U1/row_reg_reg[1]/C
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/row_reg_reg[1]/Q
                         net (fo=3, routed)           0.145     0.273    U1/sel0[5]
    SLICE_X55Y90         LUT2 (Prop_lut2_I1_O)        0.098     0.371 r  U1/key_value_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    U1/key_value_reg[3]_i_1_n_0
    SLICE_X55Y90         LDCE                                         r  U1/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.431%)  route 0.190ns (50.569%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[0]/C
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.190     0.331    U1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X55Y92         LUT4 (Prop_lut4_I1_O)        0.045     0.376 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.207ns (54.489%)  route 0.173ns (45.511%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/key_flag_reg/Q
                         net (fo=3, routed)           0.173     0.337    U1/key_valid
    SLICE_X54Y90         LUT4 (Prop_lut4_I3_O)        0.043     0.380 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.380    U1/key_flag_i_1_n_0
    SLICE_X54Y90         FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.963%)  route 0.186ns (47.037%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.186     0.350    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X56Y92         LUT5 (Prop_lut5_I0_O)        0.045     0.395 r  U1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.395    U1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X56Y92         FDRE                                         r  U1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





