$date
	Mon Nov 03 09:25:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux3x1_tb $end
$var wire 1 ! out $end
$var reg 3 " in [2:0] $end
$var reg 2 # sel [1:0] $end
$scope module dut $end
$var wire 3 $ in [2:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#5000
0!
b0 #
b0 %
b10 "
b10 $
#10000
1!
b1 #
b1 %
#15000
0!
b10 #
b10 %
#20000
x!
b11 #
b11 %
#25000
1!
b0 #
b0 %
b101 "
b101 $
#30000
0!
b1 #
b1 %
#35000
1!
b10 #
b10 %
#40000
x!
b11 #
b11 %
#50000
