{
  "module_name": "pinctrl-meson-gxl.c",
  "hash_id": "22385e62d1ba09352937d3ec21c87458d39a735e1272439f6e043683bea58172",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson-gxl.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson-gxl-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson8-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson_gxl_periphs_pins[] = {\n\tMESON_PIN(GPIOZ_0),\n\tMESON_PIN(GPIOZ_1),\n\tMESON_PIN(GPIOZ_2),\n\tMESON_PIN(GPIOZ_3),\n\tMESON_PIN(GPIOZ_4),\n\tMESON_PIN(GPIOZ_5),\n\tMESON_PIN(GPIOZ_6),\n\tMESON_PIN(GPIOZ_7),\n\tMESON_PIN(GPIOZ_8),\n\tMESON_PIN(GPIOZ_9),\n\tMESON_PIN(GPIOZ_10),\n\tMESON_PIN(GPIOZ_11),\n\tMESON_PIN(GPIOZ_12),\n\tMESON_PIN(GPIOZ_13),\n\tMESON_PIN(GPIOZ_14),\n\tMESON_PIN(GPIOZ_15),\n\n\tMESON_PIN(GPIOH_0),\n\tMESON_PIN(GPIOH_1),\n\tMESON_PIN(GPIOH_2),\n\tMESON_PIN(GPIOH_3),\n\tMESON_PIN(GPIOH_4),\n\tMESON_PIN(GPIOH_5),\n\tMESON_PIN(GPIOH_6),\n\tMESON_PIN(GPIOH_7),\n\tMESON_PIN(GPIOH_8),\n\tMESON_PIN(GPIOH_9),\n\n\tMESON_PIN(BOOT_0),\n\tMESON_PIN(BOOT_1),\n\tMESON_PIN(BOOT_2),\n\tMESON_PIN(BOOT_3),\n\tMESON_PIN(BOOT_4),\n\tMESON_PIN(BOOT_5),\n\tMESON_PIN(BOOT_6),\n\tMESON_PIN(BOOT_7),\n\tMESON_PIN(BOOT_8),\n\tMESON_PIN(BOOT_9),\n\tMESON_PIN(BOOT_10),\n\tMESON_PIN(BOOT_11),\n\tMESON_PIN(BOOT_12),\n\tMESON_PIN(BOOT_13),\n\tMESON_PIN(BOOT_14),\n\tMESON_PIN(BOOT_15),\n\n\tMESON_PIN(CARD_0),\n\tMESON_PIN(CARD_1),\n\tMESON_PIN(CARD_2),\n\tMESON_PIN(CARD_3),\n\tMESON_PIN(CARD_4),\n\tMESON_PIN(CARD_5),\n\tMESON_PIN(CARD_6),\n\n\tMESON_PIN(GPIODV_0),\n\tMESON_PIN(GPIODV_1),\n\tMESON_PIN(GPIODV_2),\n\tMESON_PIN(GPIODV_3),\n\tMESON_PIN(GPIODV_4),\n\tMESON_PIN(GPIODV_5),\n\tMESON_PIN(GPIODV_6),\n\tMESON_PIN(GPIODV_7),\n\tMESON_PIN(GPIODV_8),\n\tMESON_PIN(GPIODV_9),\n\tMESON_PIN(GPIODV_10),\n\tMESON_PIN(GPIODV_11),\n\tMESON_PIN(GPIODV_12),\n\tMESON_PIN(GPIODV_13),\n\tMESON_PIN(GPIODV_14),\n\tMESON_PIN(GPIODV_15),\n\tMESON_PIN(GPIODV_16),\n\tMESON_PIN(GPIODV_17),\n\tMESON_PIN(GPIODV_18),\n\tMESON_PIN(GPIODV_19),\n\tMESON_PIN(GPIODV_20),\n\tMESON_PIN(GPIODV_21),\n\tMESON_PIN(GPIODV_22),\n\tMESON_PIN(GPIODV_23),\n\tMESON_PIN(GPIODV_24),\n\tMESON_PIN(GPIODV_25),\n\tMESON_PIN(GPIODV_26),\n\tMESON_PIN(GPIODV_27),\n\tMESON_PIN(GPIODV_28),\n\tMESON_PIN(GPIODV_29),\n\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\n\tMESON_PIN(GPIOCLK_0),\n\tMESON_PIN(GPIOCLK_1),\n};\n\nstatic const unsigned int emmc_nand_d07_pins[] = {\n\tBOOT_0, BOOT_1, BOOT_2, BOOT_3, BOOT_4, BOOT_5, BOOT_6, BOOT_7,\n};\nstatic const unsigned int emmc_clk_pins[]\t= { BOOT_8 };\nstatic const unsigned int emmc_cmd_pins[]\t= { BOOT_10 };\nstatic const unsigned int emmc_ds_pins[]\t= { BOOT_15 };\n\nstatic const unsigned int nor_d_pins[]\t\t= { BOOT_11 };\nstatic const unsigned int nor_q_pins[]\t\t= { BOOT_12 };\nstatic const unsigned int nor_c_pins[]\t\t= { BOOT_13 };\nstatic const unsigned int nor_cs_pins[]\t\t= { BOOT_15 };\n\nstatic const unsigned int spi_mosi_pins[]\t= { GPIOX_8 };\nstatic const unsigned int spi_miso_pins[]\t= { GPIOX_9 };\nstatic const unsigned int spi_ss0_pins[]\t= { GPIOX_10 };\nstatic const unsigned int spi_sclk_pins[]\t= { GPIOX_11 };\n\nstatic const unsigned int sdcard_d0_pins[]\t= { CARD_1 };\nstatic const unsigned int sdcard_d1_pins[]\t= { CARD_0 };\nstatic const unsigned int sdcard_d2_pins[]\t= { CARD_5 };\nstatic const unsigned int sdcard_d3_pins[]\t= { CARD_4 };\nstatic const unsigned int sdcard_cmd_pins[]\t= { CARD_3 };\nstatic const unsigned int sdcard_clk_pins[]\t= { CARD_2 };\n\nstatic const unsigned int sdio_d0_pins[]\t= { GPIOX_0 };\nstatic const unsigned int sdio_d1_pins[]\t= { GPIOX_1 };\nstatic const unsigned int sdio_d2_pins[]\t= { GPIOX_2 };\nstatic const unsigned int sdio_d3_pins[]\t= { GPIOX_3 };\nstatic const unsigned int sdio_clk_pins[]\t= { GPIOX_4 };\nstatic const unsigned int sdio_cmd_pins[]\t= { GPIOX_5 };\nstatic const unsigned int sdio_irq_pins[]\t= { GPIOX_7 };\n\nstatic const unsigned int nand_ce0_pins[]\t= { BOOT_8 };\nstatic const unsigned int nand_ce1_pins[]\t= { BOOT_9 };\nstatic const unsigned int nand_rb0_pins[]\t= { BOOT_10 };\nstatic const unsigned int nand_ale_pins[]\t= { BOOT_11 };\nstatic const unsigned int nand_cle_pins[]\t= { BOOT_12 };\nstatic const unsigned int nand_wen_clk_pins[]\t= { BOOT_13 };\nstatic const unsigned int nand_ren_wr_pins[]\t= { BOOT_14 };\nstatic const unsigned int nand_dqs_pins[]\t= { BOOT_15 };\n\nstatic const unsigned int uart_tx_a_pins[]\t= { GPIOX_12 };\nstatic const unsigned int uart_rx_a_pins[]\t= { GPIOX_13 };\nstatic const unsigned int uart_cts_a_pins[]\t= { GPIOX_14 };\nstatic const unsigned int uart_rts_a_pins[]\t= { GPIOX_15 };\n\nstatic const unsigned int uart_tx_b_pins[]\t= { GPIODV_24 };\nstatic const unsigned int uart_rx_b_pins[]\t= { GPIODV_25 };\nstatic const unsigned int uart_cts_b_pins[]\t= { GPIODV_26 };\nstatic const unsigned int uart_rts_b_pins[]\t= { GPIODV_27 };\n\nstatic const unsigned int uart_tx_c_pins[]\t= { GPIOX_8 };\nstatic const unsigned int uart_rx_c_pins[]\t= { GPIOX_9 };\nstatic const unsigned int uart_cts_c_pins[]\t= { GPIOX_10 };\nstatic const unsigned int uart_rts_c_pins[]\t= { GPIOX_11 };\n\nstatic const unsigned int i2c_sck_a_pins[]\t= { GPIODV_25 };\nstatic const unsigned int i2c_sda_a_pins[]\t= { GPIODV_24 };\n\nstatic const unsigned int i2c_sck_b_pins[]\t= { GPIODV_27 };\nstatic const unsigned int i2c_sda_b_pins[]\t= { GPIODV_26 };\n\nstatic const unsigned int i2c_sck_c_pins[]\t= { GPIODV_29 };\nstatic const unsigned int i2c_sda_c_pins[]\t= { GPIODV_28 };\n\nstatic const unsigned int i2c_sck_c_dv19_pins[] = { GPIODV_19 };\nstatic const unsigned int i2c_sda_c_dv18_pins[] = { GPIODV_18 };\n\nstatic const unsigned int eth_mdio_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int eth_mdc_pins[]\t= { GPIOZ_1 };\nstatic const unsigned int eth_clk_rx_clk_pins[] = { GPIOZ_2 };\nstatic const unsigned int eth_rx_dv_pins[]\t= { GPIOZ_3 };\nstatic const unsigned int eth_rxd0_pins[]\t= { GPIOZ_4 };\nstatic const unsigned int eth_rxd1_pins[]\t= { GPIOZ_5 };\nstatic const unsigned int eth_rxd2_pins[]\t= { GPIOZ_6 };\nstatic const unsigned int eth_rxd3_pins[]\t= { GPIOZ_7 };\nstatic const unsigned int eth_rgmii_tx_clk_pins[] = { GPIOZ_8 };\nstatic const unsigned int eth_tx_en_pins[]\t= { GPIOZ_9 };\nstatic const unsigned int eth_txd0_pins[]\t= { GPIOZ_10 };\nstatic const unsigned int eth_txd1_pins[]\t= { GPIOZ_11 };\nstatic const unsigned int eth_txd2_pins[]\t= { GPIOZ_12 };\nstatic const unsigned int eth_txd3_pins[]\t= { GPIOZ_13 };\n\nstatic const unsigned int pwm_a_pins[]\t\t= { GPIOX_6 };\n\nstatic const unsigned int pwm_b_pins[]\t\t= { GPIODV_29 };\n\nstatic const unsigned int pwm_c_pins[]\t\t= { GPIOZ_15 };\n\nstatic const unsigned int pwm_d_pins[]\t\t= { GPIODV_28 };\n\nstatic const unsigned int pwm_e_pins[]\t\t= { GPIOX_16 };\n\nstatic const unsigned int pwm_f_clk_pins[]\t= { GPIOCLK_1 };\nstatic const unsigned int pwm_f_x_pins[]\t= { GPIOX_7 };\n\nstatic const unsigned int hdmi_hpd_pins[]\t= { GPIOH_0 };\nstatic const unsigned int hdmi_sda_pins[]\t= { GPIOH_1 };\nstatic const unsigned int hdmi_scl_pins[]\t= { GPIOH_2 };\n\nstatic const unsigned int i2s_am_clk_pins[]\t= { GPIOH_6 };\nstatic const unsigned int i2s_out_ao_clk_pins[] = { GPIOH_7 };\nstatic const unsigned int i2s_out_lr_clk_pins[] = { GPIOH_8 };\nstatic const unsigned int i2s_out_ch01_pins[]\t= { GPIOH_9 };\nstatic const unsigned int i2s_out_ch23_z_pins[] = { GPIOZ_5 };\nstatic const unsigned int i2s_out_ch45_z_pins[] = { GPIOZ_6 };\nstatic const unsigned int i2s_out_ch67_z_pins[] = { GPIOZ_7 };\n\nstatic const unsigned int spdif_out_h_pins[]\t= { GPIOH_4 };\n\nstatic const unsigned int eth_link_led_pins[]\t= { GPIOZ_14 };\nstatic const unsigned int eth_act_led_pins[]\t= { GPIOZ_15 };\n\nstatic const unsigned int tsin_a_d0_pins[]\t= { GPIODV_0 };\nstatic const unsigned int tsin_a_clk_pins[]\t= { GPIODV_8 };\nstatic const unsigned int tsin_a_sop_pins[]\t= { GPIODV_9 };\nstatic const unsigned int tsin_a_d_valid_pins[] = { GPIODV_10 };\nstatic const unsigned int tsin_a_fail_pins[]\t= { GPIODV_11 };\nstatic const unsigned int tsin_a_dp_pins[] = {\n\tGPIODV_1, GPIODV_2, GPIODV_3, GPIODV_4, GPIODV_5, GPIODV_6, GPIODV_7,\n};\n\nstatic const unsigned int tsin_b_clk_pins[]\t= { GPIOH_6 };\nstatic const unsigned int tsin_b_d0_pins[]\t= { GPIOH_7 };\nstatic const unsigned int tsin_b_sop_pins[]\t= { GPIOH_8 };\nstatic const unsigned int tsin_b_d_valid_pins[] = { GPIOH_9 };\n\nstatic const unsigned int tsin_b_fail_z4_pins[] = { GPIOZ_4 };\nstatic const unsigned int tsin_b_clk_z3_pins[]\t= { GPIOZ_3 };\nstatic const unsigned int tsin_b_d0_z2_pins[]\t= { GPIOZ_2 };\nstatic const unsigned int tsin_b_sop_z1_pins[]\t= { GPIOZ_1 };\nstatic const unsigned int tsin_b_d_valid_z0_pins[] = { GPIOZ_0 };\n\nstatic const struct pinctrl_pin_desc meson_gxl_aobus_pins[] = {\n\tMESON_PIN(GPIOAO_0),\n\tMESON_PIN(GPIOAO_1),\n\tMESON_PIN(GPIOAO_2),\n\tMESON_PIN(GPIOAO_3),\n\tMESON_PIN(GPIOAO_4),\n\tMESON_PIN(GPIOAO_5),\n\tMESON_PIN(GPIOAO_6),\n\tMESON_PIN(GPIOAO_7),\n\tMESON_PIN(GPIOAO_8),\n\tMESON_PIN(GPIOAO_9),\n\n\tMESON_PIN(GPIO_TEST_N),\n};\n\nstatic const unsigned int uart_tx_ao_a_pins[]\t= { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_a_pins[]\t= { GPIOAO_1 };\nstatic const unsigned int uart_tx_ao_b_0_pins[] = { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_b_1_pins[] = { GPIOAO_1 };\nstatic const unsigned int uart_cts_ao_a_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int uart_rts_ao_a_pins[]\t= { GPIOAO_3 };\nstatic const unsigned int uart_tx_ao_b_pins[]\t= { GPIOAO_4 };\nstatic const unsigned int uart_rx_ao_b_pins[]\t= { GPIOAO_5 };\nstatic const unsigned int uart_cts_ao_b_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int uart_rts_ao_b_pins[]\t= { GPIOAO_3 };\n\nstatic const unsigned int i2c_sck_ao_pins[]\t= {GPIOAO_4 };\nstatic const unsigned int i2c_sda_ao_pins[]\t= {GPIOAO_5 };\nstatic const unsigned int i2c_slave_sck_ao_pins[] = {GPIOAO_4 };\nstatic const unsigned int i2c_slave_sda_ao_pins[] = {GPIOAO_5 };\n\nstatic const unsigned int remote_input_ao_pins[] = {GPIOAO_7 };\n\nstatic const unsigned int pwm_ao_a_3_pins[]\t= { GPIOAO_3 };\nstatic const unsigned int pwm_ao_a_8_pins[]\t= { GPIOAO_8 };\n\nstatic const unsigned int pwm_ao_b_pins[]\t= { GPIOAO_9 };\nstatic const unsigned int pwm_ao_b_6_pins[]\t= { GPIOAO_6 };\n\nstatic const unsigned int i2s_out_ch23_ao_pins[] = { GPIOAO_8 };\nstatic const unsigned int i2s_out_ch45_ao_pins[] = { GPIOAO_9 };\nstatic const unsigned int i2s_out_ch67_ao_pins[] = { GPIO_TEST_N };\n\nstatic const unsigned int spdif_out_ao_6_pins[] = { GPIOAO_6 };\nstatic const unsigned int spdif_out_ao_9_pins[] = { GPIOAO_9 };\n\nstatic const unsigned int ao_cec_pins[]\t\t= { GPIOAO_8 };\nstatic const unsigned int ee_cec_pins[]\t\t= { GPIOAO_8 };\n\nstatic struct meson_pmx_group meson_gxl_periphs_groups[] = {\n\tGPIO_GROUP(GPIOZ_0),\n\tGPIO_GROUP(GPIOZ_1),\n\tGPIO_GROUP(GPIOZ_2),\n\tGPIO_GROUP(GPIOZ_3),\n\tGPIO_GROUP(GPIOZ_4),\n\tGPIO_GROUP(GPIOZ_5),\n\tGPIO_GROUP(GPIOZ_6),\n\tGPIO_GROUP(GPIOZ_7),\n\tGPIO_GROUP(GPIOZ_8),\n\tGPIO_GROUP(GPIOZ_9),\n\tGPIO_GROUP(GPIOZ_10),\n\tGPIO_GROUP(GPIOZ_11),\n\tGPIO_GROUP(GPIOZ_12),\n\tGPIO_GROUP(GPIOZ_13),\n\tGPIO_GROUP(GPIOZ_14),\n\tGPIO_GROUP(GPIOZ_15),\n\n\tGPIO_GROUP(GPIOH_0),\n\tGPIO_GROUP(GPIOH_1),\n\tGPIO_GROUP(GPIOH_2),\n\tGPIO_GROUP(GPIOH_3),\n\tGPIO_GROUP(GPIOH_4),\n\tGPIO_GROUP(GPIOH_5),\n\tGPIO_GROUP(GPIOH_6),\n\tGPIO_GROUP(GPIOH_7),\n\tGPIO_GROUP(GPIOH_8),\n\tGPIO_GROUP(GPIOH_9),\n\n\tGPIO_GROUP(BOOT_0),\n\tGPIO_GROUP(BOOT_1),\n\tGPIO_GROUP(BOOT_2),\n\tGPIO_GROUP(BOOT_3),\n\tGPIO_GROUP(BOOT_4),\n\tGPIO_GROUP(BOOT_5),\n\tGPIO_GROUP(BOOT_6),\n\tGPIO_GROUP(BOOT_7),\n\tGPIO_GROUP(BOOT_8),\n\tGPIO_GROUP(BOOT_9),\n\tGPIO_GROUP(BOOT_10),\n\tGPIO_GROUP(BOOT_11),\n\tGPIO_GROUP(BOOT_12),\n\tGPIO_GROUP(BOOT_13),\n\tGPIO_GROUP(BOOT_14),\n\tGPIO_GROUP(BOOT_15),\n\n\tGPIO_GROUP(CARD_0),\n\tGPIO_GROUP(CARD_1),\n\tGPIO_GROUP(CARD_2),\n\tGPIO_GROUP(CARD_3),\n\tGPIO_GROUP(CARD_4),\n\tGPIO_GROUP(CARD_5),\n\tGPIO_GROUP(CARD_6),\n\n\tGPIO_GROUP(GPIODV_0),\n\tGPIO_GROUP(GPIODV_1),\n\tGPIO_GROUP(GPIODV_2),\n\tGPIO_GROUP(GPIODV_3),\n\tGPIO_GROUP(GPIODV_4),\n\tGPIO_GROUP(GPIODV_5),\n\tGPIO_GROUP(GPIODV_6),\n\tGPIO_GROUP(GPIODV_7),\n\tGPIO_GROUP(GPIODV_8),\n\tGPIO_GROUP(GPIODV_9),\n\tGPIO_GROUP(GPIODV_10),\n\tGPIO_GROUP(GPIODV_11),\n\tGPIO_GROUP(GPIODV_12),\n\tGPIO_GROUP(GPIODV_13),\n\tGPIO_GROUP(GPIODV_14),\n\tGPIO_GROUP(GPIODV_15),\n\tGPIO_GROUP(GPIODV_16),\n\tGPIO_GROUP(GPIODV_17),\n\tGPIO_GROUP(GPIODV_19),\n\tGPIO_GROUP(GPIODV_20),\n\tGPIO_GROUP(GPIODV_21),\n\tGPIO_GROUP(GPIODV_22),\n\tGPIO_GROUP(GPIODV_23),\n\tGPIO_GROUP(GPIODV_24),\n\tGPIO_GROUP(GPIODV_25),\n\tGPIO_GROUP(GPIODV_26),\n\tGPIO_GROUP(GPIODV_27),\n\tGPIO_GROUP(GPIODV_28),\n\tGPIO_GROUP(GPIODV_29),\n\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\n\tGPIO_GROUP(GPIOCLK_0),\n\tGPIO_GROUP(GPIOCLK_1),\n\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(sdio_d0,\t\t5,\t31),\n\tGROUP(sdio_d1,\t\t5,\t30),\n\tGROUP(sdio_d2,\t\t5,\t29),\n\tGROUP(sdio_d3,\t\t5,\t28),\n\tGROUP(sdio_clk,\t\t5,\t27),\n\tGROUP(sdio_cmd,\t\t5,\t26),\n\tGROUP(sdio_irq,\t\t5,\t24),\n\tGROUP(uart_tx_a,\t5,\t19),\n\tGROUP(uart_rx_a,\t5,\t18),\n\tGROUP(uart_cts_a,\t5,\t17),\n\tGROUP(uart_rts_a,\t5,\t16),\n\tGROUP(uart_tx_c,\t5,\t13),\n\tGROUP(uart_rx_c,\t5,\t12),\n\tGROUP(uart_cts_c,\t5,\t11),\n\tGROUP(uart_rts_c,\t5,\t10),\n\tGROUP(pwm_a,\t\t5,\t25),\n\tGROUP(pwm_e,\t\t5,\t15),\n\tGROUP(pwm_f_x,\t\t5,\t14),\n\tGROUP(spi_mosi,\t\t5,\t3),\n\tGROUP(spi_miso,\t\t5,\t2),\n\tGROUP(spi_ss0,\t\t5,\t1),\n\tGROUP(spi_sclk,\t\t5,\t0),\n\n\t \n\tGROUP(eth_mdio,\t\t4,\t23),\n\tGROUP(eth_mdc,\t\t4,\t22),\n\tGROUP(eth_clk_rx_clk,\t4,\t21),\n\tGROUP(eth_rx_dv,\t4,\t20),\n\tGROUP(eth_rxd0,\t\t4,\t19),\n\tGROUP(eth_rxd1,\t\t4,\t18),\n\tGROUP(eth_rxd2,\t\t4,\t17),\n\tGROUP(eth_rxd3,\t\t4,\t16),\n\tGROUP(eth_rgmii_tx_clk,\t4,\t15),\n\tGROUP(eth_tx_en,\t4,\t14),\n\tGROUP(eth_txd0,\t\t4,\t13),\n\tGROUP(eth_txd1,\t\t4,\t12),\n\tGROUP(eth_txd2,\t\t4,\t11),\n\tGROUP(eth_txd3,\t\t4,\t10),\n\tGROUP(tsin_b_fail_z4,\t3,\t15),\n\tGROUP(tsin_b_clk_z3,\t3,\t16),\n\tGROUP(tsin_b_d0_z2,\t3,\t17),\n\tGROUP(tsin_b_sop_z1,\t3,\t18),\n\tGROUP(tsin_b_d_valid_z0, 3,\t19),\n\tGROUP(pwm_c,\t\t3,\t20),\n\tGROUP(i2s_out_ch23_z,\t3,\t26),\n\tGROUP(i2s_out_ch45_z,\t3,\t25),\n\tGROUP(i2s_out_ch67_z,\t3,\t24),\n\tGROUP(eth_link_led,\t4,\t25),\n\tGROUP(eth_act_led,\t4,\t24),\n\n\t \n\tGROUP(hdmi_hpd,\t\t6,\t31),\n\tGROUP(hdmi_sda,\t\t6,\t30),\n\tGROUP(hdmi_scl,\t\t6,\t29),\n\tGROUP(i2s_am_clk,\t6,\t26),\n\tGROUP(i2s_out_ao_clk,\t6,\t25),\n\tGROUP(i2s_out_lr_clk,\t6,\t24),\n\tGROUP(i2s_out_ch01,\t6,\t23),\n\tGROUP(spdif_out_h,\t6,\t28),\n\tGROUP(tsin_b_d0,\t6,\t17),\n\tGROUP(tsin_b_sop,\t6,\t18),\n\tGROUP(tsin_b_d_valid,\t6,\t19),\n\tGROUP(tsin_b_clk,\t6,\t20),\n\n\t \n\tGROUP(uart_tx_b,\t2,\t16),\n\tGROUP(uart_rx_b,\t2,\t15),\n\tGROUP(uart_cts_b,\t2,\t14),\n\tGROUP(uart_rts_b,\t2,\t13),\n\tGROUP(i2c_sda_c_dv18,\t1,\t17),\n\tGROUP(i2c_sck_c_dv19,\t1,\t16),\n\tGROUP(i2c_sda_a,\t1,\t15),\n\tGROUP(i2c_sck_a,\t1,\t14),\n\tGROUP(i2c_sda_b,\t1,\t13),\n\tGROUP(i2c_sck_b,\t1,\t12),\n\tGROUP(i2c_sda_c,\t1,\t11),\n\tGROUP(i2c_sck_c,\t1,\t10),\n\tGROUP(pwm_b,\t\t2,\t11),\n\tGROUP(pwm_d,\t\t2,\t12),\n\tGROUP(tsin_a_d0,\t2,\t4),\n\tGROUP(tsin_a_dp,\t2,\t3),\n\tGROUP(tsin_a_clk,\t2,\t2),\n\tGROUP(tsin_a_sop,\t2,\t1),\n\tGROUP(tsin_a_d_valid,\t2,\t0),\n\tGROUP(tsin_a_fail,\t1,\t31),\n\n\t \n\tGROUP(emmc_nand_d07,\t7,\t31),\n\tGROUP(emmc_clk,\t\t7,\t30),\n\tGROUP(emmc_cmd,\t\t7,\t29),\n\tGROUP(emmc_ds,\t\t7,\t28),\n\tGROUP(nor_d,\t\t7,\t13),\n\tGROUP(nor_q,\t\t7,\t12),\n\tGROUP(nor_c,\t\t7,\t11),\n\tGROUP(nor_cs,\t\t7,\t10),\n\tGROUP(nand_ce0,\t\t7,\t7),\n\tGROUP(nand_ce1,\t\t7,\t6),\n\tGROUP(nand_rb0,\t\t7,\t5),\n\tGROUP(nand_ale,\t\t7,\t4),\n\tGROUP(nand_cle,\t\t7,\t3),\n\tGROUP(nand_wen_clk,\t7,\t2),\n\tGROUP(nand_ren_wr,\t7,\t1),\n\tGROUP(nand_dqs,\t\t7,\t0),\n\n\t \n\tGROUP(sdcard_d1,\t6,\t5),\n\tGROUP(sdcard_d0,\t6,\t4),\n\tGROUP(sdcard_d3,\t6,\t1),\n\tGROUP(sdcard_d2,\t6,\t0),\n\tGROUP(sdcard_cmd,\t6,\t2),\n\tGROUP(sdcard_clk,\t6,\t3),\n\n\t \n\tGROUP(pwm_f_clk,\t8,\t30),\n};\n\nstatic struct meson_pmx_group meson_gxl_aobus_groups[] = {\n\tGPIO_GROUP(GPIOAO_0),\n\tGPIO_GROUP(GPIOAO_1),\n\tGPIO_GROUP(GPIOAO_2),\n\tGPIO_GROUP(GPIOAO_3),\n\tGPIO_GROUP(GPIOAO_4),\n\tGPIO_GROUP(GPIOAO_5),\n\tGPIO_GROUP(GPIOAO_6),\n\tGPIO_GROUP(GPIOAO_7),\n\tGPIO_GROUP(GPIOAO_8),\n\tGPIO_GROUP(GPIOAO_9),\n\n\t \n\tGROUP(uart_tx_ao_b_0,\t0,\t26),\n\tGROUP(uart_rx_ao_b_1,\t0,\t25),\n\tGROUP(uart_tx_ao_b,\t0,\t24),\n\tGROUP(uart_rx_ao_b,\t0,\t23),\n\tGROUP(uart_tx_ao_a,\t0,\t12),\n\tGROUP(uart_rx_ao_a,\t0,\t11),\n\tGROUP(uart_cts_ao_a,\t0,\t10),\n\tGROUP(uart_rts_ao_a,\t0,\t9),\n\tGROUP(uart_cts_ao_b,\t0,\t8),\n\tGROUP(uart_rts_ao_b,\t0,\t7),\n\tGROUP(i2c_sck_ao,\t0,\t6),\n\tGROUP(i2c_sda_ao,\t0,\t5),\n\tGROUP(i2c_slave_sck_ao, 0,\t2),\n\tGROUP(i2c_slave_sda_ao, 0,\t1),\n\tGROUP(remote_input_ao,\t0,\t0),\n\tGROUP(pwm_ao_a_3,\t0,\t22),\n\tGROUP(pwm_ao_b_6,\t0,\t18),\n\tGROUP(pwm_ao_a_8,\t0,\t17),\n\tGROUP(pwm_ao_b,\t\t0,\t3),\n\tGROUP(i2s_out_ch23_ao,\t1,\t0),\n\tGROUP(i2s_out_ch45_ao,\t1,\t1),\n\tGROUP(spdif_out_ao_6,\t0,\t16),\n\tGROUP(spdif_out_ao_9,\t0,\t4),\n\tGROUP(ao_cec,\t\t0,\t15),\n\tGROUP(ee_cec,\t\t0,\t14),\n\n\t \n\tGROUP(i2s_out_ch67_ao,\t1,\t2),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOZ_0\", \"GPIOZ_1\", \"GPIOZ_2\", \"GPIOZ_3\", \"GPIOZ_4\",\n\t\"GPIOZ_5\", \"GPIOZ_6\", \"GPIOZ_7\", \"GPIOZ_8\", \"GPIOZ_9\",\n\t\"GPIOZ_10\", \"GPIOZ_11\", \"GPIOZ_12\", \"GPIOZ_13\", \"GPIOZ_14\",\n\t\"GPIOZ_15\",\n\n\t\"GPIOH_0\", \"GPIOH_1\", \"GPIOH_2\", \"GPIOH_3\", \"GPIOH_4\",\n\t\"GPIOH_5\", \"GPIOH_6\", \"GPIOH_7\", \"GPIOH_8\", \"GPIOH_9\",\n\n\t\"BOOT_0\", \"BOOT_1\", \"BOOT_2\", \"BOOT_3\", \"BOOT_4\",\n\t\"BOOT_5\", \"BOOT_6\", \"BOOT_7\", \"BOOT_8\", \"BOOT_9\",\n\t\"BOOT_10\", \"BOOT_11\", \"BOOT_12\", \"BOOT_13\", \"BOOT_14\",\n\t\"BOOT_15\",\n\n\t\"CARD_0\", \"CARD_1\", \"CARD_2\", \"CARD_3\", \"CARD_4\",\n\t\"CARD_5\", \"CARD_6\",\n\n\t\"GPIODV_0\", \"GPIODV_1\", \"GPIODV_2\", \"GPIODV_3\", \"GPIODV_4\",\n\t\"GPIODV_5\", \"GPIODV_6\", \"GPIODV_7\", \"GPIODV_8\", \"GPIODV_9\",\n\t\"GPIODV_10\", \"GPIODV_11\", \"GPIODV_12\", \"GPIODV_13\", \"GPIODV_14\",\n\t\"GPIODV_15\", \"GPIODV_16\", \"GPIODV_17\", \"GPIODV_18\", \"GPIODV_19\",\n\t\"GPIODV_20\", \"GPIODV_21\", \"GPIODV_22\", \"GPIODV_23\", \"GPIODV_24\",\n\t\"GPIODV_25\", \"GPIODV_26\", \"GPIODV_27\", \"GPIODV_28\", \"GPIODV_29\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\",\n\t\"GPIOX_15\", \"GPIOX_16\", \"GPIOX_17\", \"GPIOX_18\",\n};\n\nstatic const char * const emmc_groups[] = {\n\t\"emmc_nand_d07\", \"emmc_clk\", \"emmc_cmd\", \"emmc_ds\",\n};\n\nstatic const char * const nor_groups[] = {\n\t\"nor_d\", \"nor_q\", \"nor_c\", \"nor_cs\",\n};\n\nstatic const char * const spi_groups[] = {\n\t\"spi_mosi\", \"spi_miso\", \"spi_ss0\", \"spi_sclk\",\n};\n\nstatic const char * const sdcard_groups[] = {\n\t\"sdcard_d0\", \"sdcard_d1\", \"sdcard_d2\", \"sdcard_d3\",\n\t\"sdcard_cmd\", \"sdcard_clk\",\n};\n\nstatic const char * const sdio_groups[] = {\n\t\"sdio_d0\", \"sdio_d1\", \"sdio_d2\", \"sdio_d3\",\n\t\"sdio_cmd\", \"sdio_clk\", \"sdio_irq\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"emmc_nand_d07\", \"nand_ce0\", \"nand_ce1\", \"nand_rb0\", \"nand_ale\",\n\t\"nand_cle\", \"nand_wen_clk\", \"nand_ren_wr\", \"nand_dqs\",\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_tx_a\", \"uart_rx_a\", \"uart_cts_a\", \"uart_rts_a\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_tx_b\", \"uart_rx_b\", \"uart_cts_b\", \"uart_rts_b\",\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_tx_c\", \"uart_rx_c\", \"uart_cts_c\", \"uart_rts_c\",\n};\n\nstatic const char * const i2c_a_groups[] = {\n\t\"i2c_sck_a\", \"i2c_sda_a\",\n};\n\nstatic const char * const i2c_b_groups[] = {\n\t\"i2c_sck_b\", \"i2c_sda_b\",\n};\n\nstatic const char * const i2c_c_groups[] = {\n\t\"i2c_sck_c\", \"i2c_sda_c\", \"i2c_sda_c_dv18\", \"i2c_sck_c_dv19\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_mdio\", \"eth_mdc\", \"eth_clk_rx_clk\", \"eth_rx_dv\",\n\t\"eth_rxd0\", \"eth_rxd1\", \"eth_rxd2\", \"eth_rxd3\",\n\t\"eth_rgmii_tx_clk\", \"eth_tx_en\",\n\t\"eth_txd0\", \"eth_txd1\", \"eth_txd2\", \"eth_txd3\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d\",\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e\",\n};\n\nstatic const char * const pwm_f_groups[] = {\n\t\"pwm_f_clk\", \"pwm_f_x\",\n};\n\nstatic const char * const hdmi_hpd_groups[] = {\n\t\"hdmi_hpd\",\n};\n\nstatic const char * const hdmi_i2c_groups[] = {\n\t\"hdmi_sda\", \"hdmi_scl\",\n};\n\nstatic const char * const i2s_out_groups[] = {\n\t\"i2s_am_clk\", \"i2s_out_ao_clk\", \"i2s_out_lr_clk\",\n\t\"i2s_out_ch01\", \"i2s_out_ch23_z\", \"i2s_out_ch45_z\", \"i2s_out_ch67_z\",\n};\n\nstatic const char * const spdif_out_groups[] = {\n\t\"spdif_out_h\",\n};\n\nstatic const char * const eth_led_groups[] = {\n\t\"eth_link_led\", \"eth_act_led\",\n};\n\nstatic const char * const tsin_a_groups[] = {\n\t\"tsin_a_clk\", \"tsin_a_sop\",\n\t\"tsin_a_d_valid\", \"tsin_a_d0\",\n\t\"tsin_a_dp\", \"tsin_a_fail\",\n};\n\nstatic const char * const tsin_b_groups[] = {\n\t\"tsin_b_clk\", \"tsin_b_sop\", \"tsin_b_d_valid\", \"tsin_b_d0\",\n\t\"tsin_b_clk_z3\", \"tsin_b_sop_z1\", \"tsin_b_d_valid_z0\", \"tsin_b_d0_z2\",\n\t\"tsin_b_fail_z4\",\n};\n\nstatic const char * const gpio_aobus_groups[] = {\n\t\"GPIOAO_0\", \"GPIOAO_1\", \"GPIOAO_2\", \"GPIOAO_3\", \"GPIOAO_4\",\n\t\"GPIOAO_5\", \"GPIOAO_6\", \"GPIOAO_7\", \"GPIOAO_8\", \"GPIOAO_9\",\n\n\t\"GPIO_TEST_N\",\n};\n\nstatic const char * const uart_ao_groups[] = {\n\t\"uart_tx_ao_a\", \"uart_rx_ao_a\", \"uart_cts_ao_a\", \"uart_rts_ao_a\",\n};\n\nstatic const char * const uart_ao_b_groups[] = {\n\t\"uart_tx_ao_b\", \"uart_rx_ao_b\", \"uart_cts_ao_b\", \"uart_rts_ao_b\",\n\t\"uart_tx_ao_b_0\", \"uart_rx_ao_b_1\",\n};\n\nstatic const char * const i2c_ao_groups[] = {\n\t\"i2c_sck_ao\", \"i2c_sda_ao\",\n};\n\nstatic const char * const i2c_slave_ao_groups[] = {\n\t\"i2c_slave_sck_ao\", \"i2c_slave_sda_ao\",\n};\n\nstatic const char * const remote_input_ao_groups[] = {\n\t\"remote_input_ao\",\n};\n\nstatic const char * const pwm_ao_a_groups[] = {\n\t\"pwm_ao_a_3\", \"pwm_ao_a_8\",\n};\n\nstatic const char * const pwm_ao_b_groups[] = {\n\t\"pwm_ao_b\", \"pwm_ao_b_6\",\n};\n\nstatic const char * const i2s_out_ao_groups[] = {\n\t\"i2s_out_ch23_ao\", \"i2s_out_ch45_ao\", \"i2s_out_ch67_ao\",\n};\n\nstatic const char * const spdif_out_ao_groups[] = {\n\t\"spdif_out_ao_6\", \"spdif_out_ao_9\",\n};\n\nstatic const char * const cec_ao_groups[] = {\n\t\"ao_cec\", \"ee_cec\",\n};\n\nstatic struct meson_pmx_func meson_gxl_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(emmc),\n\tFUNCTION(nor),\n\tFUNCTION(spi),\n\tFUNCTION(sdcard),\n\tFUNCTION(sdio),\n\tFUNCTION(nand),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_c),\n\tFUNCTION(i2c_a),\n\tFUNCTION(i2c_b),\n\tFUNCTION(i2c_c),\n\tFUNCTION(eth),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(pwm_f),\n\tFUNCTION(hdmi_hpd),\n\tFUNCTION(hdmi_i2c),\n\tFUNCTION(i2s_out),\n\tFUNCTION(spdif_out),\n\tFUNCTION(eth_led),\n\tFUNCTION(tsin_a),\n\tFUNCTION(tsin_b),\n};\n\nstatic struct meson_pmx_func meson_gxl_aobus_functions[] = {\n\tFUNCTION(gpio_aobus),\n\tFUNCTION(uart_ao),\n\tFUNCTION(uart_ao_b),\n\tFUNCTION(i2c_ao),\n\tFUNCTION(i2c_slave_ao),\n\tFUNCTION(remote_input_ao),\n\tFUNCTION(pwm_ao_a),\n\tFUNCTION(pwm_ao_b),\n\tFUNCTION(i2s_out_ao),\n\tFUNCTION(spdif_out_ao),\n\tFUNCTION(cec_ao),\n};\n\nstatic struct meson_bank meson_gxl_periphs_banks[] = {\n\t \n\tBANK(\"X\",    GPIOX_0,\tGPIOX_18,   89, 107, 4,  0,  4,  0,  12, 0,  13, 0,  14, 0),\n\tBANK(\"DV\",   GPIODV_0,\tGPIODV_29,  83,  88, 0,  0,  0,  0,  0,  0,  1,  0,  2,  0),\n\tBANK(\"H\",    GPIOH_0,\tGPIOH_9,    26,  35, 1, 20,  1, 20,  3, 20,  4, 20,  5, 20),\n\tBANK(\"Z\",    GPIOZ_0,\tGPIOZ_15,   10,  25, 3,  0,  3,  0,  9,  0,  10, 0, 11,  0),\n\tBANK(\"CARD\", CARD_0,\tCARD_6,     52,  58, 2, 20,  2, 20,  6, 20,  7, 20,  8, 20),\n\tBANK(\"BOOT\", BOOT_0,\tBOOT_15,    36,  51, 2,  0,  2,  0,  6,  0,  7,  0,  8,  0),\n\tBANK(\"CLK\",  GPIOCLK_0,\tGPIOCLK_1, 108, 109, 3, 28,  3, 28,  9, 28, 10, 28, 11, 28),\n};\n\nstatic struct meson_bank meson_gxl_aobus_banks[] = {\n\t \n\tBANK(\"AO\",   GPIOAO_0,  GPIOAO_9, 0, 9, 0,  16, 0, 0,   0,  0,  0, 16,  1,  0),\n};\n\nstatic struct meson_pinctrl_data meson_gxl_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= meson_gxl_periphs_pins,\n\t.groups\t\t= meson_gxl_periphs_groups,\n\t.funcs\t\t= meson_gxl_periphs_functions,\n\t.banks\t\t= meson_gxl_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_gxl_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_gxl_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_gxl_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_gxl_periphs_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n};\n\nstatic struct meson_pinctrl_data meson_gxl_aobus_pinctrl_data = {\n\t.name\t\t= \"aobus-banks\",\n\t.pins\t\t= meson_gxl_aobus_pins,\n\t.groups\t\t= meson_gxl_aobus_groups,\n\t.funcs\t\t= meson_gxl_aobus_functions,\n\t.banks\t\t= meson_gxl_aobus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_gxl_aobus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_gxl_aobus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_gxl_aobus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_gxl_aobus_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n\t.parse_dt\t= meson8_aobus_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson_gxl_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson-gxl-periphs-pinctrl\",\n\t\t.data = &meson_gxl_periphs_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson-gxl-aobus-pinctrl\",\n\t\t.data = &meson_gxl_aobus_pinctrl_data,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, meson_gxl_pinctrl_dt_match);\n\nstatic struct platform_driver meson_gxl_pinctrl_driver = {\n\t.probe\t\t= meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson-gxl-pinctrl\",\n\t\t.of_match_table = meson_gxl_pinctrl_dt_match,\n\t},\n};\nmodule_platform_driver(meson_gxl_pinctrl_driver);\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}