// Seed: 3523372303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  genvar id_7;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  always @(*) id_7 = 1;
endmodule
