/* ieee802154_mrf24j40_regs.h - Registers definition for Microchip MRF24J40 */

/*
 * Copyright (c) 2022 Byte-Lab d.o.o. <dev@byte-lab.com>
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_IEEE802154_IEEE802154_MRF24J40_REGS_H_
#define ZEPHYR_DRIVERS_IEEE802154_IEEE802154_MRF24J40_REGS_H_

/*
 * There are 2 address spaces on MRF24J40: long address space, where addresses
 * are 10 bits long (16 bits needed to send the address), and short address space,
 * where addresses are 6 bits long (8 bits needed to send the address).
 * Addressing mode (long or short) is selected by setting/clearing the most
 * significant bit of the first byte in the SPI transaction (bits are shifted
 * MSB first, so first bit that is shifted out designates the addressing mode).
 *
 * Therefore, all addresses defined in this file are left-justified 16-bit integers.
 * Depending on the most significant bit of the address, `mrf24j40_read` and
 * `mrf24j40_write` functions start the SPI transaction with either 8 bit or 16 bit
 * address transfer.
 *
 * Address structure:
 *         Bit 15 (MSB) specifies the addressing mode (`0` for short and `1` for long)
 *
 *         If short addressing mode is used:
 *                 Bits 14 - 9 specify the address
 *                 Bit 8 specifies read (`0`) or write (`1`) operation (this bit is
 *                 set/cleared by the `mrf24j40_write` or `mrf24j40_read` function)
 *                 Bits 7 - 0 are discarded (not part of an SPI transaction)
 *
 *                 __15___14________________9___8___7____________________________0_
 *                 |__0__|_____REG_ADDR______|_R/W_|_/_/_/_/_/_NOT_SENT_/_/_/_/_/_|
 *
 *         If long addressing mode is used:
 *                 Bits 14 - 5 specify the address
 *                 Bit 4 specifies read (`0`) or write (`1`) operation (this bit is
 *                 set/cleared by the `mrf24j40_write` or `mrf24j40_read` function)
 *                 Bits 3 - 0 are unused (don't care)
 *
 *                 __15___14________________________________5___4___3____________0_
 *                 |__1__|______________REG_ADDR_____________|_R/W_|____UNUSED____|
 *
 */

#define MRF24J40_LONG_ADDR_SPECIFIER_MASK (0x8000u)
#define MRF24J40_SHORT_ADDR_WRITE_MASK	  (0x0100u)
#define MRF24J40_LONG_ADDR_WRITE_MASK	  (0x0010u)

#define MRF24J40_SHORT_REG_ADDR(REG_ADDR) ((REG_ADDR) << 9u)
#define MRF24J40_LONG_REG_ADDR(REG_ADDR)  (MRF24J40_LONG_ADDR_SPECIFIER_MASK | ((REG_ADDR) << 5u))

/* REGISTERS IN SHORT ADDRESS SPACE */
#define MRF24J40_REG_ADDR_RXMCR	    MRF24J40_SHORT_REG_ADDR(0x00u)
#define MRF24J40_REG_ADDR_PANIDL    MRF24J40_SHORT_REG_ADDR(0x01u)
#define MRF24J40_REG_ADDR_PANIDH    MRF24J40_SHORT_REG_ADDR(0x02u)
#define MRF24J40_REG_ADDR_SADRL	    MRF24J40_SHORT_REG_ADDR(0x03u)
#define MRF24J40_REG_ADDR_SADRH	    MRF24J40_SHORT_REG_ADDR(0x04u)
#define MRF24J40_REG_ADDR_EADR0	    MRF24J40_SHORT_REG_ADDR(0x05u)
#define MRF24J40_REG_ADDR_EADR1	    MRF24J40_SHORT_REG_ADDR(0x06u)
#define MRF24J40_REG_ADDR_EADR2	    MRF24J40_SHORT_REG_ADDR(0x07u)
#define MRF24J40_REG_ADDR_EADR3	    MRF24J40_SHORT_REG_ADDR(0x08u)
#define MRF24J40_REG_ADDR_EADR4	    MRF24J40_SHORT_REG_ADDR(0x09u)
#define MRF24J40_REG_ADDR_EADR5	    MRF24J40_SHORT_REG_ADDR(0x0Au)
#define MRF24J40_REG_ADDR_EADR6	    MRF24J40_SHORT_REG_ADDR(0x0Bu)
#define MRF24J40_REG_ADDR_EADR7	    MRF24J40_SHORT_REG_ADDR(0x0Cu)
#define MRF24J40_REG_ADDR_RXFLUSH   MRF24J40_SHORT_REG_ADDR(0x0Du)
#define MRF24J40_REG_ADDR_ORDER	    MRF24J40_SHORT_REG_ADDR(0x10u)
#define MRF24J40_REG_ADDR_TXMCR	    MRF24J40_SHORT_REG_ADDR(0x11u)
#define MRF24J40_REG_ADDR_ACKTMOUT  MRF24J40_SHORT_REG_ADDR(0x12u)
#define MRF24J40_REG_ADDR_ESLOTG1   MRF24J40_SHORT_REG_ADDR(0x13u)
#define MRF24J40_REG_ADDR_SYMTICKL  MRF24J40_SHORT_REG_ADDR(0x14u)
#define MRF24J40_REG_ADDR_SYMTICKH  MRF24J40_SHORT_REG_ADDR(0x15u)
#define MRF24J40_REG_ADDR_PACON0    MRF24J40_SHORT_REG_ADDR(0x16u)
#define MRF24J40_REG_ADDR_PACON1    MRF24J40_SHORT_REG_ADDR(0x17u)
#define MRF24J40_REG_ADDR_PACON2    MRF24J40_SHORT_REG_ADDR(0x18u)
#define MRF24J40_REG_ADDR_TXBCON0   MRF24J40_SHORT_REG_ADDR(0x1Au)
#define MRF24J40_REG_ADDR_TXNCON    MRF24J40_SHORT_REG_ADDR(0x1Bu)
#define MRF24J40_REG_ADDR_TXG1CON   MRF24J40_SHORT_REG_ADDR(0x1Cu)
#define MRF24J40_REG_ADDR_TXG2CON   MRF24J40_SHORT_REG_ADDR(0x1Du)
#define MRF24J40_REG_ADDR_ESLOTG23  MRF24J40_SHORT_REG_ADDR(0x1Eu)
#define MRF24J40_REG_ADDR_ESLOTG45  MRF24J40_SHORT_REG_ADDR(0x1Fu)
#define MRF24J40_REG_ADDR_ESLOTG67  MRF24J40_SHORT_REG_ADDR(0x20u)
#define MRF24J40_REG_ADDR_TXPEND    MRF24J40_SHORT_REG_ADDR(0x21u)
#define MRF24J40_REG_ADDR_WAKECON   MRF24J40_SHORT_REG_ADDR(0x22u)
#define MRF24J40_REG_ADDR_FRMOFFSET MRF24J40_SHORT_REG_ADDR(0x23u)
#define MRF24J40_REG_ADDR_TXSTAT    MRF24J40_SHORT_REG_ADDR(0x24u)
#define MRF24J40_REG_ADDR_TXBCON1   MRF24J40_SHORT_REG_ADDR(0x25u)
#define MRF24J40_REG_ADDR_GATECLK   MRF24J40_SHORT_REG_ADDR(0x26u)
#define MRF24J40_REG_ADDR_TXTIME    MRF24J40_SHORT_REG_ADDR(0x27u)
#define MRF24J40_REG_ADDR_HSYMTMRL  MRF24J40_SHORT_REG_ADDR(0x28u)
#define MRF24J40_REG_ADDR_HSYMTMRH  MRF24J40_SHORT_REG_ADDR(0x29u)
#define MRF24J40_REG_ADDR_SOFTRST   MRF24J40_SHORT_REG_ADDR(0x2Au)
#define MRF24J40_REG_ADDR_SECCON0   MRF24J40_SHORT_REG_ADDR(0x2Cu)
#define MRF24J40_REG_ADDR_SECCON1   MRF24J40_SHORT_REG_ADDR(0x2Du)
#define MRF24J40_REG_ADDR_TXSTBL    MRF24J40_SHORT_REG_ADDR(0x2Eu)
#define MRF24J40_REG_ADDR_RXSR	    MRF24J40_SHORT_REG_ADDR(0x30u)
#define MRF24J40_REG_ADDR_INTSTAT   MRF24J40_SHORT_REG_ADDR(0x31u)
#define MRF24J40_REG_ADDR_INTCON    MRF24J40_SHORT_REG_ADDR(0x32u)
#define MRF24J40_REG_ADDR_GPIO	    MRF24J40_SHORT_REG_ADDR(0x33u)
#define MRF24J40_REG_ADDR_TRISGPIO  MRF24J40_SHORT_REG_ADDR(0x34u)
#define MRF24J40_REG_ADDR_SLPACK    MRF24J40_SHORT_REG_ADDR(0x35u)
#define MRF24J40_REG_ADDR_RFCTL	    MRF24J40_SHORT_REG_ADDR(0x36u)
#define MRF24J40_REG_ADDR_SECCR2    MRF24J40_SHORT_REG_ADDR(0x37u)
#define MRF24J40_REG_ADDR_BBREG0    MRF24J40_SHORT_REG_ADDR(0x38u)
#define MRF24J40_REG_ADDR_BBREG1    MRF24J40_SHORT_REG_ADDR(0x39u)
#define MRF24J40_REG_ADDR_BBREG2    MRF24J40_SHORT_REG_ADDR(0x3Au)
#define MRF24J40_REG_ADDR_BBREG3    MRF24J40_SHORT_REG_ADDR(0x3Bu)
#define MRF24J40_REG_ADDR_BBREG4    MRF24J40_SHORT_REG_ADDR(0x3Cu)
#define MRF24J40_REG_ADDR_BBREG6    MRF24J40_SHORT_REG_ADDR(0x3Eu)
#define MRF24J40_REG_ADDR_CCAEDTH   MRF24J40_SHORT_REG_ADDR(0x3Fu)

/* REGISTERS/FIFOs IN LONG ADDRESS SPACE */
#define MRF24J40_FIFO_ADDR_NORMAL_TX_HEADER_LEN	       MRF24J40_LONG_REG_ADDR(0x000u)
#define MRF24J40_FIFO_ADDR_NORMAL_TX_FRAME_LEN	       MRF24J40_LONG_REG_ADDR(0x001u)
#define MRF24J40_FIFO_ADDR_NORMAL_TX_DATA	       MRF24J40_LONG_REG_ADDR(0x002u)
#define MRF24J40_FIFO_ADDR_BEACON_TX_HEADER_LEN	       MRF24J40_LONG_REG_ADDR(0x080u)
#define MRF24J40_FIFO_ADDR_BEACON_TX_FRAME_LEN	       MRF24J40_LONG_REG_ADDR(0x081u)
#define MRF24J40_FIFO_ADDR_BEACON_TX_DATA	       MRF24J40_LONG_REG_ADDR(0x082u)
#define MRF24J40_FIFO_ADDR_GTS1_TX_HEADER_LEN	       MRF24J40_LONG_REG_ADDR(0x100u)
#define MRF24J40_FIFO_ADDR_GTS1_TX_FRAME_LEN	       MRF24J40_LONG_REG_ADDR(0x101u)
#define MRF24J40_FIFO_ADDR_GTS1_TX_DATA		       MRF24J40_LONG_REG_ADDR(0x102u)
#define MRF24J40_FIFO_ADDR_GTS2_TX_HEADER_LEN	       MRF24J40_LONG_REG_ADDR(0x180u)
#define MRF24J40_FIFO_ADDR_GTS2_TX_FRAME_LEN	       MRF24J40_LONG_REG_ADDR(0x181u)
#define MRF24J40_FIFO_ADDR_GTS2_TX_DATA		       MRF24J40_LONG_REG_ADDR(0x182u)
#define MRF24J40_REG_ADDR_RFCON0		       MRF24J40_LONG_REG_ADDR(0x200u)
#define MRF24J40_REG_ADDR_RFCON1		       MRF24J40_LONG_REG_ADDR(0x201u)
#define MRF24J40_REG_ADDR_RFCON2		       MRF24J40_LONG_REG_ADDR(0x202u)
#define MRF24J40_REG_ADDR_RFCON3		       MRF24J40_LONG_REG_ADDR(0x203u)
#define MRF24J40_REG_ADDR_RFCON5		       MRF24J40_LONG_REG_ADDR(0x205u)
#define MRF24J40_REG_ADDR_RFCON6		       MRF24J40_LONG_REG_ADDR(0x206u)
#define MRF24J40_REG_ADDR_RFCON7		       MRF24J40_LONG_REG_ADDR(0x207u)
#define MRF24J40_REG_ADDR_RFCON8		       MRF24J40_LONG_REG_ADDR(0x208u)
#define MRF24J40_REG_ADDR_SLPCAL0		       MRF24J40_LONG_REG_ADDR(0x209u)
#define MRF24J40_REG_ADDR_SLPCAL1		       MRF24J40_LONG_REG_ADDR(0x20Au)
#define MRF24J40_REG_ADDR_SLPCAL2		       MRF24J40_LONG_REG_ADDR(0x20Bu)
#define MRF24J40_REG_ADDR_RFSTATE		       MRF24J40_LONG_REG_ADDR(0x20Fu)
#define MRF24J40_REG_ADDR_RSSI			       MRF24J40_LONG_REG_ADDR(0x210u)
#define MRF24J40_REG_ADDR_SLPCON0		       MRF24J40_LONG_REG_ADDR(0x211u)
#define MRF24J40_REG_ADDR_SLPCON1		       MRF24J40_LONG_REG_ADDR(0x220u)
#define MRF24J40_REG_ADDR_WAKETIMEL		       MRF24J40_LONG_REG_ADDR(0x222u)
#define MRF24J40_REG_ADDR_WAKETIMEH		       MRF24J40_LONG_REG_ADDR(0x223u)
#define MRF24J40_REG_ADDR_REMCNTL		       MRF24J40_LONG_REG_ADDR(0x224u)
#define MRF24J40_REG_ADDR_REMCNTH		       MRF24J40_LONG_REG_ADDR(0x225u)
#define MRF24J40_REG_ADDR_MAINCNT0		       MRF24J40_LONG_REG_ADDR(0x226u)
#define MRF24J40_REG_ADDR_MAINCNT1		       MRF24J40_LONG_REG_ADDR(0x227u)
#define MRF24J40_REG_ADDR_MAINCNT2		       MRF24J40_LONG_REG_ADDR(0x228u)
#define MRF24J40_REG_ADDR_MAINCNT3		       MRF24J40_LONG_REG_ADDR(0x229u)
#define MRF24J40_REG_ADDR_TESTMODE		       MRF24J40_LONG_REG_ADDR(0x22Fu)
#define MRF24J40_REG_ADDR_ASSOEADR0		       MRF24J40_LONG_REG_ADDR(0x230u)
#define MRF24J40_REG_ADDR_ASSOEADR1		       MRF24J40_LONG_REG_ADDR(0x231u)
#define MRF24J40_REG_ADDR_ASSOEADR2		       MRF24J40_LONG_REG_ADDR(0x232u)
#define MRF24J40_REG_ADDR_ASSOEADR3		       MRF24J40_LONG_REG_ADDR(0x233u)
#define MRF24J40_REG_ADDR_ASSOEADR4		       MRF24J40_LONG_REG_ADDR(0x234u)
#define MRF24J40_REG_ADDR_ASSOEADR5		       MRF24J40_LONG_REG_ADDR(0x235u)
#define MRF24J40_REG_ADDR_ASSOEADR6		       MRF24J40_LONG_REG_ADDR(0x236u)
#define MRF24J40_REG_ADDR_ASSOEADR7		       MRF24J40_LONG_REG_ADDR(0x237u)
#define MRF24J40_REG_ADDR_ASSOSADR0		       MRF24J40_LONG_REG_ADDR(0x238u)
#define MRF24J40_REG_ADDR_ASSOSADR1		       MRF24J40_LONG_REG_ADDR(0x239u)
#define MRF24J40_REG_ADDR_UPNONCE0		       MRF24J40_LONG_REG_ADDR(0x240u)
#define MRF24J40_REG_ADDR_UPNONCE1		       MRF24J40_LONG_REG_ADDR(0x241u)
#define MRF24J40_REG_ADDR_UPNONCE2		       MRF24J40_LONG_REG_ADDR(0x242u)
#define MRF24J40_REG_ADDR_UPNONCE3		       MRF24J40_LONG_REG_ADDR(0x243u)
#define MRF24J40_REG_ADDR_UPNONCE4		       MRF24J40_LONG_REG_ADDR(0x244u)
#define MRF24J40_REG_ADDR_UPNONCE5		       MRF24J40_LONG_REG_ADDR(0x245u)
#define MRF24J40_REG_ADDR_UPNONCE6		       MRF24J40_LONG_REG_ADDR(0x246u)
#define MRF24J40_REG_ADDR_UPNONCE7		       MRF24J40_LONG_REG_ADDR(0x247u)
#define MRF24J40_REG_ADDR_UPNONCE8		       MRF24J40_LONG_REG_ADDR(0x248u)
#define MRF24J40_REG_ADDR_UPNONCE9		       MRF24J40_LONG_REG_ADDR(0x249u)
#define MRF24J40_REG_ADDR_UPNONCE10		       MRF24J40_LONG_REG_ADDR(0x24Au)
#define MRF24J40_REG_ADDR_UPNONCE11		       MRF24J40_LONG_REG_ADDR(0x24Bu)
#define MRF24J40_REG_ADDR_UPNONCE12		       MRF24J40_LONG_REG_ADDR(0x24Cu)
#define MRF24J40_FIFO_ADDR_NORMAL_TX_SECURITY_KEY      MRF24J40_LONG_REG_ADDR(0x280u)
#define MRF24J40_FIFO_ADDR_GTS1_TX_SECURITY_KEY	       MRF24J40_LONG_REG_ADDR(0x290u)
#define MRF24J40_FIFO_ADDR_GTS2_BEACON_TX_SECURITY_KEY MRF24J40_LONG_REG_ADDR(0x2A0u)
#define MRF24J40_FIFO_ADDR_RX_SECURITY_KEY	       MRF24J40_LONG_REG_ADDR(0x2B0u)
#define MRF24J40_FIFO_ADDR_RX_FRAME_LEN		       MRF24J40_LONG_REG_ADDR(0x300u)
#define MRF24J40_FIFO_ADDR_RX_DATA		       MRF24J40_LONG_REG_ADDR(0x301u)

/* LQI and RSSI in RX FIFO are placed after frame data (their addresses depend on frame length) */
#define MRF24J40_FIFO_ADDR_RX_LQI(frame_length)                                                    \
	(MRF24J40_FIFO_ADDR_RX_DATA + ((frame_length) << 5u))
#define MRF24J40_FIFO_ADDR_RX_RSSI(frame_length)                                                   \
	(MRF24J40_FIFO_ADDR_RX_DATA + (((frame_length) + 1u) << 5u))

/* REGISTER BITFIELDS */
/* RXMCR register */
#define MRF24J40_REG_RXMCR_PROMI		BIT(0)
#define MRF24J40_REG_RXMCR_ERRPKT		BIT(1)
#define MRF24J40_REG_RXMCR_COORD		BIT(2)
#define MRF24J40_REG_RXMCR_PANCOORD		BIT(3)
#define MRF24J40_REG_RXMCR_NOACKRSP		BIT(5)
/* RXFLUSH register */
#define MRF24J40_REG_RXFLUSH_RXFLUSH		BIT(0)
#define MRF24J40_REG_RXFLUSH_BCONLY		BIT(1)
#define MRF24J40_REG_RXFLUSH_DATAONLY		BIT(2)
#define MRF24J40_REG_RXFLUSH_CMDONLY		BIT(3)
#define MRF24J40_REG_RXFLUSH_WAKEPAD		BIT(5)
#define MRF24J40_REG_RXFLUSH_WAKEPOL		BIT(6)
/* ORDER register */
#define MRF24J40_REG_ORDER_SO_MASK		0x0Fu
#define MRF24J40_REG_ORDER_BO_MASK		0xF0u
#define MRF24J40_REG_ORDER_BO_SHIFT		4u
/* TXMCR register */
#define MRF24J40_REG_TXMCR_CSMABF_MASK		0x07u
#define MRF24J40_REG_TXMCR_MACMINBE_MASK	0x18u
#define MRF24J40_REG_TXMCR_MACMINBE_SHIFT	3u
#define MRF24J40_REG_TXMCR_SLOTTED		BIT(5)
#define MRF24J40_REG_TXMCR_BATLIFEXT		BIT(6)
#define MRF24J40_REG_TXMCR_NOCSMA		BIT(7)
/* ACKTMOUT register */
#define MRF24J40_REG_ACKTMOUT_MAWD_MASK		0x7Fu
#define MRF24J40_REG_ACKTMOUT_DRPACK		BIT(7)
/* ESLOTG1 register */
#define MRF24J40_REG_ESLOTG1_CAP_MASK		0x0Fu
#define MRF24J40_REG_ESLOTG1_GTS1_MASK		0xF0u
#define MRF24J40_REG_ESLOTG1_GTS1_SHIFT		4u
/* SYMTICKH register */
#define MRF24J40_REG_SYMTICKH_TICKP8		BIT(0)
#define MRF24J40_REG_SYMTICKH_TXONT_MASK	0xFEu
#define MRF24J40_REG_SYMTICKH_TXONT_SHIFT	1u
/* PACON1 register */
#define MRF24J40_REG_PACON1_PAONT8		BIT(0)
#define MRF24J40_REG_PACON1_PAONTS_MASK		0x1Eu
#define MRF24J40_REG_PACON1_PAONTS_SHIFT	1u
/* PACON2 register */
#define MRF24J40_REG_PACON2_TXONT7_8_MASK	(BIT(0) | BIT(1))
#define MRF24J40_REG_PACON2_TXONTS_MASK		0x3Cu
#define MRF24J40_REG_PACON2_TXONTS_SHIFT	2u
#define MRF24J40_REG_PACON2_FIFOEN		BIT(7)
/* TXBCON0 register */
#define MRF24J40_REG_TXBCON0_TXBTRIG		BIT(0)
#define MRF24J40_REG_TXBCON0_TXBSECEN		BIT(1)
/* TXNCON register */
#define MRF24J40_REG_TXNCON_TXNTRIG		BIT(0)
#define MRF24J40_REG_TXNCON_TXNSECEN		BIT(1)
#define MRF24J40_REG_TXNCON_TXNACKREQ		BIT(2)
#define MRF24J40_REG_TXNCON_INDIRECT		BIT(3)
#define MRF24J40_REG_TXNCON_FPSTAT		BIT(4)
/* TXG1CON register */
#define MRF24J40_REG_TXG1CON_TXG1TRIG		BIT(0)
#define MRF24J40_REG_TXG1CON_TXG1SECEN		BIT(1)
#define MRF24J40_REG_TXG1CON_TXG1ACKREQ		BIT(2)
#define MRF24J40_REG_TXG1CON_TXG1SLOT_MASK	0x38u
#define MRF24J40_REG_TXG1CON_TXG1SLOT_SHIFT	3u
#define MRF24J40_REG_TXG1CON_TXG1RETRY1_MASK	0xC0u
#define MRF24J40_REG_TXG1CON_TXG1RETRY1_SHIFT	6u
/* TXG2CON register */
#define MRF24J40_REG_TXG2CON_TXG2TRIG		BIT(0)
#define MRF24J40_REG_TXG2CON_TXG2SECEN		BIT(1)
#define MRF24J40_REG_TXG2CON_TXG2ACKREQ		BIT(2)
#define MRF24J40_REG_TXG2CON_TXG2SLOT_MASK	0x38u
#define MRF24J40_REG_TXG2CON_TXG2SLOT_SHIFT	3u
#define MRF24J40_REG_TXG2CON_TXG2RETRY1_MASK	0xC0u
#define MRF24J40_REG_TXG2CON_TXG2RETRY1_SHIFT	6u
/* ESLOTG23 register */
#define MRF24J40_REG_ESLOTG23_GTS2_MASK		0x0Fu
#define MRF24J40_REG_ESLOTG23_GTS3_MASK		0xF0u
#define MRF24J40_REG_ESLOTG23_GTS3_SHIFT	4u
/* ESLOTG45 register */
#define MRF24J40_REG_ESLOTG45_GTS4_MASK		0x0Fu
#define MRF24J40_REG_ESLOTG45_GTS5_MASK		0xF0u
#define MRF24J40_REG_ESLOTG45_GTS5_SHIFT	4u
/* ESLOTG67 register */
#define MRF24J40_REG_ESLOTG67_GTS6_MASK		0x0Fu
#define MRF24J40_REG_ESLOTG67_GTS6_SHIFT	4u
/* TXPEND register */
#define MRF24J40_REG_TXPEND_FPACK		BIT(0)
#define MRF24J40_REG_TXPEND_GTSSWITCH		BIT(0)
#define MRF24J40_REG_TXPEND_MLIFS_MASK		0xFCu
#define MRF24J40_REG_TXPEND_MLIFS_SHIFT		2u
/* WAKECON register */
#define MRF24J40_REG_WAKECON_INTL_MASK		0x3Fu
#define MRF24J40_REG_WAKECON_REGWAKE		BIT(6)
#define MRF24J40_REG_WAKECON_IMMWAKE		BIT(7)
/* TXSTAT register */
#define MRF24J40_REG_TXSTAT_TXNSTAT		BIT(0)
#define MRF24J40_REG_TXSTAT_TXG1STAT		BIT(1)
#define MRF24J40_REG_TXSTAT_TXG2STAT		BIT(2)
#define MRF24J40_REG_TXSTAT_TXG1FNT		BIT(3)
#define MRF24J40_REG_TXSTAT_TXG2FNT		BIT(4)
#define MRF24J40_REG_TXSTAT_CCAFAIL		BIT(5)
#define MRF24J40_REG_TXSTAT_TXNRETRY_MASK	0xC0u
#define MRF24J40_REG_TXSTAT_TXNRETRY_SHIFT	6u
/* TXBCON register */
#define MRF24J40_REG_TXBCON_RSSINUM_MASK	0x30u
#define MRF24J40_REG_TXBCON_RSSINUM_SHIFT	4u
#define MRF24J40_REG_TXBCON_WU_BCN		BIT(6)
#define MRF24J40_REG_TXBCON_TXBMSK		BIT(7)
/* GATECLK register */
#define MRF24J40_REG_GATECLK_GTSON		BIT(3)
/* TXTIME register */
#define MRF24J40_REG_TXTIME_TURNTIME_MASK	0xF0u
#define MRF24J40_REG_TXTIME_TURNTIME_SHIFT	4u
/* SOFTRST register */
#define MRF24J40_REG_SOFTRST_RSTMAC		BIT(0)
#define MRF24J40_REG_SOFTRST_RSTBB		BIT(1)
#define MRF24J40_REG_SOFTRST_RSTPWR		BIT(2)
/* SECCON0 register */
#define MRF24J40_REG_SECCON0_TXNCIPHER_MASK	0x07u
#define MRF24J40_REG_SECCON0_RXCIPHER_MASK	0x38u
#define MRF24J40_REG_SECCON0_RXCIPHER_SHIFT	3u
#define MRF24J40_REG_SECCON0_SECSTART		BIT(6)
#define MRF24J40_REG_SECCON0_SECIGNORE		BIT(7)
/* SECCON1 register */
#define MRF24J40_REG_SECCON1_DISENC		BIT(0)
#define MRF24J40_REG_SECCON1_DISDEC		BIT(1)
#define MRF24J40_REG_SECCON1_TXBCIPHER_MASK	0x70u
#define MRF24J40_REG_SECCON1_TXBCIPHER_SHIFT	4u
/* TXSTBL register */
#define MRF24J40_REG_TXSTBL_MSIFS_MASK		0x0Fu
#define MRF24J40_REG_TXSTBL_RFSTBL_MASK		0xF0u
#define MRF24J40_REG_TXSTBL_RFSTBL_SHIFT	4u
/* RXSR register */
#define MRF24J40_REG_RXSR_SECDECERR		BIT(0)
#define MRF24J40_REG_RXSR_BATIND		BIT(5)
#define MRF24J40_REG_RXSR_UPSECERR		BIT(6)
/* INTSTAT register */
#define MRF24J40_REG_INTSTAT_TXNIF		BIT(0)
#define MRF24J40_REG_INTSTAT_TXG1IF		BIT(1)
#define MRF24J40_REG_INTSTAT_TXG2IF		BIT(2)
#define MRF24J40_REG_INTSTAT_RXIF		BIT(3)
#define MRF24J40_REG_INTSTAT_SECIF		BIT(4)
#define MRF24J40_REG_INTSTAT_HSYMTMRIF		BIT(5)
#define MRF24J40_REG_INTSTAT_WAKEIF		BIT(6)
#define MRF24J40_REG_INTSTAT_SLPIF		BIT(7)
/* INTCON register */
#define MRF24J40_REG_INTCON_TXNIE		BIT(0)
#define MRF24J40_REG_INTCON_TXG1IE		BIT(1)
#define MRF24J40_REG_INTCON_TXG2IE		BIT(2)
#define MRF24J40_REG_INTCON_RXIE		BIT(3)
#define MRF24J40_REG_INTCON_SECIE		BIT(4)
#define MRF24J40_REG_INTCON_HSYMTMRIE		BIT(5)
#define MRF24J40_REG_INTCON_WAKEIE		BIT(6)
#define MRF24J40_REG_INTCON_SLPIE		BIT(7)
#define MRF24J40_REG_INTCON_DISABLE_ALL_MASK	0xFFu
/* GPIO register */
#define MRF24J40_REG_GPIO_GPIO0			BIT(0)
#define MRF24J40_REG_GPIO_GPIO1			BIT(1)
#define MRF24J40_REG_GPIO_GPIO2			BIT(2)
#define MRF24J40_REG_GPIO_GPIO3			BIT(3)
#define MRF24J40_REG_GPIO_GPIO4			BIT(4)
#define MRF24J40_REG_GPIO_GPIO5			BIT(5)
/* TRISGPIO register */
#define MRF24J40_REG_TRISGPIO_TRISGP0		BIT(0)
#define MRF24J40_REG_TRISGPIO_TRISGP1		BIT(1)
#define MRF24J40_REG_TRISGPIO_TRISGP2		BIT(2)
#define MRF24J40_REG_TRISGPIO_TRISGP3		BIT(3)
#define MRF24J40_REG_TRISGPIO_TRISGP4		BIT(4)
#define MRF24J40_REG_TRISGPIO_TRISGP5		BIT(5)
/* SLPACK register */
#define MRF24J40_REG_SLPACK_WAKECNT_MASK	0x7Fu
#define MRF24J40_REG_SLPACK_SLPACK		BIT(7)
/* RFCTL register */
#define MRF24J40_REG_RFCTL_RFRXMODE		BIT(0)
#define MRF24J40_REG_RFCTL_RFTXMODE		BIT(1)
#define MRF24J40_REG_RFCTL_RFRST		BIT(2)
#define MRF24J40_REG_RFCTL_WAKECNT8_7_MASK	0x18u
#define MRF24J40_REG_RFCTL_WAKECNT8_7_SHIFT	3u
/* SECCR2 register */
#define MRF24J40_REG_SECCR2_TXG1CIPHER_MASK	0x07u
#define MRF24J40_REG_SECCR2_TXG2CIPHER_MASK	0x38u
#define MRF24J40_REG_SECCR2_UPENC		BIT(6)
#define MRF24J40_REG_SECCR2_UPDEC		BIT(7)
/* BBREG0 register */
#define MRF24J40_REG_BBREG0_TURBO		BIT(0)
/* BBREG1 register */
#define MRF24J40_REG_BBREG1_RXDECINV		BIT(2)
/* BBREG2 register */
#define MRF24J40_REG_BBREG2_CCASTH_MASK		0x3Cu
#define MRF24J40_REG_BBREG2_CCASTH_SHIFT	2u
#define MRF24J40_REG_BBREG2_CCAMODE_MASK	0xC0u
#define MRF24J40_REG_BBREG2_CCAMODE_SHIFT	6u
/* BBREG3 register */
#define MRF24J40_REG_BBREG3_PREDETTH_MASK	0x0Eu
#define MRF24J40_REG_BBREG3_PREDETTH_SHIFT	1u
#define MRF24J40_REG_BBREG3_PREVALIDTH_MASK	0xF0u
#define MRF24J40_REG_BBREG3_PREVALIDTH_SHIFT	4u
/* BBREG4 register */
#define MRF24J40_REG_BBREG4_PRECNT_MASK		0x1Cu
#define MRF24J40_REG_BBREG4_PRECNT_SHIFT	2u
#define MRF24J40_REG_BBREG4_CSTH_MASK		0xE0u
#define MRF24J40_REG_BBREG4_CSTH_SHIFT		5u
/* BBREG6 register */
#define MRF24J40_REG_BBREG6_RSSIRDY		BIT(0)
#define MRF24J40_REG_BBREG6_RSSIMODE1		BIT(7)
#define MRF24J40_REG_BBREG6_RSSIMODE2		BIT(6)
/* RFCON0 register */
#define MRF24J40_REG_RFCON0_RFOPT_MASK		0x0Fu
#define MRF24J40_REG_RFCON0_CHANNEL_MASK	0xF0u
#define MRF24J40_REG_RFCON0_CHANNEL_SHIFT	4u
#define MRF24J40_REG_RFCON0_CHANNEL_11		0x00u
#define MRF24J40_REG_RFCON0_CHANNEL_12		0x01u
#define MRF24J40_REG_RFCON0_CHANNEL_13		0x02u
#define MRF24J40_REG_RFCON0_CHANNEL_14		0x03u
#define MRF24J40_REG_RFCON0_CHANNEL_15		0x04u
#define MRF24J40_REG_RFCON0_CHANNEL_16		0x05u
#define MRF24J40_REG_RFCON0_CHANNEL_17		0x06u
#define MRF24J40_REG_RFCON0_CHANNEL_18		0x07u
#define MRF24J40_REG_RFCON0_CHANNEL_19		0x08u
#define MRF24J40_REG_RFCON0_CHANNEL_20		0x09u
#define MRF24J40_REG_RFCON0_CHANNEL_21		0x0Au
#define MRF24J40_REG_RFCON0_CHANNEL_22		0x0Bu
#define MRF24J40_REG_RFCON0_CHANNEL_23		0x0Cu
#define MRF24J40_REG_RFCON0_CHANNEL_24		0x0Du
#define MRF24J40_REG_RFCON0_CHANNEL_25		0x0Eu
#define MRF24J40_REG_RFCON0_CHANNEL_26		0x0Fu
/* RFCON2 register */
#define MRF24J40_REG_RFCON2_PLLEN		BIT(7)
/* RFCON3 register */
#define MRF24J40_REG_RFCON3_TXPWRS_MASK		0x38u
#define MRF24J40_REG_RFCON3_TXPWRS_SHIFT	3u
#define MRF24J40_REG_RFCON3_TXPWRL_MASK		0xC0u
#define MRF24J40_REG_RFCON3_TXPWRL_SHIFT	6u
/* RFCON5 register */
#define MRF24J40_REG_RFCON5_BATTH_MASK		0xF0u
#define MRF24J40_REG_RFCON5_BATTH_SHIFT		4u
/* RFCON6 register */
#define MRF24J40_REG_RFCON6_BATEN		BIT(3)
#define MRF24J40_REG_RFCON6_20MRECVR		BIT(4)
#define MRF24J40_REG_RFCON6_TXFIL		BIT(7)
/* RFCON7 register */
#define MRF24J40_REG_RFCON7_CLKOUTMODE_MASK	0x03u
#define MRF24J40_REG_RFCON7_SLPCLKSEL_MASK	0xC0u
#define MRF24J40_REG_RFCON7_SLPCLKSEL_SHIFT	6u
#define MRF24J40_REG_RFCON7_SLPCLKSEL_EXTERNAL	1u
#define MRF24J40_REG_RFCON7_SLPCLKSEL_INTERNAL	2u
/* RFCON8 register */
#define MRF24J40_REG_RFCON8_RFVCO		BIT(4)
/* SLPCAL2 register */
#define MRF24J40_REG_SLPCAL2_SLPCAL16_19_MASK	0x0Fu
#define MRF24J40_REG_SLPCAL2_SLPCALEN		BIT(4)
#define MRF24J40_REG_SLPCAL2_SLPCALRDY		BIT(7)
/* RFSTATE register */
#define MRF24J40_REG_RFSTATE_RFSTATE_MASK	0xE0u
#define MRF24J40_REG_RFSTATE_RFSTATE_SHIFT	5u
/* SLPCON0 register */
#define MRF24J40_REG_SLPCON0_SLPCLKEN		BIT(0)
#define MRF24J40_REG_SLPCON0_INTEDGE		BIT(1)
/* SLPCON1 register */
#define MRF24J40_REG_SLPCON1_SLPCLKDIV_MASK	0x1Fu
#define MRF24J40_REG_SLPCON1_CLKOUTEN		BIT(5)
/* WAKETIMEH register */
#define MRF24J40_REG_WAKETIMEH_WAKETIME810_MASK 0x07u
/* MAINCNT register */
#define MRF24J40_REG_MAINCNT_MAINCNT24_25_MASK	0x03u
#define MRF24J40_REG_MAINCNT_STARTCNT		BIT(7)
/* TESTMODE register */
#define MRF24J40_REG_TESTMODE_TESTMODE_MASK	0x07u
#define MRF24J40_REG_TESTMODE_NORMAL_MODE_VAL	0x00u
#define MRF24J40_REG_TESTMODE_SINGLE_TONE_VAL	0x05u
#define MRF24J40_REG_TESTMODE_PA_LNA_MODE_VAL	0x07u
#define MRF24J40_REG_TESTMODE_RSSIWAIT_MASK	0x18u
#define MRF24J40_REG_TESTMODE_RSSIWAIT_SHIFT	3u

#endif /* ZEPHYR_DRIVERS_IEEE802154_IEEE802154_MRF24J40_REGS_H_ */
