
20250702_RTOS_LED_Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000732c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  080074cc  080074cc  000084cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007634  08007634  00009100  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007634  08007634  00008634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800763c  0800763c  00009100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800763c  0800763c  0000863c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007640  08007640  00008640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000100  20000000  08007644  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042bc  20000100  08007744  00009100  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200043bc  08007744  000093bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009100  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016613  00000000  00000000  00009130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003caf  00000000  00000000  0001f743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  000233f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f7d  00000000  00000000  00024820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000198e5  00000000  00000000  0002579d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000196b2  00000000  00000000  0003f082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097e59  00000000  00000000  00058734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f058d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005760  00000000  00000000  000f05d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000f5d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000100 	.word	0x20000100
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080074b4 	.word	0x080074b4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000104 	.word	0x20000104
 80001dc:	080074b4 	.word	0x080074b4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000144 	.word	0x20000144
 80005dc:	200001e4 	.word	0x200001e4

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b0a2      	sub	sp, #136	@ 0x88
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of LcdMutex */
  osMutexDef(LcdMutex);
 80005e6:	2300      	movs	r3, #0
 80005e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80005ec:	2300      	movs	r3, #0
 80005ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  LcdMutexHandle = osMutexCreate(osMutex(LcdMutex));
 80005f2:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 fadf 	bl	8003bba <osMutexCreate>
 80005fc:	4603      	mov	r3, r0
 80005fe:	4a38      	ldr	r2, [pc, #224]	@ (80006e0 <MX_FREERTOS_Init+0x100>)
 8000600:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of btnLedQueue */
  osMessageQDef(btnLedQueue, 16, uint16_t);
 8000602:	4b38      	ldr	r3, [pc, #224]	@ (80006e4 <MX_FREERTOS_Init+0x104>)
 8000604:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 8000608:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800060a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  btnLedQueueHandle = osMessageCreate(osMessageQ(btnLedQueue), NULL);
 800060e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f003 fc6d 	bl	8003ef4 <osMessageCreate>
 800061a:	4603      	mov	r3, r0
 800061c:	4a32      	ldr	r2, [pc, #200]	@ (80006e8 <MX_FREERTOS_Init+0x108>)
 800061e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  btnMail = osMailCreate(osMailQ(btnMail), NULL);
 8000620:	2100      	movs	r1, #0
 8000622:	4832      	ldr	r0, [pc, #200]	@ (80006ec <MX_FREERTOS_Init+0x10c>)
 8000624:	f003 fc8e 	bl	8003f44 <osMailCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a31      	ldr	r2, [pc, #196]	@ (80006f0 <MX_FREERTOS_Init+0x110>)
 800062c:	6013      	str	r3, [r2, #0]
  btnFndMail = osMailCreate(osMailQ(btnFndMail), NULL);
 800062e:	2100      	movs	r1, #0
 8000630:	4830      	ldr	r0, [pc, #192]	@ (80006f4 <MX_FREERTOS_Init+0x114>)
 8000632:	f003 fc87 	bl	8003f44 <osMailCreate>
 8000636:	4603      	mov	r3, r0
 8000638:	4a2f      	ldr	r2, [pc, #188]	@ (80006f8 <MX_FREERTOS_Init+0x118>)
 800063a:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800063c:	4b2f      	ldr	r3, [pc, #188]	@ (80006fc <MX_FREERTOS_Init+0x11c>)
 800063e:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000642:	461d      	mov	r5, r3
 8000644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000648:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000650:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 fa4f 	bl	8003afa <osThreadCreate>
 800065c:	4603      	mov	r3, r0
 800065e:	4a28      	ldr	r2, [pc, #160]	@ (8000700 <MX_FREERTOS_Init+0x120>)
 8000660:	6013      	str	r3, [r2, #0]

  /* definition and creation of nyButtonTask */
  osThreadDef(nyButtonTask, StartButtonTask, osPriorityNormal, 0, 128);
 8000662:	4b28      	ldr	r3, [pc, #160]	@ (8000704 <MX_FREERTOS_Init+0x124>)
 8000664:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000668:	461d      	mov	r5, r3
 800066a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000672:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  nyButtonTaskHandle = osThreadCreate(osThread(nyButtonTask), NULL);
 8000676:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f003 fa3c 	bl	8003afa <osThreadCreate>
 8000682:	4603      	mov	r3, r0
 8000684:	4a20      	ldr	r2, [pc, #128]	@ (8000708 <MX_FREERTOS_Init+0x128>)
 8000686:	6013      	str	r3, [r2, #0]

  /* definition and creation of myLedTask */
  osThreadDef(myLedTask, StartLedTask, osPriorityNormal, 0, 128);
 8000688:	4b20      	ldr	r3, [pc, #128]	@ (800070c <MX_FREERTOS_Init+0x12c>)
 800068a:	f107 041c 	add.w	r4, r7, #28
 800068e:	461d      	mov	r5, r3
 8000690:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000692:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000694:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000698:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myLedTaskHandle = osThreadCreate(osThread(myLedTask), NULL);
 800069c:	f107 031c 	add.w	r3, r7, #28
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f003 fa29 	bl	8003afa <osThreadCreate>
 80006a8:	4603      	mov	r3, r0
 80006aa:	4a19      	ldr	r2, [pc, #100]	@ (8000710 <MX_FREERTOS_Init+0x130>)
 80006ac:	6013      	str	r3, [r2, #0]

  /* definition and creation of myFNDTask */
  osThreadDef(myFNDTask, StartFNDTask, osPriorityNormal, 0, 128);
 80006ae:	4b19      	ldr	r3, [pc, #100]	@ (8000714 <MX_FREERTOS_Init+0x134>)
 80006b0:	463c      	mov	r4, r7
 80006b2:	461d      	mov	r5, r3
 80006b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myFNDTaskHandle = osThreadCreate(osThread(myFNDTask), NULL);
 80006c0:	463b      	mov	r3, r7
 80006c2:	2100      	movs	r1, #0
 80006c4:	4618      	mov	r0, r3
 80006c6:	f003 fa18 	bl	8003afa <osThreadCreate>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a12      	ldr	r2, [pc, #72]	@ (8000718 <MX_FREERTOS_Init+0x138>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_TIM_Base_Start_IT(&htim2);
 80006d0:	4812      	ldr	r0, [pc, #72]	@ (800071c <MX_FREERTOS_Init+0x13c>)
 80006d2:	f002 fdfd 	bl	80032d0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END RTOS_THREADS */

}
 80006d6:	bf00      	nop
 80006d8:	3788      	adds	r7, #136	@ 0x88
 80006da:	46bd      	mov	sp, r7
 80006dc:	bdb0      	pop	{r4, r5, r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000140 	.word	0x20000140
 80006e4:	080074cc 	.word	0x080074cc
 80006e8:	2000013c 	.word	0x2000013c
 80006ec:	080075d0 	.word	0x080075d0
 80006f0:	20000120 	.word	0x20000120
 80006f4:	080075dc 	.word	0x080075dc
 80006f8:	20000128 	.word	0x20000128
 80006fc:	080074e8 	.word	0x080074e8
 8000700:	2000012c 	.word	0x2000012c
 8000704:	08007514 	.word	0x08007514
 8000708:	20000130 	.word	0x20000130
 800070c:	0800753c 	.word	0x0800753c
 8000710:	20000134 	.word	0x20000134
 8000714:	08007564 	.word	0x08007564
 8000718:	20000138 	.word	0x20000138
 800071c:	200004a0 	.word	0x200004a0

08000720 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000728:	2001      	movs	r0, #1
 800072a:	f003 fa32 	bl	8003b92 <osDelay>
 800072e:	e7fb      	b.n	8000728 <StartDefaultTask+0x8>

08000730 <StartButtonTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartButtonTask */
void StartButtonTask(void const * argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b08e      	sub	sp, #56	@ 0x38
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartButtonTask */
	  Button_Init(&hBtnLed1, GPIOB, GPIO_PIN_5);
 8000738:	2220      	movs	r2, #32
 800073a:	4972      	ldr	r1, [pc, #456]	@ (8000904 <StartButtonTask+0x1d4>)
 800073c:	4872      	ldr	r0, [pc, #456]	@ (8000908 <StartButtonTask+0x1d8>)
 800073e:	f000 fd8a 	bl	8001256 <Button_Init>
	  Button_Init(&hBtnLed2, GPIOB, GPIO_PIN_3);
 8000742:	2208      	movs	r2, #8
 8000744:	496f      	ldr	r1, [pc, #444]	@ (8000904 <StartButtonTask+0x1d4>)
 8000746:	4871      	ldr	r0, [pc, #452]	@ (800090c <StartButtonTask+0x1dc>)
 8000748:	f000 fd85 	bl	8001256 <Button_Init>
	  Button_Init(&hBtnLed3, GPIOA, GPIO_PIN_10);
 800074c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000750:	496f      	ldr	r1, [pc, #444]	@ (8000910 <StartButtonTask+0x1e0>)
 8000752:	4870      	ldr	r0, [pc, #448]	@ (8000914 <StartButtonTask+0x1e4>)
 8000754:	f000 fd7f 	bl	8001256 <Button_Init>
	  MyQue_Init(&qBtnLed, sizeof(btn_led_t));
 8000758:	2104      	movs	r1, #4
 800075a:	486f      	ldr	r0, [pc, #444]	@ (8000918 <StartButtonTask+0x1e8>)
 800075c:	f000 fba0 	bl	8000ea0 <MyQue_Init>
	  LCD_Init(&hi2c1);
 8000760:	486e      	ldr	r0, [pc, #440]	@ (800091c <StartButtonTask+0x1ec>)
 8000762:	f000 ff61 	bl	8001628 <LCD_Init>
	  btn_led_t *btnData;
	  btn_led_t *btnFndData;

	  char str[30];
	  uint32_t counter = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	637b      	str	r3, [r7, #52]	@ 0x34
  /* Infinite loop */
  for(;;)
  {
	  if(Button_GetState(&hBtnLed1) == ACT_RELEASED)
 800076a:	4867      	ldr	r0, [pc, #412]	@ (8000908 <StartButtonTask+0x1d8>)
 800076c:	f000 fd89 	bl	8001282 <Button_GetState>
 8000770:	4603      	mov	r3, r0
 8000772:	2b02      	cmp	r3, #2
 8000774:	d133      	bne.n	80007de <StartButtonTask+0xae>
	  {	  btnData= osMailAlloc(btnMail, osWaitForever);
 8000776:	4b6a      	ldr	r3, [pc, #424]	@ (8000920 <StartButtonTask+0x1f0>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	f04f 31ff 	mov.w	r1, #4294967295
 800077e:	4618      	mov	r0, r3
 8000780:	f003 fc38 	bl	8003ff4 <osMailAlloc>
 8000784:	6338      	str	r0, [r7, #48]	@ 0x30
	  	  btnFndData= osMailAlloc(btnFndMail, osWaitForever);
 8000786:	4b67      	ldr	r3, [pc, #412]	@ (8000924 <StartButtonTask+0x1f4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	f04f 31ff 	mov.w	r1, #4294967295
 800078e:	4618      	mov	r0, r3
 8000790:	f003 fc30 	bl	8003ff4 <osMailAlloc>
 8000794:	62f8      	str	r0, [r7, #44]	@ 0x2c
		  btnData->id = BTN_LED1;
 8000796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
		  btnFndData->id = START;
 800079c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
		  osMailPut(btnMail, btnData);
 80007a2:	4b5f      	ldr	r3, [pc, #380]	@ (8000920 <StartButtonTask+0x1f0>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80007a8:	4618      	mov	r0, r3
 80007aa:	f003 fc39 	bl	8004020 <osMailPut>
		  osMailPut(btnFndMail, btnFndData);
 80007ae:	4b5d      	ldr	r3, [pc, #372]	@ (8000924 <StartButtonTask+0x1f4>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80007b4:	4618      	mov	r0, r3
 80007b6:	f003 fc33 	bl	8004020 <osMailPut>

	        osMutexWait(LcdMutexHandle, osWaitForever);
 80007ba:	4b5b      	ldr	r3, [pc, #364]	@ (8000928 <StartButtonTask+0x1f8>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f04f 31ff 	mov.w	r1, #4294967295
 80007c2:	4618      	mov	r0, r3
 80007c4:	f003 fa12 	bl	8003bec <osMutexWait>
	        LCD_writeStringXY(0, 0, "BTN1");
 80007c8:	4a58      	ldr	r2, [pc, #352]	@ (800092c <StartButtonTask+0x1fc>)
 80007ca:	2100      	movs	r1, #0
 80007cc:	2000      	movs	r0, #0
 80007ce:	f001 f87a 	bl	80018c6 <LCD_writeStringXY>
	        osMutexRelease(LcdMutexHandle);
 80007d2:	4b55      	ldr	r3, [pc, #340]	@ (8000928 <StartButtonTask+0x1f8>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4618      	mov	r0, r3
 80007d8:	f003 fa56 	bl	8003c88 <osMutexRelease>
 80007dc:	e072      	b.n	80008c4 <StartButtonTask+0x194>
	  }

	  else if(Button_GetState(&hBtnLed2) == ACT_RELEASED)
 80007de:	484b      	ldr	r0, [pc, #300]	@ (800090c <StartButtonTask+0x1dc>)
 80007e0:	f000 fd4f 	bl	8001282 <Button_GetState>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b02      	cmp	r3, #2
 80007e8:	d133      	bne.n	8000852 <StartButtonTask+0x122>
	  {
		  btnData= osMailAlloc(btnMail, osWaitForever);
 80007ea:	4b4d      	ldr	r3, [pc, #308]	@ (8000920 <StartButtonTask+0x1f0>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f04f 31ff 	mov.w	r1, #4294967295
 80007f2:	4618      	mov	r0, r3
 80007f4:	f003 fbfe 	bl	8003ff4 <osMailAlloc>
 80007f8:	6338      	str	r0, [r7, #48]	@ 0x30
		  btnFndData= osMailAlloc(btnFndMail, osWaitForever);
 80007fa:	4b4a      	ldr	r3, [pc, #296]	@ (8000924 <StartButtonTask+0x1f4>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f04f 31ff 	mov.w	r1, #4294967295
 8000802:	4618      	mov	r0, r3
 8000804:	f003 fbf6 	bl	8003ff4 <osMailAlloc>
 8000808:	62f8      	str	r0, [r7, #44]	@ 0x2c
		  		  btnData->id = BTN_LED2;
 800080a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800080c:	2201      	movs	r2, #1
 800080e:	601a      	str	r2, [r3, #0]
		  		btnFndData->id = STOP;
 8000810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000812:	2201      	movs	r2, #1
 8000814:	601a      	str	r2, [r3, #0]
		  		  osMailPut(btnMail, btnData);
 8000816:	4b42      	ldr	r3, [pc, #264]	@ (8000920 <StartButtonTask+0x1f0>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800081c:	4618      	mov	r0, r3
 800081e:	f003 fbff 	bl	8004020 <osMailPut>
		  		osMailPut(btnFndMail, btnFndData);
 8000822:	4b40      	ldr	r3, [pc, #256]	@ (8000924 <StartButtonTask+0x1f4>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000828:	4618      	mov	r0, r3
 800082a:	f003 fbf9 	bl	8004020 <osMailPut>


		  osMutexWait(LcdMutexHandle, osWaitForever);
 800082e:	4b3e      	ldr	r3, [pc, #248]	@ (8000928 <StartButtonTask+0x1f8>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f04f 31ff 	mov.w	r1, #4294967295
 8000836:	4618      	mov	r0, r3
 8000838:	f003 f9d8 	bl	8003bec <osMutexWait>
		  LCD_writeStringXY(0, 0, "BTN2");
 800083c:	4a3c      	ldr	r2, [pc, #240]	@ (8000930 <StartButtonTask+0x200>)
 800083e:	2100      	movs	r1, #0
 8000840:	2000      	movs	r0, #0
 8000842:	f001 f840 	bl	80018c6 <LCD_writeStringXY>
		  osMutexRelease(LcdMutexHandle);
 8000846:	4b38      	ldr	r3, [pc, #224]	@ (8000928 <StartButtonTask+0x1f8>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4618      	mov	r0, r3
 800084c:	f003 fa1c 	bl	8003c88 <osMutexRelease>
 8000850:	e038      	b.n	80008c4 <StartButtonTask+0x194>
	  }
	  else if(Button_GetState(&hBtnLed3) == ACT_RELEASED)
 8000852:	4830      	ldr	r0, [pc, #192]	@ (8000914 <StartButtonTask+0x1e4>)
 8000854:	f000 fd15 	bl	8001282 <Button_GetState>
 8000858:	4603      	mov	r3, r0
 800085a:	2b02      	cmp	r3, #2
 800085c:	d132      	bne.n	80008c4 <StartButtonTask+0x194>
	  {
		  btnData= osMailAlloc(btnMail, osWaitForever);
 800085e:	4b30      	ldr	r3, [pc, #192]	@ (8000920 <StartButtonTask+0x1f0>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f04f 31ff 	mov.w	r1, #4294967295
 8000866:	4618      	mov	r0, r3
 8000868:	f003 fbc4 	bl	8003ff4 <osMailAlloc>
 800086c:	6338      	str	r0, [r7, #48]	@ 0x30
		  btnFndData= osMailAlloc(btnFndMail, osWaitForever);
 800086e:	4b2d      	ldr	r3, [pc, #180]	@ (8000924 <StartButtonTask+0x1f4>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f04f 31ff 	mov.w	r1, #4294967295
 8000876:	4618      	mov	r0, r3
 8000878:	f003 fbbc 	bl	8003ff4 <osMailAlloc>
 800087c:	62f8      	str	r0, [r7, #44]	@ 0x2c

		  		  btnData->id = BTN_LED3;
 800087e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000880:	2202      	movs	r2, #2
 8000882:	601a      	str	r2, [r3, #0]
		  		btnFndData->id = CLEAR;
 8000884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000886:	2202      	movs	r2, #2
 8000888:	601a      	str	r2, [r3, #0]

		  		  osMailPut(btnMail, btnData);
 800088a:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <StartButtonTask+0x1f0>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8000890:	4618      	mov	r0, r3
 8000892:	f003 fbc5 	bl	8004020 <osMailPut>
		  		  osMailPut(btnFndMail, btnFndData);
 8000896:	4b23      	ldr	r3, [pc, #140]	@ (8000924 <StartButtonTask+0x1f4>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800089c:	4618      	mov	r0, r3
 800089e:	f003 fbbf 	bl	8004020 <osMailPut>

		  		osMutexWait(LcdMutexHandle, osWaitForever);
 80008a2:	4b21      	ldr	r3, [pc, #132]	@ (8000928 <StartButtonTask+0x1f8>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f04f 31ff 	mov.w	r1, #4294967295
 80008aa:	4618      	mov	r0, r3
 80008ac:	f003 f99e 	bl	8003bec <osMutexWait>
		  LCD_writeStringXY(0, 0, "BTN3");
 80008b0:	4a20      	ldr	r2, [pc, #128]	@ (8000934 <StartButtonTask+0x204>)
 80008b2:	2100      	movs	r1, #0
 80008b4:	2000      	movs	r0, #0
 80008b6:	f001 f806 	bl	80018c6 <LCD_writeStringXY>
		  osMutexRelease(LcdMutexHandle);
 80008ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000928 <StartButtonTask+0x1f8>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 f9e2 	bl	8003c88 <osMutexRelease>
	  }
	  sprintf(str, "counter %d", (unsigned int)counter ++);
 80008c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008c6:	1c5a      	adds	r2, r3, #1
 80008c8:	637a      	str	r2, [r7, #52]	@ 0x34
 80008ca:	f107 000c 	add.w	r0, r7, #12
 80008ce:	461a      	mov	r2, r3
 80008d0:	4919      	ldr	r1, [pc, #100]	@ (8000938 <StartButtonTask+0x208>)
 80008d2:	f006 f99f 	bl	8006c14 <siprintf>
	  osMutexWait(LcdMutexHandle, osWaitForever);
 80008d6:	4b14      	ldr	r3, [pc, #80]	@ (8000928 <StartButtonTask+0x1f8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	f04f 31ff 	mov.w	r1, #4294967295
 80008de:	4618      	mov	r0, r3
 80008e0:	f003 f984 	bl	8003bec <osMutexWait>
	  LCD_writeStringXY(0, 5, str);
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	461a      	mov	r2, r3
 80008ea:	2105      	movs	r1, #5
 80008ec:	2000      	movs	r0, #0
 80008ee:	f000 ffea 	bl	80018c6 <LCD_writeStringXY>
	  osMutexRelease(LcdMutexHandle);
 80008f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000928 <StartButtonTask+0x1f8>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f003 f9c6 	bl	8003c88 <osMutexRelease>
    osDelay(100);
 80008fc:	2064      	movs	r0, #100	@ 0x64
 80008fe:	f003 f948 	bl	8003b92 <osDelay>
	  if(Button_GetState(&hBtnLed1) == ACT_RELEASED)
 8000902:	e732      	b.n	800076a <StartButtonTask+0x3a>
 8000904:	40020400 	.word	0x40020400
 8000908:	200004e8 	.word	0x200004e8
 800090c:	200004f4 	.word	0x200004f4
 8000910:	40020000 	.word	0x40020000
 8000914:	20000500 	.word	0x20000500
 8000918:	20000438 	.word	0x20000438
 800091c:	200003e4 	.word	0x200003e4
 8000920:	20000120 	.word	0x20000120
 8000924:	20000128 	.word	0x20000128
 8000928:	20000140 	.word	0x20000140
 800092c:	08007580 	.word	0x08007580
 8000930:	08007588 	.word	0x08007588
 8000934:	08007590 	.word	0x08007590
 8000938:	08007598 	.word	0x08007598

0800093c <StartLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask */
void StartLedTask(void const * argument)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b092      	sub	sp, #72	@ 0x48
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask */
	uint32_t prevTime = 0 , curTime = 0;
 8000944:	2300      	movs	r3, #0
 8000946:	647b      	str	r3, [r7, #68]	@ 0x44
 8000948:	2300      	movs	r3, #0
 800094a:	63bb      	str	r3, [r7, #56]	@ 0x38
	btn_led_t *btnData;
	uint32_t ledData;
	osEvent evt;
	  char str[30];
	  uint32_t counter = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* Infinite loop */
  for(;;)
  {		curTime = HAL_GetTick();
 8000950:	f001 f83e 	bl	80019d0 <HAL_GetTick>
 8000954:	63b8      	str	r0, [r7, #56]	@ 0x38
  	  	  if(curTime - prevTime >= 500) {
 8000956:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800095a:	1ad3      	subs	r3, r2, r3
 800095c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000960:	d30a      	bcc.n	8000978 <StartLedTask+0x3c>
  	  		  prevTime = curTime;
 8000962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000964:	647b      	str	r3, [r7, #68]	@ 0x44
  	  		  ledData ^= (1<<0);
 8000966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000968:	f083 0301 	eor.w	r3, r3, #1
 800096c:	643b      	str	r3, [r7, #64]	@ 0x40
  	  		  LedBar_Write(ledData);
 800096e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000970:	b2db      	uxtb	r3, r3
 8000972:	4618      	mov	r0, r3
 8000974:	f000 ffbc 	bl	80018f0 <LedBar_Write>
  	  	  }
  	  evt = osMailGet(btnMail, 0);
 8000978:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <StartLedTask+0x15c>)
 800097a:	6819      	ldr	r1, [r3, #0]
 800097c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000980:	2200      	movs	r2, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f003 fb8a 	bl	800409c <osMailGet>
  	  if(evt.status == osEventMail)
 8000988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800098a:	2b20      	cmp	r3, #32
 800098c:	d163      	bne.n	8000a56 <StartLedTask+0x11a>
  	  {
  		  btnData = evt.value.p;
 800098e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000990:	637b      	str	r3, [r7, #52]	@ 0x34
		  if(btnData->id == BTN_LED1){
 8000992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d11a      	bne.n	80009d0 <StartLedTask+0x94>
			  ledData ^= (1<<1);
 800099a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800099c:	f083 0302 	eor.w	r3, r3, #2
 80009a0:	643b      	str	r3, [r7, #64]	@ 0x40
			  LedBar_Write(ledData);
 80009a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	4618      	mov	r0, r3
 80009a8:	f000 ffa2 	bl	80018f0 <LedBar_Write>
			  osMutexWait(LcdMutexHandle, osWaitForever);
 80009ac:	4b3b      	ldr	r3, [pc, #236]	@ (8000a9c <StartLedTask+0x160>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f04f 31ff 	mov.w	r1, #4294967295
 80009b4:	4618      	mov	r0, r3
 80009b6:	f003 f919 	bl	8003bec <osMutexWait>
			  LCD_writeStringXY(1, 0, "LED1");
 80009ba:	4a39      	ldr	r2, [pc, #228]	@ (8000aa0 <StartLedTask+0x164>)
 80009bc:	2100      	movs	r1, #0
 80009be:	2001      	movs	r0, #1
 80009c0:	f000 ff81 	bl	80018c6 <LCD_writeStringXY>
			  osMutexRelease(LcdMutexHandle);
 80009c4:	4b35      	ldr	r3, [pc, #212]	@ (8000a9c <StartLedTask+0x160>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f003 f95d 	bl	8003c88 <osMutexRelease>
 80009ce:	e03c      	b.n	8000a4a <StartLedTask+0x10e>
		  }
		  else if (btnData->id == BTN_LED2) {
 80009d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d11a      	bne.n	8000a0e <StartLedTask+0xd2>
			  ledData ^= (1<<2);
 80009d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009da:	f083 0304 	eor.w	r3, r3, #4
 80009de:	643b      	str	r3, [r7, #64]	@ 0x40
			  LedBar_Write(ledData);
 80009e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	4618      	mov	r0, r3
 80009e6:	f000 ff83 	bl	80018f0 <LedBar_Write>
			  osMutexWait(LcdMutexHandle, osWaitForever);
 80009ea:	4b2c      	ldr	r3, [pc, #176]	@ (8000a9c <StartLedTask+0x160>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	f04f 31ff 	mov.w	r1, #4294967295
 80009f2:	4618      	mov	r0, r3
 80009f4:	f003 f8fa 	bl	8003bec <osMutexWait>
			  LCD_writeStringXY(1, 0, "LED2");
 80009f8:	4a2a      	ldr	r2, [pc, #168]	@ (8000aa4 <StartLedTask+0x168>)
 80009fa:	2100      	movs	r1, #0
 80009fc:	2001      	movs	r0, #1
 80009fe:	f000 ff62 	bl	80018c6 <LCD_writeStringXY>
			  osMutexRelease(LcdMutexHandle);
 8000a02:	4b26      	ldr	r3, [pc, #152]	@ (8000a9c <StartLedTask+0x160>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f003 f93e 	bl	8003c88 <osMutexRelease>
 8000a0c:	e01d      	b.n	8000a4a <StartLedTask+0x10e>

		  }
		  else if (btnData->id == BTN_LED3) {
 8000a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b02      	cmp	r3, #2
 8000a14:	d119      	bne.n	8000a4a <StartLedTask+0x10e>
			  ledData ^= (1<<3);
 8000a16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a18:	f083 0308 	eor.w	r3, r3, #8
 8000a1c:	643b      	str	r3, [r7, #64]	@ 0x40
			  LedBar_Write(ledData);
 8000a1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 ff64 	bl	80018f0 <LedBar_Write>
			  osMutexWait(LcdMutexHandle, osWaitForever);
 8000a28:	4b1c      	ldr	r3, [pc, #112]	@ (8000a9c <StartLedTask+0x160>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a30:	4618      	mov	r0, r3
 8000a32:	f003 f8db 	bl	8003bec <osMutexWait>
			  LCD_writeStringXY(1, 0, "LED3");
 8000a36:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa8 <StartLedTask+0x16c>)
 8000a38:	2100      	movs	r1, #0
 8000a3a:	2001      	movs	r0, #1
 8000a3c:	f000 ff43 	bl	80018c6 <LCD_writeStringXY>
			  osMutexRelease(LcdMutexHandle);
 8000a40:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <StartLedTask+0x160>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f003 f91f 	bl	8003c88 <osMutexRelease>
		  }
		  osMailFree(btnMail, btnData);
 8000a4a:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <StartLedTask+0x15c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000a50:	4618      	mov	r0, r3
 8000a52:	f003 fb97 	bl	8004184 <osMailFree>
	  }
	  sprintf(str, "counter %d", (unsigned int)counter ++);
 8000a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a58:	1c5a      	adds	r2, r3, #1
 8000a5a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8000a5c:	f107 0008 	add.w	r0, r7, #8
 8000a60:	461a      	mov	r2, r3
 8000a62:	4912      	ldr	r1, [pc, #72]	@ (8000aac <StartLedTask+0x170>)
 8000a64:	f006 f8d6 	bl	8006c14 <siprintf>
	  osMutexWait(LcdMutexHandle, osWaitForever);
 8000a68:	4b0c      	ldr	r3, [pc, #48]	@ (8000a9c <StartLedTask+0x160>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a70:	4618      	mov	r0, r3
 8000a72:	f003 f8bb 	bl	8003bec <osMutexWait>
	  LCD_writeStringXY(1, 5, str);
 8000a76:	f107 0308 	add.w	r3, r7, #8
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	2105      	movs	r1, #5
 8000a7e:	2001      	movs	r0, #1
 8000a80:	f000 ff21 	bl	80018c6 <LCD_writeStringXY>
	  osMutexRelease(LcdMutexHandle);
 8000a84:	4b05      	ldr	r3, [pc, #20]	@ (8000a9c <StartLedTask+0x160>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f003 f8fd 	bl	8003c88 <osMutexRelease>
    osDelay(100);
 8000a8e:	2064      	movs	r0, #100	@ 0x64
 8000a90:	f003 f87f 	bl	8003b92 <osDelay>
  {		curTime = HAL_GetTick();
 8000a94:	e75c      	b.n	8000950 <StartLedTask+0x14>
 8000a96:	bf00      	nop
 8000a98:	20000120 	.word	0x20000120
 8000a9c:	20000140 	.word	0x20000140
 8000aa0:	080075a4 	.word	0x080075a4
 8000aa4:	080075ac 	.word	0x080075ac
 8000aa8:	080075b4 	.word	0x080075b4
 8000aac:	08007598 	.word	0x08007598

08000ab0 <StartFNDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartFNDTask */
void StartFNDTask(void const * argument)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b088      	sub	sp, #32
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFNDTask */
	uint16_t counter = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	83fb      	strh	r3, [r7, #30]
	uint32_t state = STOP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	61bb      	str	r3, [r7, #24]
	btn_led_t *btnFndData;
  /* Infinite loop */
  for(;;)
  {

	  FND_WriteData(counter);
 8000ac0:	8bfb      	ldrh	r3, [r7, #30]
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 fc0e 	bl	80012e4 <FND_WriteData>
	  osEvent evt;


       evt = osMailGet(btnFndMail, 0);
 8000ac8:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <StartFNDTask+0x80>)
 8000aca:	6819      	ldr	r1, [r3, #0]
 8000acc:	f107 0308 	add.w	r3, r7, #8
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f003 fae2 	bl	800409c <osMailGet>
      	  if(evt.status == osEventMail)
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	2b20      	cmp	r3, #32
 8000adc:	d11d      	bne.n	8000b1a <StartFNDTask+0x6a>
      	  {
      		  btnFndData = evt.value.p;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	617b      	str	r3, [r7, #20]
    		  if(btnFndData->id == START){
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d102      	bne.n	8000af0 <StartFNDTask+0x40>
    			  state = START;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
 8000aee:	e00e      	b.n	8000b0e <StartFNDTask+0x5e>
    		  }
    		  else if (btnFndData->id == STOP) {
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d102      	bne.n	8000afe <StartFNDTask+0x4e>
    			  state = STOP;
 8000af8:	2301      	movs	r3, #1
 8000afa:	61bb      	str	r3, [r7, #24]
 8000afc:	e007      	b.n	8000b0e <StartFNDTask+0x5e>
    		  }
    		  else if (btnFndData->id == CLEAR) {
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d103      	bne.n	8000b0e <StartFNDTask+0x5e>
    			  state = STOP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	61bb      	str	r3, [r7, #24]
    			  counter = 0;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	83fb      	strh	r3, [r7, #30]
    		  }
    		  osMailFree(btnFndMail, btnFndData);
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <StartFNDTask+0x80>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	6979      	ldr	r1, [r7, #20]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f003 fb35 	bl	8004184 <osMailFree>
    	  }

	  	if(state == START) {
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d102      	bne.n	8000b26 <StartFNDTask+0x76>
	  		counter++;
 8000b20:	8bfb      	ldrh	r3, [r7, #30]
 8000b22:	3301      	adds	r3, #1
 8000b24:	83fb      	strh	r3, [r7, #30]
	  	}

      	osDelay(100);
 8000b26:	2064      	movs	r0, #100	@ 0x64
 8000b28:	f003 f833 	bl	8003b92 <osDelay>
  {
 8000b2c:	e7c8      	b.n	8000ac0 <StartFNDTask+0x10>
 8000b2e:	bf00      	nop
 8000b30:	20000128 	.word	0x20000128

08000b34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08a      	sub	sp, #40	@ 0x28
 8000b38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b49      	ldr	r3, [pc, #292]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a48      	ldr	r2, [pc, #288]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b46      	ldr	r3, [pc, #280]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b42      	ldr	r3, [pc, #264]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a41      	ldr	r2, [pc, #260]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b3f      	ldr	r3, [pc, #252]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	4b3b      	ldr	r3, [pc, #236]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a3a      	ldr	r2, [pc, #232]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b8c:	f043 0301 	orr.w	r3, r3, #1
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b38      	ldr	r3, [pc, #224]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f003 0301 	and.w	r3, r3, #1
 8000b9a:	60bb      	str	r3, [r7, #8]
 8000b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b34      	ldr	r3, [pc, #208]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a33      	ldr	r2, [pc, #204]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bae:	4b31      	ldr	r3, [pc, #196]	@ (8000c74 <MX_GPIO_Init+0x140>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f240 116f 	movw	r1, #367	@ 0x16f
 8000bc0:	482d      	ldr	r0, [pc, #180]	@ (8000c78 <MX_GPIO_Init+0x144>)
 8000bc2:	f001 f9b3 	bl	8001f2c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f641 0113 	movw	r1, #6163	@ 0x1813
 8000bcc:	482b      	ldr	r0, [pc, #172]	@ (8000c7c <MX_GPIO_Init+0x148>)
 8000bce:	f001 f9ad 	bl	8001f2c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f24f 0107 	movw	r1, #61447	@ 0xf007
 8000bd8:	4829      	ldr	r0, [pc, #164]	@ (8000c80 <MX_GPIO_Init+0x14c>)
 8000bda:	f001 f9a7 	bl	8001f2c <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000bde:	f240 136f 	movw	r3, #367	@ 0x16f
 8000be2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2300      	movs	r3, #0
 8000bee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4820      	ldr	r0, [pc, #128]	@ (8000c78 <MX_GPIO_Init+0x144>)
 8000bf8:	f000 fffc 	bl	8001bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 8000bfc:	f641 0313 	movw	r3, #6163	@ 0x1813
 8000c00:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c02:	2301      	movs	r3, #1
 8000c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c06:	2300      	movs	r3, #0
 8000c08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	4819      	ldr	r0, [pc, #100]	@ (8000c7c <MX_GPIO_Init+0x148>)
 8000c16:	f000 ffed 	bl	8001bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8000c1a:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000c1e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	4619      	mov	r1, r3
 8000c32:	4813      	ldr	r0, [pc, #76]	@ (8000c80 <MX_GPIO_Init+0x14c>)
 8000c34:	f000 ffde 	bl	8001bf4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	2300      	movs	r3, #0
 8000c44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	480b      	ldr	r0, [pc, #44]	@ (8000c7c <MX_GPIO_Init+0x148>)
 8000c4e:	f000 ffd1 	bl	8001bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000c52:	2328      	movs	r3, #40	@ 0x28
 8000c54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c5e:	f107 0314 	add.w	r3, r7, #20
 8000c62:	4619      	mov	r1, r3
 8000c64:	4806      	ldr	r0, [pc, #24]	@ (8000c80 <MX_GPIO_Init+0x14c>)
 8000c66:	f000 ffc5 	bl	8001bf4 <HAL_GPIO_Init>

}
 8000c6a:	bf00      	nop
 8000c6c:	3728      	adds	r7, #40	@ 0x28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40023800 	.word	0x40023800
 8000c78:	40020800 	.word	0x40020800
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020400 	.word	0x40020400

08000c84 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c88:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c8a:	4a13      	ldr	r2, [pc, #76]	@ (8000cd8 <MX_I2C1_Init+0x54>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c8e:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c90:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <MX_I2C1_Init+0x58>)
 8000c92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000ca2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ca6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cba:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cc2:	f001 f94d 	bl	8001f60 <HAL_I2C_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ccc:	f000 f8e2 	bl	8000e94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200003e4 	.word	0x200003e4
 8000cd8:	40005400 	.word	0x40005400
 8000cdc:	000186a0 	.word	0x000186a0

08000ce0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08a      	sub	sp, #40	@ 0x28
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	2200      	movs	r2, #0
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	605a      	str	r2, [r3, #4]
 8000cf2:	609a      	str	r2, [r3, #8]
 8000cf4:	60da      	str	r2, [r3, #12]
 8000cf6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4a19      	ldr	r2, [pc, #100]	@ (8000d64 <HAL_I2C_MspInit+0x84>)
 8000cfe:	4293      	cmp	r3, r2
 8000d00:	d12c      	bne.n	8000d5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	2300      	movs	r3, #0
 8000d04:	613b      	str	r3, [r7, #16]
 8000d06:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a17      	ldr	r2, [pc, #92]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000d1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d24:	2312      	movs	r3, #18
 8000d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d30:	2304      	movs	r3, #4
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d34:	f107 0314 	add.w	r3, r7, #20
 8000d38:	4619      	mov	r1, r3
 8000d3a:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <HAL_I2C_MspInit+0x8c>)
 8000d3c:	f000 ff5a 	bl	8001bf4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d40:	2300      	movs	r3, #0
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	4b08      	ldr	r3, [pc, #32]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d48:	4a07      	ldr	r2, [pc, #28]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d50:	4b05      	ldr	r3, [pc, #20]	@ (8000d68 <HAL_I2C_MspInit+0x88>)
 8000d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000d5c:	bf00      	nop
 8000d5e:	3728      	adds	r7, #40	@ 0x28
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40005400 	.word	0x40005400
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40020400 	.word	0x40020400

08000d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d74:	f000 fdf6 	bl	8001964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d78:	f000 f80c 	bl	8000d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d7c:	f7ff feda 	bl	8000b34 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d80:	f7ff ff80 	bl	8000c84 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000d84:	f000 f9cc 	bl	8001120 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d88:	f7ff fc2a 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d8c:	f002 feae 	bl	8003aec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <main+0x20>

08000d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b094      	sub	sp, #80	@ 0x50
 8000d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d9a:	f107 0320 	add.w	r3, r7, #32
 8000d9e:	2230      	movs	r2, #48	@ 0x30
 8000da0:	2100      	movs	r1, #0
 8000da2:	4618      	mov	r0, r3
 8000da4:	f005 ff58 	bl	8006c58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da8:	f107 030c 	add.w	r3, r7, #12
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
 8000dbc:	4b27      	ldr	r3, [pc, #156]	@ (8000e5c <SystemClock_Config+0xc8>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc0:	4a26      	ldr	r2, [pc, #152]	@ (8000e5c <SystemClock_Config+0xc8>)
 8000dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc8:	4b24      	ldr	r3, [pc, #144]	@ (8000e5c <SystemClock_Config+0xc8>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	4b21      	ldr	r3, [pc, #132]	@ (8000e60 <SystemClock_Config+0xcc>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a20      	ldr	r2, [pc, #128]	@ (8000e60 <SystemClock_Config+0xcc>)
 8000dde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e60 <SystemClock_Config+0xcc>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000df0:	2301      	movs	r3, #1
 8000df2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000df4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000df8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dfe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e04:	2304      	movs	r3, #4
 8000e06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000e08:	2364      	movs	r3, #100	@ 0x64
 8000e0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e10:	2304      	movs	r3, #4
 8000e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e14:	f107 0320 	add.w	r3, r7, #32
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f001 fd3f 	bl	800289c <HAL_RCC_OscConfig>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e24:	f000 f836 	bl	8000e94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e28:	230f      	movs	r3, #15
 8000e2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	2103      	movs	r1, #3
 8000e44:	4618      	mov	r0, r3
 8000e46:	f001 ffa1 	bl	8002d8c <HAL_RCC_ClockConfig>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e50:	f000 f820 	bl	8000e94 <Error_Handler>
  }
}
 8000e54:	bf00      	nop
 8000e56:	3750      	adds	r7, #80	@ 0x50
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40023800 	.word	0x40023800
 8000e60:	40007000 	.word	0x40007000

08000e64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a07      	ldr	r2, [pc, #28]	@ (8000e90 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d101      	bne.n	8000e7a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e76:	f000 fd97 	bl	80019a8 <HAL_IncTick>
  }


  /* USER CODE BEGIN Callback 1 */
	  if(htim->Instance == TIM2) {
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e82:	d101      	bne.n	8000e88 <HAL_TIM_PeriodElapsedCallback+0x24>
		 FND_DispDataCallBack();
 8000e84:	f000 fa3e 	bl	8001304 <FND_DispDataCallBack>
	  }
  /* USER CODE END Callback 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40014800 	.word	0x40014800

08000e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e98:	b672      	cpsid	i
}
 8000e9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <Error_Handler+0x8>

08000ea0 <MyQue_Init>:


Que_TypeDef qBtnLed;

void MyQue_Init(Que_TypeDef *q, int size)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	q->front = 0;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
	q->rear = 0;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	605a      	str	r2, [r3, #4]
	q -> typeSize = size;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	683a      	ldr	r2, [r7, #0]
 8000eba:	609a      	str	r2, [r3, #8]
	for (int i=0; i < QUE_SIZE; i++)
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	e00f      	b.n	8000ee2 <MyQue_Init+0x42>
	{
		q -> queData[i] = malloc(q->typeSize);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f005 fdee 	bl	8006aa8 <malloc>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	4619      	mov	r1, r3
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4413      	add	r3, r2
 8000eda:	6059      	str	r1, [r3, #4]
	for (int i=0; i < QUE_SIZE; i++)
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2b03      	cmp	r3, #3
 8000ee6:	ddec      	ble.n	8000ec2 <MyQue_Init+0x22>
	}
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	4a11      	ldr	r2, [pc, #68]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	603b      	str	r3, [r7, #0]
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	210f      	movs	r1, #15
 8000f36:	f06f 0001 	mvn.w	r0, #1
 8000f3a:	f000 fe31 	bl	8001ba0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08c      	sub	sp, #48	@ 0x30
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000f54:	2300      	movs	r3, #0
 8000f56:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60bb      	str	r3, [r7, #8]
 8000f60:	4b2e      	ldr	r3, [pc, #184]	@ (800101c <HAL_InitTick+0xd0>)
 8000f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f64:	4a2d      	ldr	r2, [pc, #180]	@ (800101c <HAL_InitTick+0xd0>)
 8000f66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800101c <HAL_InitTick+0xd0>)
 8000f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f78:	f107 020c 	add.w	r2, r7, #12
 8000f7c:	f107 0310 	add.w	r3, r7, #16
 8000f80:	4611      	mov	r1, r2
 8000f82:	4618      	mov	r0, r3
 8000f84:	f002 f922 	bl	80031cc <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f88:	f002 f90c 	bl	80031a4 <HAL_RCC_GetPCLK2Freq>
 8000f8c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f90:	4a23      	ldr	r2, [pc, #140]	@ (8001020 <HAL_InitTick+0xd4>)
 8000f92:	fba2 2303 	umull	r2, r3, r2, r3
 8000f96:	0c9b      	lsrs	r3, r3, #18
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000f9c:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <HAL_InitTick+0xd8>)
 8000f9e:	4a22      	ldr	r2, [pc, #136]	@ (8001028 <HAL_InitTick+0xdc>)
 8000fa0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000fa2:	4b20      	ldr	r3, [pc, #128]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fa4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fa8:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000faa:	4a1e      	ldr	r2, [pc, #120]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fae:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000fc2:	4818      	ldr	r0, [pc, #96]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fc4:	f002 f934 	bl	8003230 <HAL_TIM_Base_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000fce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d11b      	bne.n	800100e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000fd6:	4813      	ldr	r0, [pc, #76]	@ (8001024 <HAL_InitTick+0xd8>)
 8000fd8:	f002 f97a 	bl	80032d0 <HAL_TIM_Base_Start_IT>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d111      	bne.n	800100e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000fea:	201a      	movs	r0, #26
 8000fec:	f000 fdf4 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b0f      	cmp	r3, #15
 8000ff4:	d808      	bhi.n	8001008 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	201a      	movs	r0, #26
 8000ffc:	f000 fdd0 	bl	8001ba0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001000:	4a0a      	ldr	r2, [pc, #40]	@ (800102c <HAL_InitTick+0xe0>)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6013      	str	r3, [r2, #0]
 8001006:	e002      	b.n	800100e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800100e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001012:	4618      	mov	r0, r3
 8001014:	3730      	adds	r7, #48	@ 0x30
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023800 	.word	0x40023800
 8001020:	431bde83 	.word	0x431bde83
 8001024:	20000454 	.word	0x20000454
 8001028:	40014800 	.word	0x40014800
 800102c:	200000a4 	.word	0x200000a4

08001030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <NMI_Handler+0x4>

08001038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <HardFault_Handler+0x4>

08001040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <MemManage_Handler+0x4>

08001048 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <BusFault_Handler+0x4>

08001050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <UsageFault_Handler+0x4>

08001058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800106e:	f002 f991 	bl	8003394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000454 	.word	0x20000454

0800107c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <TIM2_IRQHandler+0x10>)
 8001082:	f002 f987 	bl	8003394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200004a0 	.word	0x200004a0

08001090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001098:	4a14      	ldr	r2, [pc, #80]	@ (80010ec <_sbrk+0x5c>)
 800109a:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <_sbrk+0x60>)
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <_sbrk+0x64>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d102      	bne.n	80010b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010ac:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <_sbrk+0x64>)
 80010ae:	4a12      	ldr	r2, [pc, #72]	@ (80010f8 <_sbrk+0x68>)
 80010b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010b2:	4b10      	ldr	r3, [pc, #64]	@ (80010f4 <_sbrk+0x64>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d207      	bcs.n	80010d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010c0:	f005 fe40 	bl	8006d44 <__errno>
 80010c4:	4603      	mov	r3, r0
 80010c6:	220c      	movs	r2, #12
 80010c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295
 80010ce:	e009      	b.n	80010e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010d0:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <_sbrk+0x64>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d6:	4b07      	ldr	r3, [pc, #28]	@ (80010f4 <_sbrk+0x64>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4413      	add	r3, r2
 80010de:	4a05      	ldr	r2, [pc, #20]	@ (80010f4 <_sbrk+0x64>)
 80010e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010e2:	68fb      	ldr	r3, [r7, #12]
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3718      	adds	r7, #24
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20020000 	.word	0x20020000
 80010f0:	00000400 	.word	0x00000400
 80010f4:	2000049c 	.word	0x2000049c
 80010f8:	200043c0 	.word	0x200043c0

080010fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001100:	4b06      	ldr	r3, [pc, #24]	@ (800111c <SystemInit+0x20>)
 8001102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001106:	4a05      	ldr	r2, [pc, #20]	@ (800111c <SystemInit+0x20>)
 8001108:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800110c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001110:	bf00      	nop
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001134:	463b      	mov	r3, r7
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800113c:	4b1d      	ldr	r3, [pc, #116]	@ (80011b4 <MX_TIM2_Init+0x94>)
 800113e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001142:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8001144:	4b1b      	ldr	r3, [pc, #108]	@ (80011b4 <MX_TIM2_Init+0x94>)
 8001146:	2263      	movs	r2, #99	@ 0x63
 8001148:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800114a:	4b1a      	ldr	r3, [pc, #104]	@ (80011b4 <MX_TIM2_Init+0x94>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001150:	4b18      	ldr	r3, [pc, #96]	@ (80011b4 <MX_TIM2_Init+0x94>)
 8001152:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001156:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001158:	4b16      	ldr	r3, [pc, #88]	@ (80011b4 <MX_TIM2_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800115e:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <MX_TIM2_Init+0x94>)
 8001160:	2280      	movs	r2, #128	@ 0x80
 8001162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001164:	4813      	ldr	r0, [pc, #76]	@ (80011b4 <MX_TIM2_Init+0x94>)
 8001166:	f002 f863 	bl	8003230 <HAL_TIM_Base_Init>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001170:	f7ff fe90 	bl	8000e94 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001174:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001178:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800117a:	f107 0308 	add.w	r3, r7, #8
 800117e:	4619      	mov	r1, r3
 8001180:	480c      	ldr	r0, [pc, #48]	@ (80011b4 <MX_TIM2_Init+0x94>)
 8001182:	f002 f9f7 	bl	8003574 <HAL_TIM_ConfigClockSource>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800118c:	f7ff fe82 	bl	8000e94 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001190:	2300      	movs	r3, #0
 8001192:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001198:	463b      	mov	r3, r7
 800119a:	4619      	mov	r1, r3
 800119c:	4805      	ldr	r0, [pc, #20]	@ (80011b4 <MX_TIM2_Init+0x94>)
 800119e:	f002 fbf9 	bl	8003994 <HAL_TIMEx_MasterConfigSynchronization>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011a8:	f7ff fe74 	bl	8000e94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	200004a0 	.word	0x200004a0

080011b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b084      	sub	sp, #16
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c8:	d115      	bne.n	80011f6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_TIM_Base_MspInit+0x48>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <HAL_TIM_Base_MspInit+0x48>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <HAL_TIM_Base_MspInit+0x48>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2105      	movs	r1, #5
 80011ea:	201c      	movs	r0, #28
 80011ec:	f000 fcd8 	bl	8001ba0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011f0:	201c      	movs	r0, #28
 80011f2:	f000 fcf1 	bl	8001bd8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011f6:	bf00      	nop
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800

08001204 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001204:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800123c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001208:	f7ff ff78 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800120c:	480c      	ldr	r0, [pc, #48]	@ (8001240 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800120e:	490d      	ldr	r1, [pc, #52]	@ (8001244 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001210:	4a0d      	ldr	r2, [pc, #52]	@ (8001248 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001214:	e002      	b.n	800121c <LoopCopyDataInit>

08001216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121a:	3304      	adds	r3, #4

0800121c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800121c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001220:	d3f9      	bcc.n	8001216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001222:	4a0a      	ldr	r2, [pc, #40]	@ (800124c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001224:	4c0a      	ldr	r4, [pc, #40]	@ (8001250 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001228:	e001      	b.n	800122e <LoopFillZerobss>

0800122a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800122c:	3204      	adds	r2, #4

0800122e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001230:	d3fb      	bcc.n	800122a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001232:	f005 fd8d 	bl	8006d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001236:	f7ff fd9b 	bl	8000d70 <main>
  bx  lr    
 800123a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800123c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001244:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8001248:	08007644 	.word	0x08007644
  ldr r2, =_sbss
 800124c:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8001250:	200043bc 	.word	0x200043bc

08001254 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001254:	e7fe      	b.n	8001254 <ADC_IRQHandler>

08001256 <Button_Init>:
Button_Handler_t hBtnLed2;
Button_Handler_t hBtnLed3;


void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef * GPIOx, uint16_t pinNum)
{
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	4613      	mov	r3, r2
 8001262:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	88fa      	ldrh	r2, [r7, #6]
 800126e:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2201      	movs	r2, #1
 8001274:	609a      	str	r2, [r3, #8]
}
 8001276:	bf00      	nop
 8001278:	3714      	adds	r7, #20
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b084      	sub	sp, #16
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum); // normal state is high.
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	889b      	ldrh	r3, [r3, #4]
 8001292:	4619      	mov	r1, r3
 8001294:	4610      	mov	r0, r2
 8001296:	f000 fe31 	bl	8001efc <HAL_GPIO_ReadPin>
 800129a:	4603      	mov	r3, r0
 800129c:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d10a      	bne.n	80012bc <Button_GetState+0x3a>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d107      	bne.n	80012bc <Button_GetState+0x3a>
		HAL_Delay(2); // debounce
 80012ac:	2002      	movs	r0, #2
 80012ae:	f000 fb9b 	bl	80019e8 <HAL_Delay>
		hbtn->prevState = PUSHED;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e00f      	b.n	80012dc <Button_GetState+0x5a>
	}
	else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10a      	bne.n	80012da <Button_GetState+0x58>
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d107      	bne.n	80012da <Button_GetState+0x58>
		HAL_Delay(2); // debounce
 80012ca:	2002      	movs	r0, #2
 80012cc:	f000 fb8c 	bl	80019e8 <HAL_Delay>
		hbtn->prevState = RELEASED;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2201      	movs	r2, #1
 80012d4:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 80012d6:	2302      	movs	r3, #2
 80012d8:	e000      	b.n	80012dc <Button_GetState+0x5a>
	}
	return NO_ACT;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <FND_WriteData>:
		fndDispDp &= ~dpData;
}

// write fndDispNum
void FND_WriteData(uint16_t data)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 80012ee:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <FND_WriteData+0x1c>)
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	8013      	strh	r3, [r2, #0]
}
 80012f4:	bf00      	nop
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	2000050c 	.word	0x2000050c

08001304 <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDispNum
void FND_DispDataCallBack()
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
	static int digitPos = 0;
	//     .
	digitPos = (digitPos+1) % 8;
 8001308:	4b80      	ldr	r3, [pc, #512]	@ (800150c <FND_DispDataCallBack+0x208>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	425a      	negs	r2, r3
 8001310:	f003 0307 	and.w	r3, r3, #7
 8001314:	f002 0207 	and.w	r2, r2, #7
 8001318:	bf58      	it	pl
 800131a:	4253      	negpl	r3, r2
 800131c:	4a7b      	ldr	r2, [pc, #492]	@ (800150c <FND_DispDataCallBack+0x208>)
 800131e:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 8001320:	4b7a      	ldr	r3, [pc, #488]	@ (800150c <FND_DispDataCallBack+0x208>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b07      	cmp	r3, #7
 8001326:	f200 80ee 	bhi.w	8001506 <FND_DispDataCallBack+0x202>
 800132a:	a201      	add	r2, pc, #4	@ (adr r2, 8001330 <FND_DispDataCallBack+0x2c>)
 800132c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001330:	08001351 	.word	0x08001351
 8001334:	0800137f 	.word	0x0800137f
 8001338:	080013b7 	.word	0x080013b7
 800133c:	080013ef 	.word	0x080013ef
 8001340:	08001427 	.word	0x08001427
 8001344:	0800145f 	.word	0x0800145f
 8001348:	08001497 	.word	0x08001497
 800134c:	080014cf 	.word	0x080014cf
	{
	case DIGIT_1:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001350:	f000 f900 	bl	8001554 <FND_DispOffAll>
		FND_DispDigit(fndDispNum%10);
 8001354:	4b6e      	ldr	r3, [pc, #440]	@ (8001510 <FND_DispDataCallBack+0x20c>)
 8001356:	881a      	ldrh	r2, [r3, #0]
 8001358:	4b6e      	ldr	r3, [pc, #440]	@ (8001514 <FND_DispDataCallBack+0x210>)
 800135a:	fba3 1302 	umull	r1, r3, r3, r2
 800135e:	08d9      	lsrs	r1, r3, #3
 8001360:	460b      	mov	r3, r1
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	440b      	add	r3, r1
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	b29b      	uxth	r3, r3
 800136c:	4618      	mov	r0, r3
 800136e:	f000 f913 	bl	8001598 <FND_DispDigit>
		FND_DispOn(digitPos);
 8001372:	4b66      	ldr	r3, [pc, #408]	@ (800150c <FND_DispDataCallBack+0x208>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4618      	mov	r0, r3
 8001378:	f000 f8d4 	bl	8001524 <FND_DispOn>
		break;
 800137c:	e0c3      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 800137e:	f000 f8e9 	bl	8001554 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/10%10);
 8001382:	4b63      	ldr	r3, [pc, #396]	@ (8001510 <FND_DispDataCallBack+0x20c>)
 8001384:	881b      	ldrh	r3, [r3, #0]
 8001386:	4a63      	ldr	r2, [pc, #396]	@ (8001514 <FND_DispDataCallBack+0x210>)
 8001388:	fba2 2303 	umull	r2, r3, r2, r3
 800138c:	08db      	lsrs	r3, r3, #3
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b60      	ldr	r3, [pc, #384]	@ (8001514 <FND_DispDataCallBack+0x210>)
 8001392:	fba3 1302 	umull	r1, r3, r3, r2
 8001396:	08d9      	lsrs	r1, r3, #3
 8001398:	460b      	mov	r3, r1
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	440b      	add	r3, r1
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 f8f7 	bl	8001598 <FND_DispDigit>
		FND_DispOn(digitPos);
 80013aa:	4b58      	ldr	r3, [pc, #352]	@ (800150c <FND_DispDataCallBack+0x208>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f8b8 	bl	8001524 <FND_DispOn>
		break;
 80013b4:	e0a7      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80013b6:	f000 f8cd 	bl	8001554 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/100%10);
 80013ba:	4b55      	ldr	r3, [pc, #340]	@ (8001510 <FND_DispDataCallBack+0x20c>)
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	4a56      	ldr	r2, [pc, #344]	@ (8001518 <FND_DispDataCallBack+0x214>)
 80013c0:	fba2 2303 	umull	r2, r3, r2, r3
 80013c4:	095b      	lsrs	r3, r3, #5
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	4b52      	ldr	r3, [pc, #328]	@ (8001514 <FND_DispDataCallBack+0x210>)
 80013ca:	fba3 1302 	umull	r1, r3, r3, r2
 80013ce:	08d9      	lsrs	r1, r3, #3
 80013d0:	460b      	mov	r3, r1
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	440b      	add	r3, r1
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	b29b      	uxth	r3, r3
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f8db 	bl	8001598 <FND_DispDigit>
		FND_DispOn(digitPos);
 80013e2:	4b4a      	ldr	r3, [pc, #296]	@ (800150c <FND_DispDataCallBack+0x208>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4618      	mov	r0, r3
 80013e8:	f000 f89c 	bl	8001524 <FND_DispOn>
		break;
 80013ec:	e08b      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80013ee:	f000 f8b1 	bl	8001554 <FND_DispOffAll>
		FND_DispDigit(fndDispNum/1000%10);
 80013f2:	4b47      	ldr	r3, [pc, #284]	@ (8001510 <FND_DispDataCallBack+0x20c>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	4a49      	ldr	r2, [pc, #292]	@ (800151c <FND_DispDataCallBack+0x218>)
 80013f8:	fba2 2303 	umull	r2, r3, r2, r3
 80013fc:	099b      	lsrs	r3, r3, #6
 80013fe:	b29a      	uxth	r2, r3
 8001400:	4b44      	ldr	r3, [pc, #272]	@ (8001514 <FND_DispDataCallBack+0x210>)
 8001402:	fba3 1302 	umull	r1, r3, r3, r2
 8001406:	08d9      	lsrs	r1, r3, #3
 8001408:	460b      	mov	r3, r1
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	440b      	add	r3, r1
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	b29b      	uxth	r3, r3
 8001414:	4618      	mov	r0, r3
 8001416:	f000 f8bf 	bl	8001598 <FND_DispDigit>
		FND_DispOn(digitPos);
 800141a:	4b3c      	ldr	r3, [pc, #240]	@ (800150c <FND_DispDataCallBack+0x208>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f000 f880 	bl	8001524 <FND_DispOn>
		break;
 8001424:	e06f      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001426:	f000 f895 	bl	8001554 <FND_DispOffAll>
		if (fndDispDp & (1<<0)){
 800142a:	4b3d      	ldr	r3, [pc, #244]	@ (8001520 <FND_DispDataCallBack+0x21c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10); // DP ON
 8001436:	200a      	movs	r0, #10
 8001438:	f000 f8ae 	bl	8001598 <FND_DispDigit>
 800143c:	e002      	b.n	8001444 <FND_DispDataCallBack+0x140>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 800143e:	200b      	movs	r0, #11
 8001440:	f000 f8aa 	bl	8001598 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001444:	4b31      	ldr	r3, [pc, #196]	@ (800150c <FND_DispDataCallBack+0x208>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	425a      	negs	r2, r3
 800144a:	f003 0303 	and.w	r3, r3, #3
 800144e:	f002 0203 	and.w	r2, r2, #3
 8001452:	bf58      	it	pl
 8001454:	4253      	negpl	r3, r2
 8001456:	4618      	mov	r0, r3
 8001458:	f000 f864 	bl	8001524 <FND_DispOn>
		break;
 800145c:	e053      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 800145e:	f000 f879 	bl	8001554 <FND_DispOffAll>
		if (fndDispDp & (1<<1)){
 8001462:	4b2f      	ldr	r3, [pc, #188]	@ (8001520 <FND_DispDataCallBack+0x21c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	2b00      	cmp	r3, #0
 800146c:	d003      	beq.n	8001476 <FND_DispDataCallBack+0x172>
			FND_DispDigit(10); // DP ON
 800146e:	200a      	movs	r0, #10
 8001470:	f000 f892 	bl	8001598 <FND_DispDigit>
 8001474:	e002      	b.n	800147c <FND_DispDataCallBack+0x178>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 8001476:	200b      	movs	r0, #11
 8001478:	f000 f88e 	bl	8001598 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 800147c:	4b23      	ldr	r3, [pc, #140]	@ (800150c <FND_DispDataCallBack+0x208>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	425a      	negs	r2, r3
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	f002 0203 	and.w	r2, r2, #3
 800148a:	bf58      	it	pl
 800148c:	4253      	negpl	r3, r2
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f848 	bl	8001524 <FND_DispOn>
		break;
 8001494:	e037      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 8001496:	f000 f85d 	bl	8001554 <FND_DispOffAll>
		if (fndDispDp & (1<<2)){
 800149a:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <FND_DispDataCallBack+0x21c>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	f003 0304 	and.w	r3, r3, #4
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d003      	beq.n	80014ae <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10); // DP ON
 80014a6:	200a      	movs	r0, #10
 80014a8:	f000 f876 	bl	8001598 <FND_DispDigit>
 80014ac:	e002      	b.n	80014b4 <FND_DispDataCallBack+0x1b0>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 80014ae:	200b      	movs	r0, #11
 80014b0:	f000 f872 	bl	8001598 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80014b4:	4b15      	ldr	r3, [pc, #84]	@ (800150c <FND_DispDataCallBack+0x208>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	425a      	negs	r2, r3
 80014ba:	f003 0303 	and.w	r3, r3, #3
 80014be:	f002 0203 	and.w	r2, r2, #3
 80014c2:	bf58      	it	pl
 80014c4:	4253      	negpl	r3, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 f82c 	bl	8001524 <FND_DispOn>
		break;
 80014cc:	e01b      	b.n	8001506 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		//FND_DispOff(digitPos);
		FND_DispOffAll();
 80014ce:	f000 f841 	bl	8001554 <FND_DispOffAll>
		if (fndDispDp & (1<<3)){
 80014d2:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <FND_DispDataCallBack+0x21c>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	f003 0308 	and.w	r3, r3, #8
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10); // DP ON
 80014de:	200a      	movs	r0, #10
 80014e0:	f000 f85a 	bl	8001598 <FND_DispDigit>
 80014e4:	e002      	b.n	80014ec <FND_DispDataCallBack+0x1e8>
		}
		else {
			FND_DispDigit(11); // ALL OFF
 80014e6:	200b      	movs	r0, #11
 80014e8:	f000 f856 	bl	8001598 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80014ec:	4b07      	ldr	r3, [pc, #28]	@ (800150c <FND_DispDataCallBack+0x208>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	425a      	negs	r2, r3
 80014f2:	f003 0303 	and.w	r3, r3, #3
 80014f6:	f002 0203 	and.w	r2, r2, #3
 80014fa:	bf58      	it	pl
 80014fc:	4253      	negpl	r3, r2
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f810 	bl	8001524 <FND_DispOn>
		break;
 8001504:	bf00      	nop
	}
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000510 	.word	0x20000510
 8001510:	2000050c 	.word	0x2000050c
 8001514:	cccccccd 	.word	0xcccccccd
 8001518:	51eb851f 	.word	0x51eb851f
 800151c:	10624dd3 	.word	0x10624dd3
 8001520:	2000050e 	.word	0x2000050e

08001524 <FND_DispOn>:
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
}
*/

void FND_DispOn(int fndPos)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	// GPIO_Write(GPIOx, Pin, RESET);
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, RESET);
 800152c:	4a08      	ldr	r2, [pc, #32]	@ (8001550 <FND_DispOn+0x2c>)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001534:	4a06      	ldr	r2, [pc, #24]	@ (8001550 <FND_DispOn+0x2c>)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	00db      	lsls	r3, r3, #3
 800153a:	4413      	add	r3, r2
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	b29b      	uxth	r3, r3
 8001540:	2200      	movs	r2, #0
 8001542:	4619      	mov	r1, r3
 8001544:	f000 fcf2 	bl	8001f2c <HAL_GPIO_WritePin>
}
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000004 	.word	0x20000004

08001554 <FND_DispOffAll>:

void FND_DispOffAll()
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
	for (int i=0; i<4; i++) {
 800155a:	2300      	movs	r3, #0
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	e010      	b.n	8001582 <FND_DispOffAll+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, SET);
 8001560:	4a0c      	ldr	r2, [pc, #48]	@ (8001594 <FND_DispOffAll+0x40>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001568:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <FND_DispOffAll+0x40>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	00db      	lsls	r3, r3, #3
 800156e:	4413      	add	r3, r2
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	b29b      	uxth	r3, r3
 8001574:	2201      	movs	r2, #1
 8001576:	4619      	mov	r1, r3
 8001578:	f000 fcd8 	bl	8001f2c <HAL_GPIO_WritePin>
	for (int i=0; i<4; i++) {
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3301      	adds	r3, #1
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2b03      	cmp	r3, #3
 8001586:	ddeb      	ble.n	8001560 <FND_DispOffAll+0xc>
	}
}
 8001588:	bf00      	nop
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000004 	.word	0x20000004

08001598 <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 80015a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001620 <FND_DispDigit+0x88>)
 80015a4:	f107 0308 	add.w	r3, r7, #8
 80015a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80015aa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	    0x6F,  // 9 => 01101111
	    0x80,  // 10(dp) => 10000000
	    0x00,  // 11(off)=> 00000000
	};

	for (int i=0; i<8; i++) {
 80015ae:	2300      	movs	r3, #0
 80015b0:	617b      	str	r3, [r7, #20]
 80015b2:	e02c      	b.n	800160e <FND_DispDigit+0x76>
		if (!(segFont[digit] & (1<<i))) {
 80015b4:	88fb      	ldrh	r3, [r7, #6]
 80015b6:	3318      	adds	r3, #24
 80015b8:	443b      	add	r3, r7
 80015ba:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80015be:	461a      	mov	r2, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	fa42 f303 	asr.w	r3, r2, r3
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d10e      	bne.n	80015ec <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);
 80015ce:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <FND_DispDigit+0x8c>)
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015d6:	4a13      	ldr	r2, [pc, #76]	@ (8001624 <FND_DispDigit+0x8c>)
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	00db      	lsls	r3, r3, #3
 80015dc:	4413      	add	r3, r2
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	b29b      	uxth	r3, r3
 80015e2:	2200      	movs	r2, #0
 80015e4:	4619      	mov	r1, r3
 80015e6:	f000 fca1 	bl	8001f2c <HAL_GPIO_WritePin>
 80015ea:	e00d      	b.n	8001608 <FND_DispDigit+0x70>
		}
		else {
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);
 80015ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001624 <FND_DispDigit+0x8c>)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001624 <FND_DispDigit+0x8c>)
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	4413      	add	r3, r2
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	2201      	movs	r2, #1
 8001602:	4619      	mov	r1, r3
 8001604:	f000 fc92 	bl	8001f2c <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++) {
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	3301      	adds	r3, #1
 800160c:	617b      	str	r3, [r7, #20]
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	2b07      	cmp	r3, #7
 8001612:	ddcf      	ble.n	80015b4 <FND_DispDigit+0x1c>
		}
	}
}
 8001614:	bf00      	nop
 8001616:	bf00      	nop
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	080075bc 	.word	0x080075bc
 8001624:	20000024 	.word	0x20000024

08001628 <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	hLcdI2C = hI2C;
 8001630:	4a18      	ldr	r2, [pc, #96]	@ (8001694 <LCD_Init+0x6c>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
	HAL_Delay(50);
 8001636:	2032      	movs	r0, #50	@ 0x32
 8001638:	f000 f9d6 	bl	80019e8 <HAL_Delay>
	LCD_cmdMode();
 800163c:	f000 f852 	bl	80016e4 <LCD_cmdMode>
	LCD_writeMode();
 8001640:	f000 f874 	bl	800172c <LCD_writeMode>
	LCD_sendNibbleData(0x30);
 8001644:	2030      	movs	r0, #48	@ 0x30
 8001646:	f000 f8a7 	bl	8001798 <LCD_sendNibbleData>
	HAL_Delay(5);
 800164a:	2005      	movs	r0, #5
 800164c:	f000 f9cc 	bl	80019e8 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 8001650:	2030      	movs	r0, #48	@ 0x30
 8001652:	f000 f8a1 	bl	8001798 <LCD_sendNibbleData>
	HAL_Delay(1);
 8001656:	2001      	movs	r0, #1
 8001658:	f000 f9c6 	bl	80019e8 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 800165c:	2030      	movs	r0, #48	@ 0x30
 800165e:	f000 f89b 	bl	8001798 <LCD_sendNibbleData>
	LCD_sendNibbleData(0x20);
 8001662:	2020      	movs	r0, #32
 8001664:	f000 f898 	bl	8001798 <LCD_sendNibbleData>
	LCD_sendData(LCD_4BIT_FUNC_SET);
 8001668:	2028      	movs	r0, #40	@ 0x28
 800166a:	f000 f8b9 	bl	80017e0 <LCD_sendData>
	LCD_sendData(LCD_DISP_OFF);
 800166e:	2008      	movs	r0, #8
 8001670:	f000 f8b6 	bl	80017e0 <LCD_sendData>
	LCD_sendData(LCD_DISP_CLEAR);
 8001674:	2001      	movs	r0, #1
 8001676:	f000 f8b3 	bl	80017e0 <LCD_sendData>
	LCD_sendData(LCD_ENTRY_MODE_SET);
 800167a:	2006      	movs	r0, #6
 800167c:	f000 f8b0 	bl	80017e0 <LCD_sendData>
	LCD_sendData(LCD_DISP_ON);
 8001680:	200c      	movs	r0, #12
 8001682:	f000 f8ad 	bl	80017e0 <LCD_sendData>
	LCD_backLightOn();
 8001686:	f000 f81d 	bl	80016c4 <LCD_backLightOn>
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	20000518 	.word	0x20000518

08001698 <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af02      	add	r7, sp, #8
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hLcdI2C, LCD_DEV_ADDR<<1, &data, 1, 1000);
 80016a2:	4b07      	ldr	r3, [pc, #28]	@ (80016c0 <LCD_sendI2C+0x28>)
 80016a4:	6818      	ldr	r0, [r3, #0]
 80016a6:	1dfa      	adds	r2, r7, #7
 80016a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2301      	movs	r3, #1
 80016b0:	214e      	movs	r1, #78	@ 0x4e
 80016b2:	f000 fd99 	bl	80021e8 <HAL_I2C_Master_Transmit>
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000518 	.word	0x20000518

080016c4 <LCD_backLightOn>:

void LCD_backLightOn()
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 80016c8:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <LCD_backLightOn+0x1c>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <LCD_backLightOn+0x1c>)
 80016d4:	701a      	strb	r2, [r3, #0]
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	20000514 	.word	0x20000514

080016e4 <LCD_cmdMode>:
{
	lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <LCD_cmdMode+0x20>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	b2da      	uxtb	r2, r3
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <LCD_cmdMode+0x20>)
 80016f4:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80016f6:	4b03      	ldr	r3, [pc, #12]	@ (8001704 <LCD_cmdMode+0x20>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff ffcc 	bl	8001698 <LCD_sendI2C>
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000514 	.word	0x20000514

08001708 <LCD_charMode>:

void LCD_charMode()
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 800170c:	4b06      	ldr	r3, [pc, #24]	@ (8001728 <LCD_charMode+0x20>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <LCD_charMode+0x20>)
 8001718:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800171a:	4b03      	ldr	r3, [pc, #12]	@ (8001728 <LCD_charMode+0x20>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffba 	bl	8001698 <LCD_sendI2C>
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000514 	.word	0x20000514

0800172c <LCD_writeMode>:

void LCD_writeMode()
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <LCD_writeMode+0x20>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	f023 0302 	bic.w	r3, r3, #2
 8001738:	b2da      	uxtb	r2, r3
 800173a:	4b04      	ldr	r3, [pc, #16]	@ (800174c <LCD_writeMode+0x20>)
 800173c:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800173e:	4b03      	ldr	r3, [pc, #12]	@ (800174c <LCD_writeMode+0x20>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff ffa8 	bl	8001698 <LCD_sendI2C>
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20000514 	.word	0x20000514

08001750 <LCD_E_High>:

void LCD_E_High()
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 8001754:	4b06      	ldr	r3, [pc, #24]	@ (8001770 <LCD_E_High+0x20>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	b2da      	uxtb	r2, r3
 800175e:	4b04      	ldr	r3, [pc, #16]	@ (8001770 <LCD_E_High+0x20>)
 8001760:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8001762:	4b03      	ldr	r3, [pc, #12]	@ (8001770 <LCD_E_High+0x20>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff96 	bl	8001698 <LCD_sendI2C>
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000514 	.word	0x20000514

08001774 <LCD_E_Low>:

void LCD_E_Low()
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <LCD_E_Low+0x20>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	f023 0304 	bic.w	r3, r3, #4
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b04      	ldr	r3, [pc, #16]	@ (8001794 <LCD_E_Low+0x20>)
 8001784:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8001786:	4b03      	ldr	r3, [pc, #12]	@ (8001794 <LCD_E_Low+0x20>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff84 	bl	8001698 <LCD_sendI2C>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000514 	.word	0x20000514

08001798 <LCD_sendNibbleData>:

void LCD_sendNibbleData(uint8_t data)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 80017a2:	f7ff ffd5 	bl	8001750 <LCD_E_High>
	lcdData = (data & 0xf0) | (lcdData & 0x0f);
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	f023 030f 	bic.w	r3, r3, #15
 80017ae:	b25a      	sxtb	r2, r3
 80017b0:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <LCD_sendNibbleData+0x44>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	f003 030f 	and.w	r3, r3, #15
 80017ba:	b25b      	sxtb	r3, r3
 80017bc:	4313      	orrs	r3, r2
 80017be:	b25b      	sxtb	r3, r3
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <LCD_sendNibbleData+0x44>)
 80017c4:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80017c6:	4b05      	ldr	r3, [pc, #20]	@ (80017dc <LCD_sendNibbleData+0x44>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ff64 	bl	8001698 <LCD_sendI2C>
	LCD_E_Low();
 80017d0:	f7ff ffd0 	bl	8001774 <LCD_E_Low>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	20000514 	.word	0x20000514

080017e0 <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
	// High 4bit
	LCD_sendNibbleData(data);
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ffd3 	bl	8001798 <LCD_sendNibbleData>

	data = data << 4;
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	011b      	lsls	r3, r3, #4
 80017f6:	71fb      	strb	r3, [r7, #7]
	// Low 4bit
	LCD_sendNibbleData(data);
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ffcc 	bl	8001798 <LCD_sendNibbleData>
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 8001812:	f7ff ff8b 	bl	800172c <LCD_writeMode>
	LCD_cmdMode();
 8001816:	f7ff ff65 	bl	80016e4 <LCD_cmdMode>
	LCD_sendData(data);
 800181a:	79fb      	ldrb	r3, [r7, #7]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff ffdf 	bl	80017e0 <LCD_sendData>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 8001834:	f7ff ff7a 	bl	800172c <LCD_writeMode>
	LCD_charMode();
 8001838:	f7ff ff66 	bl	8001708 <LCD_charMode>
	LCD_sendData(data);
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff ffce 	bl	80017e0 <LCD_sendData>
}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}

0800184c <LCD_writeString>:

void LCD_writeString(char *str)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	e009      	b.n	800186e <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	4618      	mov	r0, r3
 8001864:	f7ff ffe1 	bl	800182a <LCD_writeCharData>
	for (int i=0; str[i]; i++) {
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ef      	bne.n	800185a <LCD_writeString+0xe>
	}
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	460a      	mov	r2, r1
 800188e:	71fb      	strb	r3, [r7, #7]
 8001890:	4613      	mov	r3, r2
 8001892:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001894:	79bb      	ldrb	r3, [r7, #6]
 8001896:	f003 030f 	and.w	r3, r3, #15
 800189a:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = (0x40 * row) +col;
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	019b      	lsls	r3, r3, #6
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	79bb      	ldrb	r3, [r7, #6]
 80018ac:	4413      	add	r3, r2
 80018ae:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	3b80      	subs	r3, #128	@ 0x80
 80018b4:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 80018b6:	7bbb      	ldrb	r3, [r7, #14]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff ffa5 	bl	8001808 <LCD_writeCmdData>
}
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	603a      	str	r2, [r7, #0]
 80018d0:	71fb      	strb	r3, [r7, #7]
 80018d2:	460b      	mov	r3, r1
 80018d4:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 80018d6:	79ba      	ldrb	r2, [r7, #6]
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ffd1 	bl	8001884 <LCD_gotoXY>
	LCD_writeString(str);
 80018e2:	6838      	ldr	r0, [r7, #0]
 80018e4:	f7ff ffb2 	bl	800184c <LCD_writeString>
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <LedBar_Write>:
//		{GPIOA, GPIO_PIN_0},
//		{GPIOA, GPIO_PIN_1}
//};

void LedBar_Write(uint8_t data)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
	for (int i=0; i<8; i++) {
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	e027      	b.n	8001950 <LedBar_Write+0x60>
		if ((data & (1<<i)) == 0) {
 8001900:	79fa      	ldrb	r2, [r7, #7]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	fa42 f303 	asr.w	r3, r2, r3
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	2b00      	cmp	r3, #0
 800190e:	d10e      	bne.n	800192e <LedBar_Write+0x3e>
			HAL_GPIO_WritePin(ledBar[i].GPIOx, ledBar[i].pinNum, RESET);
 8001910:	4a13      	ldr	r2, [pc, #76]	@ (8001960 <LedBar_Write+0x70>)
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001918:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <LedBar_Write+0x70>)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	00db      	lsls	r3, r3, #3
 800191e:	4413      	add	r3, r2
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	b29b      	uxth	r3, r3
 8001924:	2200      	movs	r2, #0
 8001926:	4619      	mov	r1, r3
 8001928:	f000 fb00 	bl	8001f2c <HAL_GPIO_WritePin>
 800192c:	e00d      	b.n	800194a <LedBar_Write+0x5a>
		}
		else {
			HAL_GPIO_WritePin(ledBar[i].GPIOx, ledBar[i].pinNum, SET);
 800192e:	4a0c      	ldr	r2, [pc, #48]	@ (8001960 <LedBar_Write+0x70>)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001936:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <LedBar_Write+0x70>)
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4413      	add	r3, r2
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	b29b      	uxth	r3, r3
 8001942:	2201      	movs	r2, #1
 8001944:	4619      	mov	r1, r3
 8001946:	f000 faf1 	bl	8001f2c <HAL_GPIO_WritePin>
	for (int i=0; i<8; i++) {
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	3301      	adds	r3, #1
 800194e:	60fb      	str	r3, [r7, #12]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b07      	cmp	r3, #7
 8001954:	ddd4      	ble.n	8001900 <LedBar_Write+0x10>
		}
	}
}
 8001956:	bf00      	nop
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000064 	.word	0x20000064

08001964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001968:	4b0e      	ldr	r3, [pc, #56]	@ (80019a4 <HAL_Init+0x40>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a0d      	ldr	r2, [pc, #52]	@ (80019a4 <HAL_Init+0x40>)
 800196e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001972:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001974:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <HAL_Init+0x40>)
 800197a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800197e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001980:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <HAL_Init+0x40>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a07      	ldr	r2, [pc, #28]	@ (80019a4 <HAL_Init+0x40>)
 8001986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800198a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800198c:	2003      	movs	r0, #3
 800198e:	f000 f8fc 	bl	8001b8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001992:	200f      	movs	r0, #15
 8001994:	f7ff fada 	bl	8000f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001998:	f7ff faac 	bl	8000ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023c00 	.word	0x40023c00

080019a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_IncTick+0x20>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	461a      	mov	r2, r3
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_IncTick+0x24>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	4a04      	ldr	r2, [pc, #16]	@ (80019cc <HAL_IncTick+0x24>)
 80019ba:	6013      	str	r3, [r2, #0]
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	200000a8 	.word	0x200000a8
 80019cc:	2000051c 	.word	0x2000051c

080019d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return uwTick;
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <HAL_GetTick+0x14>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	2000051c 	.word	0x2000051c

080019e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f0:	f7ff ffee 	bl	80019d0 <HAL_GetTick>
 80019f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a00:	d005      	beq.n	8001a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a02:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <HAL_Delay+0x44>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	461a      	mov	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a0e:	bf00      	nop
 8001a10:	f7ff ffde 	bl	80019d0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d8f7      	bhi.n	8001a10 <HAL_Delay+0x28>
  {
  }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200000a8 	.word	0x200000a8

08001a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a40:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a62:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	60d3      	str	r3, [r2, #12]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a7c:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <__NVIC_GetPriorityGrouping+0x18>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	0a1b      	lsrs	r3, r3, #8
 8001a82:	f003 0307 	and.w	r3, r3, #7
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	db0b      	blt.n	8001abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f003 021f 	and.w	r2, r3, #31
 8001aac:	4907      	ldr	r1, [pc, #28]	@ (8001acc <__NVIC_EnableIRQ+0x38>)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	095b      	lsrs	r3, r3, #5
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000e100 	.word	0xe000e100

08001ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	6039      	str	r1, [r7, #0]
 8001ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	db0a      	blt.n	8001afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	490c      	ldr	r1, [pc, #48]	@ (8001b1c <__NVIC_SetPriority+0x4c>)
 8001aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aee:	0112      	lsls	r2, r2, #4
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	440b      	add	r3, r1
 8001af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af8:	e00a      	b.n	8001b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4908      	ldr	r1, [pc, #32]	@ (8001b20 <__NVIC_SetPriority+0x50>)
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	3b04      	subs	r3, #4
 8001b08:	0112      	lsls	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	761a      	strb	r2, [r3, #24]
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	e000e100 	.word	0xe000e100
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b089      	sub	sp, #36	@ 0x24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f1c3 0307 	rsb	r3, r3, #7
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	bf28      	it	cs
 8001b42:	2304      	movcs	r3, #4
 8001b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	2b06      	cmp	r3, #6
 8001b4c:	d902      	bls.n	8001b54 <NVIC_EncodePriority+0x30>
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3b03      	subs	r3, #3
 8001b52:	e000      	b.n	8001b56 <NVIC_EncodePriority+0x32>
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b58:	f04f 32ff 	mov.w	r2, #4294967295
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	401a      	ands	r2, r3
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa01 f303 	lsl.w	r3, r1, r3
 8001b76:	43d9      	mvns	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b7c:	4313      	orrs	r3, r2
         );
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3724      	adds	r7, #36	@ 0x24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr

08001b8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ff4c 	bl	8001a30 <__NVIC_SetPriorityGrouping>
}
 8001b98:	bf00      	nop
 8001b9a:	3708      	adds	r7, #8
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
 8001bac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bb2:	f7ff ff61 	bl	8001a78 <__NVIC_GetPriorityGrouping>
 8001bb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	68b9      	ldr	r1, [r7, #8]
 8001bbc:	6978      	ldr	r0, [r7, #20]
 8001bbe:	f7ff ffb1 	bl	8001b24 <NVIC_EncodePriority>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc8:	4611      	mov	r1, r2
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff ff80 	bl	8001ad0 <__NVIC_SetPriority>
}
 8001bd0:	bf00      	nop
 8001bd2:	3718      	adds	r7, #24
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}

08001bd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff ff54 	bl	8001a94 <__NVIC_EnableIRQ>
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b089      	sub	sp, #36	@ 0x24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	e159      	b.n	8001ec4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c10:	2201      	movs	r2, #1
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	697a      	ldr	r2, [r7, #20]
 8001c20:	4013      	ands	r3, r2
 8001c22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	f040 8148 	bne.w	8001ebe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 0303 	and.w	r3, r3, #3
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d005      	beq.n	8001c46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d130      	bne.n	8001ca8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	2203      	movs	r2, #3
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	43db      	mvns	r3, r3
 8001c58:	69ba      	ldr	r2, [r7, #24]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69ba      	ldr	r2, [r7, #24]
 8001c74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	69ba      	ldr	r2, [r7, #24]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	091b      	lsrs	r3, r3, #4
 8001c92:	f003 0201 	and.w	r2, r3, #1
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 0303 	and.w	r3, r3, #3
 8001cb0:	2b03      	cmp	r3, #3
 8001cb2:	d017      	beq.n	8001ce4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 0303 	and.w	r3, r3, #3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d123      	bne.n	8001d38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	08da      	lsrs	r2, r3, #3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3208      	adds	r2, #8
 8001cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001cfe:	69fb      	ldr	r3, [r7, #28]
 8001d00:	f003 0307 	and.w	r3, r3, #7
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	220f      	movs	r2, #15
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	691a      	ldr	r2, [r3, #16]
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	08da      	lsrs	r2, r3, #3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	3208      	adds	r2, #8
 8001d32:	69b9      	ldr	r1, [r7, #24]
 8001d34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	2203      	movs	r2, #3
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0203 	and.w	r2, r3, #3
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 80a2 	beq.w	8001ebe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b57      	ldr	r3, [pc, #348]	@ (8001edc <HAL_GPIO_Init+0x2e8>)
 8001d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d82:	4a56      	ldr	r2, [pc, #344]	@ (8001edc <HAL_GPIO_Init+0x2e8>)
 8001d84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8a:	4b54      	ldr	r3, [pc, #336]	@ (8001edc <HAL_GPIO_Init+0x2e8>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d96:	4a52      	ldr	r2, [pc, #328]	@ (8001ee0 <HAL_GPIO_Init+0x2ec>)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	089b      	lsrs	r3, r3, #2
 8001d9c:	3302      	adds	r3, #2
 8001d9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	f003 0303 	and.w	r3, r3, #3
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	220f      	movs	r2, #15
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a49      	ldr	r2, [pc, #292]	@ (8001ee4 <HAL_GPIO_Init+0x2f0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d019      	beq.n	8001df6 <HAL_GPIO_Init+0x202>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a48      	ldr	r2, [pc, #288]	@ (8001ee8 <HAL_GPIO_Init+0x2f4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_GPIO_Init+0x1fe>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a47      	ldr	r2, [pc, #284]	@ (8001eec <HAL_GPIO_Init+0x2f8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d00d      	beq.n	8001dee <HAL_GPIO_Init+0x1fa>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a46      	ldr	r2, [pc, #280]	@ (8001ef0 <HAL_GPIO_Init+0x2fc>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d007      	beq.n	8001dea <HAL_GPIO_Init+0x1f6>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a45      	ldr	r2, [pc, #276]	@ (8001ef4 <HAL_GPIO_Init+0x300>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d101      	bne.n	8001de6 <HAL_GPIO_Init+0x1f2>
 8001de2:	2304      	movs	r3, #4
 8001de4:	e008      	b.n	8001df8 <HAL_GPIO_Init+0x204>
 8001de6:	2307      	movs	r3, #7
 8001de8:	e006      	b.n	8001df8 <HAL_GPIO_Init+0x204>
 8001dea:	2303      	movs	r3, #3
 8001dec:	e004      	b.n	8001df8 <HAL_GPIO_Init+0x204>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e002      	b.n	8001df8 <HAL_GPIO_Init+0x204>
 8001df2:	2301      	movs	r3, #1
 8001df4:	e000      	b.n	8001df8 <HAL_GPIO_Init+0x204>
 8001df6:	2300      	movs	r3, #0
 8001df8:	69fa      	ldr	r2, [r7, #28]
 8001dfa:	f002 0203 	and.w	r2, r2, #3
 8001dfe:	0092      	lsls	r2, r2, #2
 8001e00:	4093      	lsls	r3, r2
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e08:	4935      	ldr	r1, [pc, #212]	@ (8001ee0 <HAL_GPIO_Init+0x2ec>)
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	089b      	lsrs	r3, r3, #2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e16:	4b38      	ldr	r3, [pc, #224]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e3c:	69bb      	ldr	r3, [r7, #24]
 8001e3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e40:	4b2d      	ldr	r3, [pc, #180]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	43db      	mvns	r3, r3
 8001e4a:	69ba      	ldr	r2, [r7, #24]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d003      	beq.n	8001e64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e64:	4a24      	ldr	r2, [pc, #144]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e6a:	4b23      	ldr	r3, [pc, #140]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	43db      	mvns	r3, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4013      	ands	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e8e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e94:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001eb0:	69ba      	ldr	r2, [r7, #24]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef8 <HAL_GPIO_Init+0x304>)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	61fb      	str	r3, [r7, #28]
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	2b0f      	cmp	r3, #15
 8001ec8:	f67f aea2 	bls.w	8001c10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ecc:	bf00      	nop
 8001ece:	bf00      	nop
 8001ed0:	3724      	adds	r7, #36	@ 0x24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40013800 	.word	0x40013800
 8001ee4:	40020000 	.word	0x40020000
 8001ee8:	40020400 	.word	0x40020400
 8001eec:	40020800 	.word	0x40020800
 8001ef0:	40020c00 	.word	0x40020c00
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40013c00 	.word	0x40013c00

08001efc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691a      	ldr	r2, [r3, #16]
 8001f0c:	887b      	ldrh	r3, [r7, #2]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f14:	2301      	movs	r3, #1
 8001f16:	73fb      	strb	r3, [r7, #15]
 8001f18:	e001      	b.n	8001f1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	460b      	mov	r3, r1
 8001f36:	807b      	strh	r3, [r7, #2]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f3c:	787b      	ldrb	r3, [r7, #1]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f42:	887a      	ldrh	r2, [r7, #2]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f48:	e003      	b.n	8001f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f4a:	887b      	ldrh	r3, [r7, #2]
 8001f4c:	041a      	lsls	r2, r3, #16
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	619a      	str	r2, [r3, #24]
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
	...

08001f60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e12b      	b.n	80021ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d106      	bne.n	8001f8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe feaa 	bl	8000ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2224      	movs	r2, #36	@ 0x24
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0201 	bic.w	r2, r2, #1
 8001fa2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fb2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fc4:	f001 f8da 	bl	800317c <HAL_RCC_GetPCLK1Freq>
 8001fc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	4a81      	ldr	r2, [pc, #516]	@ (80021d4 <HAL_I2C_Init+0x274>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d807      	bhi.n	8001fe4 <HAL_I2C_Init+0x84>
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4a80      	ldr	r2, [pc, #512]	@ (80021d8 <HAL_I2C_Init+0x278>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	bf94      	ite	ls
 8001fdc:	2301      	movls	r3, #1
 8001fde:	2300      	movhi	r3, #0
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	e006      	b.n	8001ff2 <HAL_I2C_Init+0x92>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4a7d      	ldr	r2, [pc, #500]	@ (80021dc <HAL_I2C_Init+0x27c>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	bf94      	ite	ls
 8001fec:	2301      	movls	r3, #1
 8001fee:	2300      	movhi	r3, #0
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e0e7      	b.n	80021ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4a78      	ldr	r2, [pc, #480]	@ (80021e0 <HAL_I2C_Init+0x280>)
 8001ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8002002:	0c9b      	lsrs	r3, r3, #18
 8002004:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68ba      	ldr	r2, [r7, #8]
 8002016:	430a      	orrs	r2, r1
 8002018:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	4a6a      	ldr	r2, [pc, #424]	@ (80021d4 <HAL_I2C_Init+0x274>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d802      	bhi.n	8002034 <HAL_I2C_Init+0xd4>
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	3301      	adds	r3, #1
 8002032:	e009      	b.n	8002048 <HAL_I2C_Init+0xe8>
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800203a:	fb02 f303 	mul.w	r3, r2, r3
 800203e:	4a69      	ldr	r2, [pc, #420]	@ (80021e4 <HAL_I2C_Init+0x284>)
 8002040:	fba2 2303 	umull	r2, r3, r2, r3
 8002044:	099b      	lsrs	r3, r3, #6
 8002046:	3301      	adds	r3, #1
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	430b      	orrs	r3, r1
 800204e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800205a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	495c      	ldr	r1, [pc, #368]	@ (80021d4 <HAL_I2C_Init+0x274>)
 8002064:	428b      	cmp	r3, r1
 8002066:	d819      	bhi.n	800209c <HAL_I2C_Init+0x13c>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	1e59      	subs	r1, r3, #1
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	fbb1 f3f3 	udiv	r3, r1, r3
 8002076:	1c59      	adds	r1, r3, #1
 8002078:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800207c:	400b      	ands	r3, r1
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00a      	beq.n	8002098 <HAL_I2C_Init+0x138>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1e59      	subs	r1, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002090:	3301      	adds	r3, #1
 8002092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002096:	e051      	b.n	800213c <HAL_I2C_Init+0x1dc>
 8002098:	2304      	movs	r3, #4
 800209a:	e04f      	b.n	800213c <HAL_I2C_Init+0x1dc>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d111      	bne.n	80020c8 <HAL_I2C_Init+0x168>
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1e58      	subs	r0, r3, #1
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6859      	ldr	r1, [r3, #4]
 80020ac:	460b      	mov	r3, r1
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	440b      	add	r3, r1
 80020b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b6:	3301      	adds	r3, #1
 80020b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020bc:	2b00      	cmp	r3, #0
 80020be:	bf0c      	ite	eq
 80020c0:	2301      	moveq	r3, #1
 80020c2:	2300      	movne	r3, #0
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	e012      	b.n	80020ee <HAL_I2C_Init+0x18e>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	1e58      	subs	r0, r3, #1
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6859      	ldr	r1, [r3, #4]
 80020d0:	460b      	mov	r3, r1
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	0099      	lsls	r1, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	fbb0 f3f3 	udiv	r3, r0, r3
 80020de:	3301      	adds	r3, #1
 80020e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	bf0c      	ite	eq
 80020e8:	2301      	moveq	r3, #1
 80020ea:	2300      	movne	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_I2C_Init+0x196>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e022      	b.n	800213c <HAL_I2C_Init+0x1dc>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10e      	bne.n	800211c <HAL_I2C_Init+0x1bc>
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	1e58      	subs	r0, r3, #1
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6859      	ldr	r1, [r3, #4]
 8002106:	460b      	mov	r3, r1
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	440b      	add	r3, r1
 800210c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002110:	3301      	adds	r3, #1
 8002112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002116:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800211a:	e00f      	b.n	800213c <HAL_I2C_Init+0x1dc>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1e58      	subs	r0, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6859      	ldr	r1, [r3, #4]
 8002124:	460b      	mov	r3, r1
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	0099      	lsls	r1, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002132:	3301      	adds	r3, #1
 8002134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002138:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	6809      	ldr	r1, [r1, #0]
 8002140:	4313      	orrs	r3, r2
 8002142:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	69da      	ldr	r2, [r3, #28]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800216a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6911      	ldr	r1, [r2, #16]
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	68d2      	ldr	r2, [r2, #12]
 8002176:	4311      	orrs	r1, r2
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6812      	ldr	r2, [r2, #0]
 800217c:	430b      	orrs	r3, r1
 800217e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	695a      	ldr	r2, [r3, #20]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 0201 	orr.w	r2, r2, #1
 80021aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2220      	movs	r2, #32
 80021b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	000186a0 	.word	0x000186a0
 80021d8:	001e847f 	.word	0x001e847f
 80021dc:	003d08ff 	.word	0x003d08ff
 80021e0:	431bde83 	.word	0x431bde83
 80021e4:	10624dd3 	.word	0x10624dd3

080021e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b088      	sub	sp, #32
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	60f8      	str	r0, [r7, #12]
 80021f0:	607a      	str	r2, [r7, #4]
 80021f2:	461a      	mov	r2, r3
 80021f4:	460b      	mov	r3, r1
 80021f6:	817b      	strh	r3, [r7, #10]
 80021f8:	4613      	mov	r3, r2
 80021fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff fbe8 	bl	80019d0 <HAL_GetTick>
 8002200:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002208:	b2db      	uxtb	r3, r3
 800220a:	2b20      	cmp	r3, #32
 800220c:	f040 80e0 	bne.w	80023d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	9300      	str	r3, [sp, #0]
 8002214:	2319      	movs	r3, #25
 8002216:	2201      	movs	r2, #1
 8002218:	4970      	ldr	r1, [pc, #448]	@ (80023dc <HAL_I2C_Master_Transmit+0x1f4>)
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f000 f964 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002226:	2302      	movs	r3, #2
 8002228:	e0d3      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_I2C_Master_Transmit+0x50>
 8002234:	2302      	movs	r3, #2
 8002236:	e0cc      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b01      	cmp	r3, #1
 800224c:	d007      	beq.n	800225e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f042 0201 	orr.w	r2, r2, #1
 800225c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800226c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2221      	movs	r2, #33	@ 0x21
 8002272:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2210      	movs	r2, #16
 800227a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	687a      	ldr	r2, [r7, #4]
 8002288:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	893a      	ldrh	r2, [r7, #8]
 800228e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002294:	b29a      	uxth	r2, r3
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	4a50      	ldr	r2, [pc, #320]	@ (80023e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800229e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80022a0:	8979      	ldrh	r1, [r7, #10]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	6a3a      	ldr	r2, [r7, #32]
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f89c 	bl	80023e4 <I2C_MasterRequestWrite>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e08d      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	613b      	str	r3, [r7, #16]
 80022ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80022cc:	e066      	b.n	800239c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ce:	697a      	ldr	r2, [r7, #20]
 80022d0:	6a39      	ldr	r1, [r7, #32]
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 fa22 	bl	800271c <I2C_WaitOnTXEFlagUntilTimeout>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00d      	beq.n	80022fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	d107      	bne.n	80022f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e06b      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fe:	781a      	ldrb	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230a:	1c5a      	adds	r2, r3, #1
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	3b01      	subs	r3, #1
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002322:	3b01      	subs	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695b      	ldr	r3, [r3, #20]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b04      	cmp	r3, #4
 8002336:	d11b      	bne.n	8002370 <HAL_I2C_Master_Transmit+0x188>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800233c:	2b00      	cmp	r3, #0
 800233e:	d017      	beq.n	8002370 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002344:	781a      	ldrb	r2, [r3, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800235a:	b29b      	uxth	r3, r3
 800235c:	3b01      	subs	r3, #1
 800235e:	b29a      	uxth	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002368:	3b01      	subs	r3, #1
 800236a:	b29a      	uxth	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002370:	697a      	ldr	r2, [r7, #20]
 8002372:	6a39      	ldr	r1, [r7, #32]
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 fa19 	bl	80027ac <I2C_WaitOnBTFFlagUntilTimeout>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00d      	beq.n	800239c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002384:	2b04      	cmp	r3, #4
 8002386:	d107      	bne.n	8002398 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002396:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e01a      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d194      	bne.n	80022ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2220      	movs	r2, #32
 80023b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2200      	movs	r2, #0
 80023c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80023cc:	2300      	movs	r3, #0
 80023ce:	e000      	b.n	80023d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80023d0:	2302      	movs	r3, #2
  }
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3718      	adds	r7, #24
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	00100002 	.word	0x00100002
 80023e0:	ffff0000 	.word	0xffff0000

080023e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af02      	add	r7, sp, #8
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	607a      	str	r2, [r7, #4]
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	460b      	mov	r3, r1
 80023f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d006      	beq.n	800240e <I2C_MasterRequestWrite+0x2a>
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b01      	cmp	r3, #1
 8002404:	d003      	beq.n	800240e <I2C_MasterRequestWrite+0x2a>
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800240c:	d108      	bne.n	8002420 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e00b      	b.n	8002438 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002424:	2b12      	cmp	r3, #18
 8002426:	d107      	bne.n	8002438 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002436:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 f84f 	bl	80024e8 <I2C_WaitOnFlagUntilTimeout>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00d      	beq.n	800246c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800245e:	d103      	bne.n	8002468 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002466:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e035      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002474:	d108      	bne.n	8002488 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002476:	897b      	ldrh	r3, [r7, #10]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	461a      	mov	r2, r3
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002484:	611a      	str	r2, [r3, #16]
 8002486:	e01b      	b.n	80024c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002488:	897b      	ldrh	r3, [r7, #10]
 800248a:	11db      	asrs	r3, r3, #7
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f003 0306 	and.w	r3, r3, #6
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f063 030f 	orn	r3, r3, #15
 8002498:	b2da      	uxtb	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	490e      	ldr	r1, [pc, #56]	@ (80024e0 <I2C_MasterRequestWrite+0xfc>)
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f898 	bl	80025dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e010      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80024b6:	897b      	ldrh	r3, [r7, #10]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	4907      	ldr	r1, [pc, #28]	@ (80024e4 <I2C_MasterRequestWrite+0x100>)
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f888 	bl	80025dc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	00010008 	.word	0x00010008
 80024e4:	00010002 	.word	0x00010002

080024e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	4613      	mov	r3, r2
 80024f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024f8:	e048      	b.n	800258c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d044      	beq.n	800258c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002502:	f7ff fa65 	bl	80019d0 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d302      	bcc.n	8002518 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d139      	bne.n	800258c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	0c1b      	lsrs	r3, r3, #16
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b01      	cmp	r3, #1
 8002520:	d10d      	bne.n	800253e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	43da      	mvns	r2, r3
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	4013      	ands	r3, r2
 800252e:	b29b      	uxth	r3, r3
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf0c      	ite	eq
 8002534:	2301      	moveq	r3, #1
 8002536:	2300      	movne	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	461a      	mov	r2, r3
 800253c:	e00c      	b.n	8002558 <I2C_WaitOnFlagUntilTimeout+0x70>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	43da      	mvns	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	4013      	ands	r3, r2
 800254a:	b29b      	uxth	r3, r3
 800254c:	2b00      	cmp	r3, #0
 800254e:	bf0c      	ite	eq
 8002550:	2301      	moveq	r3, #1
 8002552:	2300      	movne	r3, #0
 8002554:	b2db      	uxtb	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	79fb      	ldrb	r3, [r7, #7]
 800255a:	429a      	cmp	r2, r3
 800255c:	d116      	bne.n	800258c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2200      	movs	r2, #0
 8002562:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2220      	movs	r2, #32
 8002568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002578:	f043 0220 	orr.w	r2, r3, #32
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e023      	b.n	80025d4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	0c1b      	lsrs	r3, r3, #16
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b01      	cmp	r3, #1
 8002594:	d10d      	bne.n	80025b2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	695b      	ldr	r3, [r3, #20]
 800259c:	43da      	mvns	r2, r3
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	4013      	ands	r3, r2
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	bf0c      	ite	eq
 80025a8:	2301      	moveq	r3, #1
 80025aa:	2300      	movne	r3, #0
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	461a      	mov	r2, r3
 80025b0:	e00c      	b.n	80025cc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	43da      	mvns	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	4013      	ands	r3, r2
 80025be:	b29b      	uxth	r3, r3
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf0c      	ite	eq
 80025c4:	2301      	moveq	r3, #1
 80025c6:	2300      	movne	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	461a      	mov	r2, r3
 80025cc:	79fb      	ldrb	r3, [r7, #7]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d093      	beq.n	80024fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
 80025e8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80025ea:	e071      	b.n	80026d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025fa:	d123      	bne.n	8002644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800260a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002614:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	f043 0204 	orr.w	r2, r3, #4
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e067      	b.n	8002714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264a:	d041      	beq.n	80026d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800264c:	f7ff f9c0 	bl	80019d0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	429a      	cmp	r2, r3
 800265a:	d302      	bcc.n	8002662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d136      	bne.n	80026d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	0c1b      	lsrs	r3, r3, #16
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b01      	cmp	r3, #1
 800266a:	d10c      	bne.n	8002686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	43da      	mvns	r2, r3
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	4013      	ands	r3, r2
 8002678:	b29b      	uxth	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	bf14      	ite	ne
 800267e:	2301      	movne	r3, #1
 8002680:	2300      	moveq	r3, #0
 8002682:	b2db      	uxtb	r3, r3
 8002684:	e00b      	b.n	800269e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	43da      	mvns	r2, r3
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	4013      	ands	r3, r2
 8002692:	b29b      	uxth	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	bf14      	ite	ne
 8002698:	2301      	movne	r3, #1
 800269a:	2300      	moveq	r3, #0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d016      	beq.n	80026d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2220      	movs	r2, #32
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026bc:	f043 0220 	orr.w	r2, r3, #32
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e021      	b.n	8002714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	0c1b      	lsrs	r3, r3, #16
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d10c      	bne.n	80026f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	43da      	mvns	r2, r3
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	4013      	ands	r3, r2
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf14      	ite	ne
 80026ec:	2301      	movne	r3, #1
 80026ee:	2300      	moveq	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	e00b      	b.n	800270c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	4013      	ands	r3, r2
 8002700:	b29b      	uxth	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	bf14      	ite	ne
 8002706:	2301      	movne	r3, #1
 8002708:	2300      	moveq	r3, #0
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b00      	cmp	r3, #0
 800270e:	f47f af6d 	bne.w	80025ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3710      	adds	r7, #16
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002728:	e034      	b.n	8002794 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800272a:	68f8      	ldr	r0, [r7, #12]
 800272c:	f000 f886 	bl	800283c <I2C_IsAcknowledgeFailed>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e034      	b.n	80027a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d028      	beq.n	8002794 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002742:	f7ff f945 	bl	80019d0 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	68ba      	ldr	r2, [r7, #8]
 800274e:	429a      	cmp	r2, r3
 8002750:	d302      	bcc.n	8002758 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d11d      	bne.n	8002794 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002762:	2b80      	cmp	r3, #128	@ 0x80
 8002764:	d016      	beq.n	8002794 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2200      	movs	r2, #0
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	f043 0220 	orr.w	r2, r3, #32
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e007      	b.n	80027a4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279e:	2b80      	cmp	r3, #128	@ 0x80
 80027a0:	d1c3      	bne.n	800272a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027b8:	e034      	b.n	8002824 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f83e 	bl	800283c <I2C_IsAcknowledgeFailed>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e034      	b.n	8002834 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d0:	d028      	beq.n	8002824 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027d2:	f7ff f8fd 	bl	80019d0 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d302      	bcc.n	80027e8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d11d      	bne.n	8002824 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	d016      	beq.n	8002824 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2220      	movs	r2, #32
 8002800:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002810:	f043 0220 	orr.w	r2, r3, #32
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e007      	b.n	8002834 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	f003 0304 	and.w	r3, r3, #4
 800282e:	2b04      	cmp	r3, #4
 8002830:	d1c3      	bne.n	80027ba <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002852:	d11b      	bne.n	800288c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800285c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002878:	f043 0204 	orr.w	r2, r3, #4
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e000      	b.n	800288e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
	...

0800289c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e267      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d075      	beq.n	80029a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028ba:	4b88      	ldr	r3, [pc, #544]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d00c      	beq.n	80028e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028c6:	4b85      	ldr	r3, [pc, #532]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d112      	bne.n	80028f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028d2:	4b82      	ldr	r3, [pc, #520]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80028de:	d10b      	bne.n	80028f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e0:	4b7e      	ldr	r3, [pc, #504]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d05b      	beq.n	80029a4 <HAL_RCC_OscConfig+0x108>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d157      	bne.n	80029a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e242      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002900:	d106      	bne.n	8002910 <HAL_RCC_OscConfig+0x74>
 8002902:	4b76      	ldr	r3, [pc, #472]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a75      	ldr	r2, [pc, #468]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	e01d      	b.n	800294c <HAL_RCC_OscConfig+0xb0>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002918:	d10c      	bne.n	8002934 <HAL_RCC_OscConfig+0x98>
 800291a:	4b70      	ldr	r3, [pc, #448]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a6f      	ldr	r2, [pc, #444]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002924:	6013      	str	r3, [r2, #0]
 8002926:	4b6d      	ldr	r3, [pc, #436]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6c      	ldr	r2, [pc, #432]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 800292c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	e00b      	b.n	800294c <HAL_RCC_OscConfig+0xb0>
 8002934:	4b69      	ldr	r3, [pc, #420]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a68      	ldr	r2, [pc, #416]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 800293a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800293e:	6013      	str	r3, [r2, #0]
 8002940:	4b66      	ldr	r3, [pc, #408]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a65      	ldr	r2, [pc, #404]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800294a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d013      	beq.n	800297c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7ff f83c 	bl	80019d0 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800295c:	f7ff f838 	bl	80019d0 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b64      	cmp	r3, #100	@ 0x64
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e207      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296e:	4b5b      	ldr	r3, [pc, #364]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0xc0>
 800297a:	e014      	b.n	80029a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297c:	f7ff f828 	bl	80019d0 <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002984:	f7ff f824 	bl	80019d0 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b64      	cmp	r3, #100	@ 0x64
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e1f3      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002996:	4b51      	ldr	r3, [pc, #324]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f0      	bne.n	8002984 <HAL_RCC_OscConfig+0xe8>
 80029a2:	e000      	b.n	80029a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d063      	beq.n	8002a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029b2:	4b4a      	ldr	r3, [pc, #296]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00b      	beq.n	80029d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029be:	4b47      	ldr	r3, [pc, #284]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d11c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ca:	4b44      	ldr	r3, [pc, #272]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d116      	bne.n	8002a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d6:	4b41      	ldr	r3, [pc, #260]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x152>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e1c7      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b3b      	ldr	r3, [pc, #236]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4937      	ldr	r1, [pc, #220]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a02:	e03a      	b.n	8002a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d020      	beq.n	8002a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0c:	4b34      	ldr	r3, [pc, #208]	@ (8002ae0 <HAL_RCC_OscConfig+0x244>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a12:	f7fe ffdd 	bl	80019d0 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1a:	f7fe ffd9 	bl	80019d0 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e1a8      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a38:	4b28      	ldr	r3, [pc, #160]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4925      	ldr	r1, [pc, #148]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a4e:	4b24      	ldr	r3, [pc, #144]	@ (8002ae0 <HAL_RCC_OscConfig+0x244>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7fe ffbc 	bl	80019d0 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a5c:	f7fe ffb8 	bl	80019d0 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e187      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d036      	beq.n	8002af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d016      	beq.n	8002abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <HAL_RCC_OscConfig+0x248>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a94:	f7fe ff9c 	bl	80019d0 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a9c:	f7fe ff98 	bl	80019d0 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e167      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aae:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <HAL_RCC_OscConfig+0x240>)
 8002ab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0f0      	beq.n	8002a9c <HAL_RCC_OscConfig+0x200>
 8002aba:	e01b      	b.n	8002af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002abc:	4b09      	ldr	r3, [pc, #36]	@ (8002ae4 <HAL_RCC_OscConfig+0x248>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ac2:	f7fe ff85 	bl	80019d0 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ac8:	e00e      	b.n	8002ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aca:	f7fe ff81 	bl	80019d0 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d907      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e150      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	42470000 	.word	0x42470000
 8002ae4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	4b88      	ldr	r3, [pc, #544]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ea      	bne.n	8002aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8097 	beq.w	8002c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b06:	4b81      	ldr	r3, [pc, #516]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10f      	bne.n	8002b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	4b7d      	ldr	r3, [pc, #500]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b22:	4b7a      	ldr	r3, [pc, #488]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b77      	ldr	r3, [pc, #476]	@ (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d118      	bne.n	8002b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b3e:	4b74      	ldr	r3, [pc, #464]	@ (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a73      	ldr	r2, [pc, #460]	@ (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4a:	f7fe ff41 	bl	80019d0 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b52:	f7fe ff3d 	bl	80019d0 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e10c      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b6a      	ldr	r3, [pc, #424]	@ (8002d10 <HAL_RCC_OscConfig+0x474>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d106      	bne.n	8002b86 <HAL_RCC_OscConfig+0x2ea>
 8002b78:	4b64      	ldr	r3, [pc, #400]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b7c:	4a63      	ldr	r2, [pc, #396]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b84:	e01c      	b.n	8002bc0 <HAL_RCC_OscConfig+0x324>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x30c>
 8002b8e:	4b5f      	ldr	r3, [pc, #380]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b92:	4a5e      	ldr	r2, [pc, #376]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_OscConfig+0x324>
 8002ba8:	4b58      	ldr	r3, [pc, #352]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bac:	4a57      	ldr	r2, [pc, #348]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bb4:	4b55      	ldr	r3, [pc, #340]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb8:	4a54      	ldr	r2, [pc, #336]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002bba:	f023 0304 	bic.w	r3, r3, #4
 8002bbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d015      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc8:	f7fe ff02 	bl	80019d0 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bce:	e00a      	b.n	8002be6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd0:	f7fe fefe 	bl	80019d0 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e0cb      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002be6:	4b49      	ldr	r3, [pc, #292]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ee      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x334>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe feec 	bl	80019d0 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bfc:	f7fe fee8 	bl	80019d0 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0b5      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c12:	4b3e      	ldr	r3, [pc, #248]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1ee      	bne.n	8002bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d105      	bne.n	8002c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c24:	4b39      	ldr	r3, [pc, #228]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c28:	4a38      	ldr	r2, [pc, #224]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80a1 	beq.w	8002d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c3a:	4b34      	ldr	r3, [pc, #208]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d05c      	beq.n	8002d00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d141      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c4e:	4b31      	ldr	r3, [pc, #196]	@ (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c54:	f7fe febc 	bl	80019d0 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7fe feb8 	bl	80019d0 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e087      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c6e:	4b27      	ldr	r3, [pc, #156]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69da      	ldr	r2, [r3, #28]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c88:	019b      	lsls	r3, r3, #6
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	085b      	lsrs	r3, r3, #1
 8002c92:	3b01      	subs	r3, #1
 8002c94:	041b      	lsls	r3, r3, #16
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9c:	061b      	lsls	r3, r3, #24
 8002c9e:	491b      	ldr	r1, [pc, #108]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002caa:	f7fe fe91 	bl	80019d0 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7fe fe8d 	bl	80019d0 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e05c      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cc4:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x416>
 8002cd0:	e054      	b.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <HAL_RCC_OscConfig+0x478>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd8:	f7fe fe7a 	bl	80019d0 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fe fe76 	bl	80019d0 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e045      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cf2:	4b06      	ldr	r3, [pc, #24]	@ (8002d0c <HAL_RCC_OscConfig+0x470>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x444>
 8002cfe:	e03d      	b.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d107      	bne.n	8002d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e038      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40007000 	.word	0x40007000
 8002d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_RCC_OscConfig+0x4ec>)
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d028      	beq.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d121      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d11a      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002d48:	4013      	ands	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d111      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5e:	085b      	lsrs	r3, r3, #1
 8002d60:	3b01      	subs	r3, #1
 8002d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d107      	bne.n	8002d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d001      	beq.n	8002d7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	40023800 	.word	0x40023800

08002d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e0cc      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002da0:	4b68      	ldr	r3, [pc, #416]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d90c      	bls.n	8002dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dae:	4b65      	ldr	r3, [pc, #404]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db6:	4b63      	ldr	r3, [pc, #396]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e0b8      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d020      	beq.n	8002e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d005      	beq.n	8002dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002de0:	4b59      	ldr	r3, [pc, #356]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	4a58      	ldr	r2, [pc, #352]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002de6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002dea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002df8:	4b53      	ldr	r3, [pc, #332]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	4a52      	ldr	r2, [pc, #328]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e04:	4b50      	ldr	r3, [pc, #320]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	494d      	ldr	r1, [pc, #308]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d044      	beq.n	8002eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d107      	bne.n	8002e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e2a:	4b47      	ldr	r3, [pc, #284]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d119      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e07f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d003      	beq.n	8002e4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e46:	2b03      	cmp	r3, #3
 8002e48:	d107      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d109      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	e06f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e067      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e6a:	4b37      	ldr	r3, [pc, #220]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f023 0203 	bic.w	r2, r3, #3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4934      	ldr	r1, [pc, #208]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e7c:	f7fe fda8 	bl	80019d0 <HAL_GetTick>
 8002e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e82:	e00a      	b.n	8002e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e84:	f7fe fda4 	bl	80019d0 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e04f      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 020c 	and.w	r2, r3, #12
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	009b      	lsls	r3, r3, #2
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d1eb      	bne.n	8002e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002eac:	4b25      	ldr	r3, [pc, #148]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d20c      	bcs.n	8002ed4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b22      	ldr	r3, [pc, #136]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec2:	4b20      	ldr	r3, [pc, #128]	@ (8002f44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e032      	b.n	8002f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0304 	and.w	r3, r3, #4
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d008      	beq.n	8002ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ee0:	4b19      	ldr	r3, [pc, #100]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4916      	ldr	r1, [pc, #88]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d009      	beq.n	8002f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002efe:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	490e      	ldr	r1, [pc, #56]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f12:	f000 f821 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8002f16:	4602      	mov	r2, r0
 8002f18:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <HAL_RCC_ClockConfig+0x1bc>)
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	091b      	lsrs	r3, r3, #4
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	490a      	ldr	r1, [pc, #40]	@ (8002f4c <HAL_RCC_ClockConfig+0x1c0>)
 8002f24:	5ccb      	ldrb	r3, [r1, r3]
 8002f26:	fa22 f303 	lsr.w	r3, r2, r3
 8002f2a:	4a09      	ldr	r2, [pc, #36]	@ (8002f50 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002f2e:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <HAL_RCC_ClockConfig+0x1c8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fe f80a 	bl	8000f4c <HAL_InitTick>

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40023c00 	.word	0x40023c00
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	080075e8 	.word	0x080075e8
 8002f50:	20000000 	.word	0x20000000
 8002f54:	200000a4 	.word	0x200000a4

08002f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f5c:	b094      	sub	sp, #80	@ 0x50
 8002f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f70:	4b79      	ldr	r3, [pc, #484]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d00d      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0x40>
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	f200 80e1 	bhi.w	8003144 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d002      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x34>
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f8a:	e0db      	b.n	8003144 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f8c:	4b73      	ldr	r3, [pc, #460]	@ (800315c <HAL_RCC_GetSysClockFreq+0x204>)
 8002f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f90:	e0db      	b.n	800314a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f92:	4b73      	ldr	r3, [pc, #460]	@ (8003160 <HAL_RCC_GetSysClockFreq+0x208>)
 8002f94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f96:	e0d8      	b.n	800314a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f98:	4b6f      	ldr	r3, [pc, #444]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fa0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fa2:	4b6d      	ldr	r3, [pc, #436]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d063      	beq.n	8003076 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fae:	4b6a      	ldr	r3, [pc, #424]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	099b      	lsrs	r3, r3, #6
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002fca:	4622      	mov	r2, r4
 8002fcc:	462b      	mov	r3, r5
 8002fce:	f04f 0000 	mov.w	r0, #0
 8002fd2:	f04f 0100 	mov.w	r1, #0
 8002fd6:	0159      	lsls	r1, r3, #5
 8002fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fdc:	0150      	lsls	r0, r2, #5
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4621      	mov	r1, r4
 8002fe4:	1a51      	subs	r1, r2, r1
 8002fe6:	6139      	str	r1, [r7, #16]
 8002fe8:	4629      	mov	r1, r5
 8002fea:	eb63 0301 	sbc.w	r3, r3, r1
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	f04f 0300 	mov.w	r3, #0
 8002ff8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	018b      	lsls	r3, r1, #6
 8003000:	4651      	mov	r1, sl
 8003002:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003006:	4651      	mov	r1, sl
 8003008:	018a      	lsls	r2, r1, #6
 800300a:	4651      	mov	r1, sl
 800300c:	ebb2 0801 	subs.w	r8, r2, r1
 8003010:	4659      	mov	r1, fp
 8003012:	eb63 0901 	sbc.w	r9, r3, r1
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800302a:	4690      	mov	r8, r2
 800302c:	4699      	mov	r9, r3
 800302e:	4623      	mov	r3, r4
 8003030:	eb18 0303 	adds.w	r3, r8, r3
 8003034:	60bb      	str	r3, [r7, #8]
 8003036:	462b      	mov	r3, r5
 8003038:	eb49 0303 	adc.w	r3, r9, r3
 800303c:	60fb      	str	r3, [r7, #12]
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f04f 0300 	mov.w	r3, #0
 8003046:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800304a:	4629      	mov	r1, r5
 800304c:	024b      	lsls	r3, r1, #9
 800304e:	4621      	mov	r1, r4
 8003050:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003054:	4621      	mov	r1, r4
 8003056:	024a      	lsls	r2, r1, #9
 8003058:	4610      	mov	r0, r2
 800305a:	4619      	mov	r1, r3
 800305c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800305e:	2200      	movs	r2, #0
 8003060:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003062:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003068:	f7fd f90a 	bl	8000280 <__aeabi_uldivmod>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	4613      	mov	r3, r2
 8003072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003074:	e058      	b.n	8003128 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003076:	4b38      	ldr	r3, [pc, #224]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	099b      	lsrs	r3, r3, #6
 800307c:	2200      	movs	r2, #0
 800307e:	4618      	mov	r0, r3
 8003080:	4611      	mov	r1, r2
 8003082:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003086:	623b      	str	r3, [r7, #32]
 8003088:	2300      	movs	r3, #0
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
 800308c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003090:	4642      	mov	r2, r8
 8003092:	464b      	mov	r3, r9
 8003094:	f04f 0000 	mov.w	r0, #0
 8003098:	f04f 0100 	mov.w	r1, #0
 800309c:	0159      	lsls	r1, r3, #5
 800309e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030a2:	0150      	lsls	r0, r2, #5
 80030a4:	4602      	mov	r2, r0
 80030a6:	460b      	mov	r3, r1
 80030a8:	4641      	mov	r1, r8
 80030aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80030ae:	4649      	mov	r1, r9
 80030b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80030c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80030c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80030c8:	ebb2 040a 	subs.w	r4, r2, sl
 80030cc:	eb63 050b 	sbc.w	r5, r3, fp
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	00eb      	lsls	r3, r5, #3
 80030da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80030de:	00e2      	lsls	r2, r4, #3
 80030e0:	4614      	mov	r4, r2
 80030e2:	461d      	mov	r5, r3
 80030e4:	4643      	mov	r3, r8
 80030e6:	18e3      	adds	r3, r4, r3
 80030e8:	603b      	str	r3, [r7, #0]
 80030ea:	464b      	mov	r3, r9
 80030ec:	eb45 0303 	adc.w	r3, r5, r3
 80030f0:	607b      	str	r3, [r7, #4]
 80030f2:	f04f 0200 	mov.w	r2, #0
 80030f6:	f04f 0300 	mov.w	r3, #0
 80030fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80030fe:	4629      	mov	r1, r5
 8003100:	028b      	lsls	r3, r1, #10
 8003102:	4621      	mov	r1, r4
 8003104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003108:	4621      	mov	r1, r4
 800310a:	028a      	lsls	r2, r1, #10
 800310c:	4610      	mov	r0, r2
 800310e:	4619      	mov	r1, r3
 8003110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003112:	2200      	movs	r2, #0
 8003114:	61bb      	str	r3, [r7, #24]
 8003116:	61fa      	str	r2, [r7, #28]
 8003118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311c:	f7fd f8b0 	bl	8000280 <__aeabi_uldivmod>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4613      	mov	r3, r2
 8003126:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003128:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <HAL_RCC_GetSysClockFreq+0x200>)
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	0c1b      	lsrs	r3, r3, #16
 800312e:	f003 0303 	and.w	r3, r3, #3
 8003132:	3301      	adds	r3, #1
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003138:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800313a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800313c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003140:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003142:	e002      	b.n	800314a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003144:	4b05      	ldr	r3, [pc, #20]	@ (800315c <HAL_RCC_GetSysClockFreq+0x204>)
 8003146:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800314a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800314c:	4618      	mov	r0, r3
 800314e:	3750      	adds	r7, #80	@ 0x50
 8003150:	46bd      	mov	sp, r7
 8003152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003156:	bf00      	nop
 8003158:	40023800 	.word	0x40023800
 800315c:	00f42400 	.word	0x00f42400
 8003160:	007a1200 	.word	0x007a1200

08003164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003168:	4b03      	ldr	r3, [pc, #12]	@ (8003178 <HAL_RCC_GetHCLKFreq+0x14>)
 800316a:	681b      	ldr	r3, [r3, #0]
}
 800316c:	4618      	mov	r0, r3
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	20000000 	.word	0x20000000

0800317c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003180:	f7ff fff0 	bl	8003164 <HAL_RCC_GetHCLKFreq>
 8003184:	4602      	mov	r2, r0
 8003186:	4b05      	ldr	r3, [pc, #20]	@ (800319c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	0a9b      	lsrs	r3, r3, #10
 800318c:	f003 0307 	and.w	r3, r3, #7
 8003190:	4903      	ldr	r1, [pc, #12]	@ (80031a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003192:	5ccb      	ldrb	r3, [r1, r3]
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003198:	4618      	mov	r0, r3
 800319a:	bd80      	pop	{r7, pc}
 800319c:	40023800 	.word	0x40023800
 80031a0:	080075f8 	.word	0x080075f8

080031a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031a8:	f7ff ffdc 	bl	8003164 <HAL_RCC_GetHCLKFreq>
 80031ac:	4602      	mov	r2, r0
 80031ae:	4b05      	ldr	r3, [pc, #20]	@ (80031c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	0b5b      	lsrs	r3, r3, #13
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	4903      	ldr	r1, [pc, #12]	@ (80031c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031ba:	5ccb      	ldrb	r3, [r1, r3]
 80031bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	40023800 	.word	0x40023800
 80031c8:	080075f8 	.word	0x080075f8

080031cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	220f      	movs	r2, #15
 80031da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80031dc:	4b12      	ldr	r3, [pc, #72]	@ (8003228 <HAL_RCC_GetClockConfig+0x5c>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0203 	and.w	r2, r3, #3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80031e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003228 <HAL_RCC_GetClockConfig+0x5c>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80031f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003228 <HAL_RCC_GetClockConfig+0x5c>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003200:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <HAL_RCC_GetClockConfig+0x5c>)
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	08db      	lsrs	r3, r3, #3
 8003206:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800320e:	4b07      	ldr	r3, [pc, #28]	@ (800322c <HAL_RCC_GetClockConfig+0x60>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0207 	and.w	r2, r3, #7
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	601a      	str	r2, [r3, #0]
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40023800 	.word	0x40023800
 800322c:	40023c00 	.word	0x40023c00

08003230 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e041      	b.n	80032c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d106      	bne.n	800325c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7fd ffae 	bl	80011b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2202      	movs	r2, #2
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3304      	adds	r3, #4
 800326c:	4619      	mov	r1, r3
 800326e:	4610      	mov	r0, r2
 8003270:	f000 fa70 	bl	8003754 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2201      	movs	r2, #1
 80032a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2201      	movs	r2, #1
 80032a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2201      	movs	r2, #1
 80032b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b085      	sub	sp, #20
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d001      	beq.n	80032e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e044      	b.n	8003372 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0201 	orr.w	r2, r2, #1
 80032fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a1e      	ldr	r2, [pc, #120]	@ (8003380 <HAL_TIM_Base_Start_IT+0xb0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d018      	beq.n	800333c <HAL_TIM_Base_Start_IT+0x6c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003312:	d013      	beq.n	800333c <HAL_TIM_Base_Start_IT+0x6c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a1a      	ldr	r2, [pc, #104]	@ (8003384 <HAL_TIM_Base_Start_IT+0xb4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00e      	beq.n	800333c <HAL_TIM_Base_Start_IT+0x6c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a19      	ldr	r2, [pc, #100]	@ (8003388 <HAL_TIM_Base_Start_IT+0xb8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d009      	beq.n	800333c <HAL_TIM_Base_Start_IT+0x6c>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a17      	ldr	r2, [pc, #92]	@ (800338c <HAL_TIM_Base_Start_IT+0xbc>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d004      	beq.n	800333c <HAL_TIM_Base_Start_IT+0x6c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a16      	ldr	r2, [pc, #88]	@ (8003390 <HAL_TIM_Base_Start_IT+0xc0>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d111      	bne.n	8003360 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b06      	cmp	r3, #6
 800334c:	d010      	beq.n	8003370 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800335e:	e007      	b.n	8003370 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0201 	orr.w	r2, r2, #1
 800336e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	40010000 	.word	0x40010000
 8003384:	40000400 	.word	0x40000400
 8003388:	40000800 	.word	0x40000800
 800338c:	40000c00 	.word	0x40000c00
 8003390:	40014000 	.word	0x40014000

08003394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d020      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01b      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0202 	mvn.w	r2, #2
 80033c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 f999 	bl	8003716 <HAL_TIM_IC_CaptureCallback>
 80033e4:	e005      	b.n	80033f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 f98b 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 f99c 	bl	800372a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d020      	beq.n	8003444 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d01b      	beq.n	8003444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0204 	mvn.w	r2, #4
 8003414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2202      	movs	r2, #2
 800341a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f973 	bl	8003716 <HAL_TIM_IC_CaptureCallback>
 8003430:	e005      	b.n	800343e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f965 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 f976 	bl	800372a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d020      	beq.n	8003490 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d01b      	beq.n	8003490 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0208 	mvn.w	r2, #8
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2204      	movs	r2, #4
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f94d 	bl	8003716 <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f93f 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 f950 	bl	800372a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d020      	beq.n	80034dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01b      	beq.n	80034dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f06f 0210 	mvn.w	r2, #16
 80034ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2208      	movs	r2, #8
 80034b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f927 	bl	8003716 <HAL_TIM_IC_CaptureCallback>
 80034c8:	e005      	b.n	80034d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f919 	bl	8003702 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f92a 	bl	800372a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00c      	beq.n	8003500 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f06f 0201 	mvn.w	r2, #1
 80034f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7fd fcb2 	bl	8000e64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00c      	beq.n	8003524 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800351c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 fab0 	bl	8003a84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f8fb 	bl	800373e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0220 	mvn.w	r2, #32
 8003564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fa82 	bl	8003a70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800356c:	bf00      	nop
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003588:	2b01      	cmp	r3, #1
 800358a:	d101      	bne.n	8003590 <HAL_TIM_ConfigClockSource+0x1c>
 800358c:	2302      	movs	r3, #2
 800358e:	e0b4      	b.n	80036fa <HAL_TIM_ConfigClockSource+0x186>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2202      	movs	r2, #2
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80035ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80035b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035c8:	d03e      	beq.n	8003648 <HAL_TIM_ConfigClockSource+0xd4>
 80035ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ce:	f200 8087 	bhi.w	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035d6:	f000 8086 	beq.w	80036e6 <HAL_TIM_ConfigClockSource+0x172>
 80035da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035de:	d87f      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035e0:	2b70      	cmp	r3, #112	@ 0x70
 80035e2:	d01a      	beq.n	800361a <HAL_TIM_ConfigClockSource+0xa6>
 80035e4:	2b70      	cmp	r3, #112	@ 0x70
 80035e6:	d87b      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035e8:	2b60      	cmp	r3, #96	@ 0x60
 80035ea:	d050      	beq.n	800368e <HAL_TIM_ConfigClockSource+0x11a>
 80035ec:	2b60      	cmp	r3, #96	@ 0x60
 80035ee:	d877      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035f0:	2b50      	cmp	r3, #80	@ 0x50
 80035f2:	d03c      	beq.n	800366e <HAL_TIM_ConfigClockSource+0xfa>
 80035f4:	2b50      	cmp	r3, #80	@ 0x50
 80035f6:	d873      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 80035f8:	2b40      	cmp	r3, #64	@ 0x40
 80035fa:	d058      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0x13a>
 80035fc:	2b40      	cmp	r3, #64	@ 0x40
 80035fe:	d86f      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003600:	2b30      	cmp	r3, #48	@ 0x30
 8003602:	d064      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003604:	2b30      	cmp	r3, #48	@ 0x30
 8003606:	d86b      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003608:	2b20      	cmp	r3, #32
 800360a:	d060      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 800360c:	2b20      	cmp	r3, #32
 800360e:	d867      	bhi.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d05c      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003614:	2b10      	cmp	r3, #16
 8003616:	d05a      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x15a>
 8003618:	e062      	b.n	80036e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800362a:	f000 f993 	bl	8003954 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800363c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68ba      	ldr	r2, [r7, #8]
 8003644:	609a      	str	r2, [r3, #8]
      break;
 8003646:	e04f      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003658:	f000 f97c 	bl	8003954 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800366a:	609a      	str	r2, [r3, #8]
      break;
 800366c:	e03c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800367a:	461a      	mov	r2, r3
 800367c:	f000 f8f0 	bl	8003860 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	2150      	movs	r1, #80	@ 0x50
 8003686:	4618      	mov	r0, r3
 8003688:	f000 f949 	bl	800391e <TIM_ITRx_SetConfig>
      break;
 800368c:	e02c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800369a:	461a      	mov	r2, r3
 800369c:	f000 f90f 	bl	80038be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2160      	movs	r1, #96	@ 0x60
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f939 	bl	800391e <TIM_ITRx_SetConfig>
      break;
 80036ac:	e01c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ba:	461a      	mov	r2, r3
 80036bc:	f000 f8d0 	bl	8003860 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2140      	movs	r1, #64	@ 0x40
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f929 	bl	800391e <TIM_ITRx_SetConfig>
      break;
 80036cc:	e00c      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f000 f920 	bl	800391e <TIM_ITRx_SetConfig>
      break;
 80036de:	e003      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	73fb      	strb	r3, [r7, #15]
      break;
 80036e4:	e000      	b.n	80036e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80036e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800370a:	bf00      	nop
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800371e:	bf00      	nop
 8003720:	370c      	adds	r7, #12
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800372a:	b480      	push	{r7}
 800372c:	b083      	sub	sp, #12
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
	...

08003754 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	4a37      	ldr	r2, [pc, #220]	@ (8003844 <TIM_Base_SetConfig+0xf0>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d00f      	beq.n	800378c <TIM_Base_SetConfig+0x38>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003772:	d00b      	beq.n	800378c <TIM_Base_SetConfig+0x38>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a34      	ldr	r2, [pc, #208]	@ (8003848 <TIM_Base_SetConfig+0xf4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d007      	beq.n	800378c <TIM_Base_SetConfig+0x38>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a33      	ldr	r2, [pc, #204]	@ (800384c <TIM_Base_SetConfig+0xf8>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d003      	beq.n	800378c <TIM_Base_SetConfig+0x38>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a32      	ldr	r2, [pc, #200]	@ (8003850 <TIM_Base_SetConfig+0xfc>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d108      	bne.n	800379e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003792:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a28      	ldr	r2, [pc, #160]	@ (8003844 <TIM_Base_SetConfig+0xf0>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d01b      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ac:	d017      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a25      	ldr	r2, [pc, #148]	@ (8003848 <TIM_Base_SetConfig+0xf4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d013      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a24      	ldr	r2, [pc, #144]	@ (800384c <TIM_Base_SetConfig+0xf8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00f      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a23      	ldr	r2, [pc, #140]	@ (8003850 <TIM_Base_SetConfig+0xfc>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d00b      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a22      	ldr	r2, [pc, #136]	@ (8003854 <TIM_Base_SetConfig+0x100>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d007      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a21      	ldr	r2, [pc, #132]	@ (8003858 <TIM_Base_SetConfig+0x104>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d003      	beq.n	80037de <TIM_Base_SetConfig+0x8a>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a20      	ldr	r2, [pc, #128]	@ (800385c <TIM_Base_SetConfig+0x108>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d108      	bne.n	80037f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a0c      	ldr	r2, [pc, #48]	@ (8003844 <TIM_Base_SetConfig+0xf0>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d103      	bne.n	800381e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	691a      	ldr	r2, [r3, #16]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f043 0204 	orr.w	r2, r3, #4
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	601a      	str	r2, [r3, #0]
}
 8003836:	bf00      	nop
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40010000 	.word	0x40010000
 8003848:	40000400 	.word	0x40000400
 800384c:	40000800 	.word	0x40000800
 8003850:	40000c00 	.word	0x40000c00
 8003854:	40014000 	.word	0x40014000
 8003858:	40014400 	.word	0x40014400
 800385c:	40014800 	.word	0x40014800

08003860 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003860:	b480      	push	{r7}
 8003862:	b087      	sub	sp, #28
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6a1b      	ldr	r3, [r3, #32]
 8003870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	f023 0201 	bic.w	r2, r3, #1
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800388a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4313      	orrs	r3, r2
 8003894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f023 030a 	bic.w	r3, r3, #10
 800389c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	621a      	str	r2, [r3, #32]
}
 80038b2:	bf00      	nop
 80038b4:	371c      	adds	r7, #28
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038be:	b480      	push	{r7}
 80038c0:	b087      	sub	sp, #28
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	f023 0210 	bic.w	r2, r3, #16
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	031b      	lsls	r3, r3, #12
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	4313      	orrs	r3, r2
 8003904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	621a      	str	r2, [r3, #32]
}
 8003912:	bf00      	nop
 8003914:	371c      	adds	r7, #28
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800391e:	b480      	push	{r7}
 8003920:	b085      	sub	sp, #20
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003934:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	f043 0307 	orr.w	r3, r3, #7
 8003940:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	609a      	str	r2, [r3, #8]
}
 8003948:	bf00      	nop
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003954:	b480      	push	{r7}
 8003956:	b087      	sub	sp, #28
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
 8003960:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800396e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	021a      	lsls	r2, r3, #8
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	431a      	orrs	r2, r3
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4313      	orrs	r3, r2
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4313      	orrs	r3, r2
 8003980:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	609a      	str	r2, [r3, #8]
}
 8003988:	bf00      	nop
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e050      	b.n	8003a4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1c      	ldr	r2, [pc, #112]	@ (8003a5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d018      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f8:	d013      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a18      	ldr	r2, [pc, #96]	@ (8003a60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d00e      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a16      	ldr	r2, [pc, #88]	@ (8003a64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d009      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a15      	ldr	r2, [pc, #84]	@ (8003a68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d004      	beq.n	8003a22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a13      	ldr	r2, [pc, #76]	@ (8003a6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d10c      	bne.n	8003a3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	68ba      	ldr	r2, [r7, #8]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	68ba      	ldr	r2, [r7, #8]
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2200      	movs	r2, #0
 8003a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3714      	adds	r7, #20
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
 8003a5a:	bf00      	nop
 8003a5c:	40010000 	.word	0x40010000
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800
 8003a68:	40000c00 	.word	0x40000c00
 8003a6c:	40014000 	.word	0x40014000

08003a70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a8c:	bf00      	nop
 8003a8e:	370c      	adds	r7, #12
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003aa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003aaa:	2b84      	cmp	r3, #132	@ 0x84
 8003aac:	d005      	beq.n	8003aba <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003aae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	3303      	adds	r3, #3
 8003ab8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003aba:	68fb      	ldr	r3, [r7, #12]
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ace:	f3ef 8305 	mrs	r3, IPSR
 8003ad2:	607b      	str	r3, [r7, #4]
  return(result);
 8003ad4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	bf14      	ite	ne
 8003ada:	2301      	movne	r3, #1
 8003adc:	2300      	moveq	r3, #0
 8003ade:	b2db      	uxtb	r3, r3
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003af0:	f001 fd52 	bl	8005598 <vTaskStartScheduler>
  
  return osOK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	bd80      	pop	{r7, pc}

08003afa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003afa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003afc:	b089      	sub	sp, #36	@ 0x24
 8003afe:	af04      	add	r7, sp, #16
 8003b00:	6078      	str	r0, [r7, #4]
 8003b02:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	695b      	ldr	r3, [r3, #20]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d020      	beq.n	8003b4e <osThreadCreate+0x54>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01c      	beq.n	8003b4e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685c      	ldr	r4, [r3, #4]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691e      	ldr	r6, [r3, #16]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7ff ffb6 	bl	8003a98 <makeFreeRtosPriority>
 8003b2c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b36:	9202      	str	r2, [sp, #8]
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	9100      	str	r1, [sp, #0]
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	4632      	mov	r2, r6
 8003b40:	4629      	mov	r1, r5
 8003b42:	4620      	mov	r0, r4
 8003b44:	f001 fb42 	bl	80051cc <xTaskCreateStatic>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e01c      	b.n	8003b88 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685c      	ldr	r4, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b5a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7ff ff98 	bl	8003a98 <makeFreeRtosPriority>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	f107 030c 	add.w	r3, r7, #12
 8003b6e:	9301      	str	r3, [sp, #4]
 8003b70:	9200      	str	r2, [sp, #0]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	4632      	mov	r2, r6
 8003b76:	4629      	mov	r1, r5
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f001 fb87 	bl	800528c <xTaskCreate>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d001      	beq.n	8003b88 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	e000      	b.n	8003b8a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003b88:	68fb      	ldr	r3, [r7, #12]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3714      	adds	r7, #20
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b92 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <osDelay+0x16>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	e000      	b.n	8003baa <osDelay+0x18>
 8003ba8:	2301      	movs	r3, #1
 8003baa:	4618      	mov	r0, r3
 8003bac:	f001 fcbe 	bl	800552c <vTaskDelay>
  
  return osOK;
 8003bb0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b082      	sub	sp, #8
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d007      	beq.n	8003bda <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	4619      	mov	r1, r3
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	f000 fd14 	bl	80045fe <xQueueCreateMutexStatic>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	e003      	b.n	8003be2 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8003bda:	2001      	movs	r0, #1
 8003bdc:	f000 fcf7 	bl	80045ce <xQueueCreateMutex>
 8003be0:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <osMutexWait+0x18>
    return osErrorParameter;
 8003c00:	2380      	movs	r3, #128	@ 0x80
 8003c02:	e03a      	b.n	8003c7a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0e:	d103      	bne.n	8003c18 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003c10:	f04f 33ff 	mov.w	r3, #4294967295
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	e009      	b.n	8003c2c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d006      	beq.n	8003c2c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d101      	bne.n	8003c2c <osMutexWait+0x40>
      ticks = 1;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003c2c:	f7ff ff4c 	bl	8003ac8 <inHandlerMode>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d017      	beq.n	8003c66 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003c36:	f107 0308 	add.w	r3, r7, #8
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	2100      	movs	r1, #0
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f001 f91a 	bl	8004e78 <xQueueReceiveFromISR>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d001      	beq.n	8003c4e <osMutexWait+0x62>
      return osErrorOS;
 8003c4a:	23ff      	movs	r3, #255	@ 0xff
 8003c4c:	e015      	b.n	8003c7a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d011      	beq.n	8003c78 <osMutexWait+0x8c>
 8003c54:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <osMutexWait+0x98>)
 8003c56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	f3bf 8f4f 	dsb	sy
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	e008      	b.n	8003c78 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003c66:	68f9      	ldr	r1, [r7, #12]
 8003c68:	6878      	ldr	r0, [r7, #4]
 8003c6a:	f000 fff5 	bl	8004c58 <xQueueSemaphoreTake>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d001      	beq.n	8003c78 <osMutexWait+0x8c>
    return osErrorOS;
 8003c74:	23ff      	movs	r3, #255	@ 0xff
 8003c76:	e000      	b.n	8003c7a <osMutexWait+0x8e>
  }
  
  return osOK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	e000ed04 	.word	0xe000ed04

08003c88 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003c98:	f7ff ff16 	bl	8003ac8 <inHandlerMode>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d016      	beq.n	8003cd0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003ca2:	f107 0308 	add.w	r3, r7, #8
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fe63 	bl	8004974 <xQueueGiveFromISR>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d001      	beq.n	8003cb8 <osMutexRelease+0x30>
      return osErrorOS;
 8003cb4:	23ff      	movs	r3, #255	@ 0xff
 8003cb6:	e017      	b.n	8003ce8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d013      	beq.n	8003ce6 <osMutexRelease+0x5e>
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf0 <osMutexRelease+0x68>)
 8003cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	f3bf 8f4f 	dsb	sy
 8003cca:	f3bf 8f6f 	isb	sy
 8003cce:	e00a      	b.n	8003ce6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 fcac 	bl	8004634 <xQueueGenericSend>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d001      	beq.n	8003ce6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003ce2:	23ff      	movs	r3, #255	@ 0xff
 8003ce4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3710      	adds	r7, #16
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	e000ed04 	.word	0xe000ed04

08003cf4 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	3303      	adds	r3, #3
 8003d02:	f023 0303 	bic.w	r3, r3, #3
 8003d06:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8003d08:	2014      	movs	r0, #20
 8003d0a:	f002 fcdf 	bl	80066cc <pvPortMalloc>
 8003d0e:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d046      	beq.n	8003da4 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	2200      	movs	r2, #0
 8003d28:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f002 fccc 	bl	80066cc <pvPortMalloc>
 8003d34:	4602      	mov	r2, r0
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d02b      	beq.n	8003d9a <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68fa      	ldr	r2, [r7, #12]
 8003d48:	fb02 f303 	mul.w	r3, r2, r3
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f002 fcbd 	bl	80066cc <pvPortMalloc>
 8003d52:	4602      	mov	r2, r0
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d011      	beq.n	8003d84 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d60:	2300      	movs	r3, #0
 8003d62:	613b      	str	r3, [r7, #16]
 8003d64:	e008      	b.n	8003d78 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	4413      	add	r3, r2
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	3301      	adds	r3, #1
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d3f1      	bcc.n	8003d66 <osPoolCreate+0x72>
 8003d82:	e00f      	b.n	8003da4 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f002 fd6d 	bl	8006868 <vPortFree>
        vPortFree(thePool);
 8003d8e:	6978      	ldr	r0, [r7, #20]
 8003d90:	f002 fd6a 	bl	8006868 <vPortFree>
        thePool = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	617b      	str	r3, [r7, #20]
 8003d98:	e004      	b.n	8003da4 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8003d9a:	6978      	ldr	r0, [r7, #20]
 8003d9c:	f002 fd64 	bl	8006868 <vPortFree>
      thePool = NULL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8003da4:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b08a      	sub	sp, #40	@ 0x28
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8003dbe:	f7ff fe83 	bl	8003ac8 <inHandlerMode>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00e      	beq.n	8003de6 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003dc8:	f3ef 8211 	mrs	r2, BASEPRI
 8003dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd0:	f383 8811 	msr	BASEPRI, r3
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	617a      	str	r2, [r7, #20]
 8003dde:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003de0:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003de4:	e001      	b.n	8003dea <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8003de6:	f002 fb4f 	bl	8006488 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003dea:	2300      	movs	r3, #0
 8003dec:	61fb      	str	r3, [r7, #28]
 8003dee:	e029      	b.n	8003e44 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	4413      	add	r3, r2
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6892      	ldr	r2, [r2, #8]
 8003dfc:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e00:	fb01 f202 	mul.w	r2, r1, r2
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	4413      	add	r3, r2
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d113      	bne.n	8003e3e <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	4413      	add	r3, r2
 8003e1e:	2201      	movs	r2, #1
 8003e20:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4619      	mov	r1, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	fb02 f303 	mul.w	r3, r2, r3
 8003e32:	440b      	add	r3, r1
 8003e34:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	69ba      	ldr	r2, [r7, #24]
 8003e3a:	611a      	str	r2, [r3, #16]
      break;
 8003e3c:	e007      	b.n	8003e4e <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3301      	adds	r3, #1
 8003e42:	61fb      	str	r3, [r7, #28]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	69fa      	ldr	r2, [r7, #28]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d3d0      	bcc.n	8003df0 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8003e4e:	f7ff fe3b 	bl	8003ac8 <inHandlerMode>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8003e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e62:	e001      	b.n	8003e68 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8003e64:	f002 fb42 	bl	80064ec <vPortExitCritical>
  }
  
  return p;
 8003e68:	6a3b      	ldr	r3, [r7, #32]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3728      	adds	r7, #40	@ 0x28
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8003e72:	b480      	push	{r7}
 8003e74:	b085      	sub	sp, #20
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
 8003e7a:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <osPoolFree+0x14>
    return osErrorParameter;
 8003e82:	2380      	movs	r3, #128	@ 0x80
 8003e84:	e030      	b.n	8003ee8 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d101      	bne.n	8003e90 <osPoolFree+0x1e>
    return osErrorParameter;
 8003e8c:	2380      	movs	r3, #128	@ 0x80
 8003e8e:	e02b      	b.n	8003ee8 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d201      	bcs.n	8003e9e <osPoolFree+0x2c>
    return osErrorParameter;
 8003e9a:	2380      	movs	r3, #128	@ 0x80
 8003e9c:	e024      	b.n	8003ee8 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6812      	ldr	r2, [r2, #0]
 8003ea4:	1a9b      	subs	r3, r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	fbb3 f1f2 	udiv	r1, r3, r2
 8003eb2:	fb01 f202 	mul.w	r2, r1, r2
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <osPoolFree+0x4e>
    return osErrorParameter;
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	e013      	b.n	8003ee8 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eca:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d301      	bcc.n	8003eda <osPoolFree+0x68>
    return osErrorParameter;
 8003ed6:	2380      	movs	r3, #128	@ 0x80
 8003ed8:	e006      	b.n	8003ee8 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4413      	add	r3, r2
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8003ee6:	2300      	movs	r3, #0
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3714      	adds	r7, #20
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr

08003ef4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003ef4:	b590      	push	{r4, r7, lr}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af02      	add	r7, sp, #8
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d011      	beq.n	8003f2a <osMessageCreate+0x36>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68db      	ldr	r3, [r3, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00d      	beq.n	8003f2a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6859      	ldr	r1, [r3, #4]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	2400      	movs	r4, #0
 8003f20:	9400      	str	r4, [sp, #0]
 8003f22:	f000 fa63 	bl	80043ec <xQueueGenericCreateStatic>
 8003f26:	4603      	mov	r3, r0
 8003f28:	e008      	b.n	8003f3c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	4619      	mov	r1, r3
 8003f36:	f000 fad6 	bl	80044e6 <xQueueGenericCreate>
 8003f3a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd90      	pop	{r4, r7, pc}

08003f44 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 8003f44:	b590      	push	{r4, r7, lr}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	613b      	str	r3, [r7, #16]
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689c      	ldr	r4, [r3, #8]
 8003f62:	200c      	movs	r0, #12
 8003f64:	f002 fbb2 	bl	80066cc <pvPortMalloc>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d101      	bne.n	8003f7a <osMailCreate+0x36>
    return NULL;
 8003f76:	2300      	movs	r3, #0
 8003f78:	e038      	b.n	8003fec <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6818      	ldr	r0, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	681c      	ldr	r4, [r3, #0]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	2104      	movs	r1, #4
 8003f92:	f000 faa8 	bl	80044e6 <xQueueGenericCreate>
 8003f96:	4603      	mov	r3, r0
 8003f98:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d107      	bne.n	8003fb6 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f002 fc5b 	bl	8006868 <vPortFree>
    return NULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e01a      	b.n	8003fec <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	681c      	ldr	r4, [r3, #0]
 8003fbc:	f107 030c 	add.w	r3, r7, #12
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff fe97 	bl	8003cf4 <osPoolCreate>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d107      	bne.n	8003fe6 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f002 fc43 	bl	8006868 <vPortFree>
    return NULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	e002      	b.n	8003fec <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	371c      	adds	r7, #28
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd90      	pop	{r4, r7, pc}

08003ff4 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <osMailAlloc+0x14>
    return NULL;
 8004004:	2300      	movs	r3, #0
 8004006:	e006      	b.n	8004016 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff fece 	bl	8003dae <osPoolAlloc>
 8004012:	60f8      	str	r0, [r7, #12]
  
  return p;
 8004014:	68fb      	ldr	r3, [r7, #12]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <osMailPut+0x14>
    return osErrorParameter;
 8004030:	2380      	movs	r3, #128	@ 0x80
 8004032:	e02c      	b.n	800408e <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8004034:	2300      	movs	r3, #0
 8004036:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8004038:	f7ff fd46 	bl	8003ac8 <inHandlerMode>
 800403c:	4603      	mov	r3, r0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d018      	beq.n	8004074 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6858      	ldr	r0, [r3, #4]
 8004046:	f107 020c 	add.w	r2, r7, #12
 800404a:	4639      	mov	r1, r7
 800404c:	2300      	movs	r3, #0
 800404e:	f000 fbf3 	bl	8004838 <xQueueGenericSendFromISR>
 8004052:	4603      	mov	r3, r0
 8004054:	2b01      	cmp	r3, #1
 8004056:	d001      	beq.n	800405c <osMailPut+0x3c>
      return osErrorOS;
 8004058:	23ff      	movs	r3, #255	@ 0xff
 800405a:	e018      	b.n	800408e <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d014      	beq.n	800408c <osMailPut+0x6c>
 8004062:	4b0d      	ldr	r3, [pc, #52]	@ (8004098 <osMailPut+0x78>)
 8004064:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004068:	601a      	str	r2, [r3, #0]
 800406a:	f3bf 8f4f 	dsb	sy
 800406e:	f3bf 8f6f 	isb	sy
 8004072:	e00b      	b.n	800408c <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6858      	ldr	r0, [r3, #4]
 8004078:	4639      	mov	r1, r7
 800407a:	2300      	movs	r3, #0
 800407c:	2200      	movs	r2, #0
 800407e:	f000 fad9 	bl	8004634 <xQueueGenericSend>
 8004082:	4603      	mov	r3, r0
 8004084:	2b01      	cmp	r3, #1
 8004086:	d001      	beq.n	800408c <osMailPut+0x6c>
      return osErrorOS;
 8004088:	23ff      	movs	r3, #255	@ 0xff
 800408a:	e000      	b.n	800408e <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	e000ed04 	.word	0xe000ed04

0800409c <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800409c:	b590      	push	{r4, r7, lr}
 800409e:	b08b      	sub	sp, #44	@ 0x2c
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10a      	bne.n	80040c8 <osMailGet+0x2c>
    event.status = osErrorParameter;
 80040b2:	2380      	movs	r3, #128	@ 0x80
 80040b4:	617b      	str	r3, [r7, #20]
    return event;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	461c      	mov	r4, r3
 80040ba:	f107 0314 	add.w	r3, r7, #20
 80040be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80040c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80040c6:	e056      	b.n	8004176 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80040c8:	2300      	movs	r3, #0
 80040ca:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80040cc:	2300      	movs	r3, #0
 80040ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d103      	bne.n	80040e0 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 80040d8:	f04f 33ff 	mov.w	r3, #4294967295
 80040dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80040de:	e009      	b.n	80040f4 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d006      	beq.n	80040f4 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80040ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d101      	bne.n	80040f4 <osMailGet+0x58>
      ticks = 1;
 80040f0:	2301      	movs	r3, #1
 80040f2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80040f4:	f7ff fce8 	bl	8003ac8 <inHandlerMode>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d01d      	beq.n	800413a <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	6858      	ldr	r0, [r3, #4]
 8004102:	f107 0220 	add.w	r2, r7, #32
 8004106:	f107 0314 	add.w	r3, r7, #20
 800410a:	3304      	adds	r3, #4
 800410c:	4619      	mov	r1, r3
 800410e:	f000 feb3 	bl	8004e78 <xQueueReceiveFromISR>
 8004112:	4603      	mov	r3, r0
 8004114:	2b01      	cmp	r3, #1
 8004116:	d102      	bne.n	800411e <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8004118:	2320      	movs	r3, #32
 800411a:	617b      	str	r3, [r7, #20]
 800411c:	e001      	b.n	8004122 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d01e      	beq.n	8004166 <osMailGet+0xca>
 8004128:	4b15      	ldr	r3, [pc, #84]	@ (8004180 <osMailGet+0xe4>)
 800412a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	f3bf 8f4f 	dsb	sy
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	e015      	b.n	8004166 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	6858      	ldr	r0, [r3, #4]
 800413e:	f107 0314 	add.w	r3, r7, #20
 8004142:	3304      	adds	r3, #4
 8004144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004146:	4619      	mov	r1, r3
 8004148:	f000 fca4 	bl	8004a94 <xQueueReceive>
 800414c:	4603      	mov	r3, r0
 800414e:	2b01      	cmp	r3, #1
 8004150:	d102      	bne.n	8004158 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8004152:	2320      	movs	r3, #32
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	e006      	b.n	8004166 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <osMailGet+0xc6>
 800415e:	2300      	movs	r3, #0
 8004160:	e000      	b.n	8004164 <osMailGet+0xc8>
 8004162:	2340      	movs	r3, #64	@ 0x40
 8004164:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	461c      	mov	r4, r3
 800416a:	f107 0314 	add.w	r3, r7, #20
 800416e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004172:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	372c      	adds	r7, #44	@ 0x2c
 800417a:	46bd      	mov	sp, r7
 800417c:	bd90      	pop	{r4, r7, pc}
 800417e:	bf00      	nop
 8004180:	e000ed04 	.word	0xe000ed04

08004184 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <osMailFree+0x14>
    return osErrorParameter;
 8004194:	2380      	movs	r3, #128	@ 0x80
 8004196:	e006      	b.n	80041a6 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	6839      	ldr	r1, [r7, #0]
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff fe67 	bl	8003e72 <osPoolFree>
 80041a4:	4603      	mov	r3, r0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f103 0208 	add.w	r2, r3, #8
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f04f 32ff 	mov.w	r2, #4294967295
 80041c6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f103 0208 	add.w	r2, r3, #8
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f103 0208 	add.w	r2, r3, #8
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr

080041ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80041ee:	b480      	push	{r7}
 80041f0:	b083      	sub	sp, #12
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041fc:	bf00      	nop
 80041fe:	370c      	adds	r7, #12
 8004200:	46bd      	mov	sp, r7
 8004202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004206:	4770      	bx	lr

08004208 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	68fa      	ldr	r2, [r7, #12]
 800421c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	601a      	str	r2, [r3, #0]
}
 8004244:	bf00      	nop
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004266:	d103      	bne.n	8004270 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	e00c      	b.n	800428a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3308      	adds	r3, #8
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	e002      	b.n	800427e <vListInsert+0x2e>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68ba      	ldr	r2, [r7, #8]
 8004286:	429a      	cmp	r2, r3
 8004288:	d2f6      	bcs.n	8004278 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	683a      	ldr	r2, [r7, #0]
 8004298:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	1c5a      	adds	r2, r3, #1
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	601a      	str	r2, [r3, #0]
}
 80042b6:	bf00      	nop
 80042b8:	3714      	adds	r7, #20
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr

080042c2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80042c2:	b480      	push	{r7}
 80042c4:	b085      	sub	sp, #20
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	6892      	ldr	r2, [r2, #8]
 80042d8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6852      	ldr	r2, [r2, #4]
 80042e2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	429a      	cmp	r2, r3
 80042ec:	d103      	bne.n	80042f6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	1e5a      	subs	r2, r3, #1
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
	...

08004318 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10b      	bne.n	8004344 <xQueueGenericReset+0x2c>
	__asm volatile
 800432c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004330:	f383 8811 	msr	BASEPRI, r3
 8004334:	f3bf 8f6f 	isb	sy
 8004338:	f3bf 8f4f 	dsb	sy
 800433c:	60bb      	str	r3, [r7, #8]
}
 800433e:	bf00      	nop
 8004340:	bf00      	nop
 8004342:	e7fd      	b.n	8004340 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004344:	f002 f8a0 	bl	8006488 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004350:	68f9      	ldr	r1, [r7, #12]
 8004352:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004354:	fb01 f303 	mul.w	r3, r1, r3
 8004358:	441a      	add	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004374:	3b01      	subs	r3, #1
 8004376:	68f9      	ldr	r1, [r7, #12]
 8004378:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800437a:	fb01 f303 	mul.w	r3, r1, r3
 800437e:	441a      	add	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	22ff      	movs	r2, #255	@ 0xff
 8004388:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	22ff      	movs	r2, #255	@ 0xff
 8004390:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d114      	bne.n	80043c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	691b      	ldr	r3, [r3, #16]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d01a      	beq.n	80043d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	3310      	adds	r3, #16
 80043a6:	4618      	mov	r0, r3
 80043a8:	f001 fb50 	bl	8005a4c <xTaskRemoveFromEventList>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d012      	beq.n	80043d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80043b2:	4b0d      	ldr	r3, [pc, #52]	@ (80043e8 <xQueueGenericReset+0xd0>)
 80043b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	f3bf 8f6f 	isb	sy
 80043c2:	e009      	b.n	80043d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	3310      	adds	r3, #16
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff fef0 	bl	80041ae <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	3324      	adds	r3, #36	@ 0x24
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff feeb 	bl	80041ae <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80043d8:	f002 f888 	bl	80064ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80043dc:	2301      	movs	r3, #1
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	e000ed04 	.word	0xe000ed04

080043ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b08e      	sub	sp, #56	@ 0x38
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d10b      	bne.n	8004418 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004404:	f383 8811 	msr	BASEPRI, r3
 8004408:	f3bf 8f6f 	isb	sy
 800440c:	f3bf 8f4f 	dsb	sy
 8004410:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004412:	bf00      	nop
 8004414:	bf00      	nop
 8004416:	e7fd      	b.n	8004414 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d10b      	bne.n	8004436 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800441e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004422:	f383 8811 	msr	BASEPRI, r3
 8004426:	f3bf 8f6f 	isb	sy
 800442a:	f3bf 8f4f 	dsb	sy
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004430:	bf00      	nop
 8004432:	bf00      	nop
 8004434:	e7fd      	b.n	8004432 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d002      	beq.n	8004442 <xQueueGenericCreateStatic+0x56>
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <xQueueGenericCreateStatic+0x5a>
 8004442:	2301      	movs	r3, #1
 8004444:	e000      	b.n	8004448 <xQueueGenericCreateStatic+0x5c>
 8004446:	2300      	movs	r3, #0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10b      	bne.n	8004464 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800444c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004450:	f383 8811 	msr	BASEPRI, r3
 8004454:	f3bf 8f6f 	isb	sy
 8004458:	f3bf 8f4f 	dsb	sy
 800445c:	623b      	str	r3, [r7, #32]
}
 800445e:	bf00      	nop
 8004460:	bf00      	nop
 8004462:	e7fd      	b.n	8004460 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d102      	bne.n	8004470 <xQueueGenericCreateStatic+0x84>
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d101      	bne.n	8004474 <xQueueGenericCreateStatic+0x88>
 8004470:	2301      	movs	r3, #1
 8004472:	e000      	b.n	8004476 <xQueueGenericCreateStatic+0x8a>
 8004474:	2300      	movs	r3, #0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10b      	bne.n	8004492 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	61fb      	str	r3, [r7, #28]
}
 800448c:	bf00      	nop
 800448e:	bf00      	nop
 8004490:	e7fd      	b.n	800448e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004492:	2348      	movs	r3, #72	@ 0x48
 8004494:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	2b48      	cmp	r3, #72	@ 0x48
 800449a:	d00b      	beq.n	80044b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800449c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a0:	f383 8811 	msr	BASEPRI, r3
 80044a4:	f3bf 8f6f 	isb	sy
 80044a8:	f3bf 8f4f 	dsb	sy
 80044ac:	61bb      	str	r3, [r7, #24]
}
 80044ae:	bf00      	nop
 80044b0:	bf00      	nop
 80044b2:	e7fd      	b.n	80044b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80044b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80044ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00d      	beq.n	80044dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80044c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80044cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ce:	9300      	str	r3, [sp, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 f840 	bl	800455c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80044dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80044de:	4618      	mov	r0, r3
 80044e0:	3730      	adds	r7, #48	@ 0x30
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b08a      	sub	sp, #40	@ 0x28
 80044ea:	af02      	add	r7, sp, #8
 80044ec:	60f8      	str	r0, [r7, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	4613      	mov	r3, r2
 80044f2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10b      	bne.n	8004512 <xQueueGenericCreate+0x2c>
	__asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	613b      	str	r3, [r7, #16]
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	e7fd      	b.n	800450e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	fb02 f303 	mul.w	r3, r2, r3
 800451a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800451c:	69fb      	ldr	r3, [r7, #28]
 800451e:	3348      	adds	r3, #72	@ 0x48
 8004520:	4618      	mov	r0, r3
 8004522:	f002 f8d3 	bl	80066cc <pvPortMalloc>
 8004526:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d011      	beq.n	8004552 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	3348      	adds	r3, #72	@ 0x48
 8004536:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004540:	79fa      	ldrb	r2, [r7, #7]
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	4613      	mov	r3, r2
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	68b9      	ldr	r1, [r7, #8]
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 f805 	bl	800455c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004552:	69bb      	ldr	r3, [r7, #24]
	}
 8004554:	4618      	mov	r0, r3
 8004556:	3720      	adds	r7, #32
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
 8004568:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d103      	bne.n	8004578 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	e002      	b.n	800457e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800458a:	2101      	movs	r1, #1
 800458c:	69b8      	ldr	r0, [r7, #24]
 800458e:	f7ff fec3 	bl	8004318 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800459a:	b580      	push	{r7, lr}
 800459c:	b082      	sub	sp, #8
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00e      	beq.n	80045c6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80045ba:	2300      	movs	r3, #0
 80045bc:	2200      	movs	r2, #0
 80045be:	2100      	movs	r1, #0
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f837 	bl	8004634 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80045c6:	bf00      	nop
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b086      	sub	sp, #24
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	4603      	mov	r3, r0
 80045d6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80045d8:	2301      	movs	r3, #1
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	2300      	movs	r3, #0
 80045de:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	461a      	mov	r2, r3
 80045e4:	6939      	ldr	r1, [r7, #16]
 80045e6:	6978      	ldr	r0, [r7, #20]
 80045e8:	f7ff ff7d 	bl	80044e6 <xQueueGenericCreate>
 80045ec:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f7ff ffd3 	bl	800459a <prvInitialiseMutex>

		return xNewQueue;
 80045f4:	68fb      	ldr	r3, [r7, #12]
	}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3718      	adds	r7, #24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b088      	sub	sp, #32
 8004602:	af02      	add	r7, sp, #8
 8004604:	4603      	mov	r3, r0
 8004606:	6039      	str	r1, [r7, #0]
 8004608:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800460a:	2301      	movs	r3, #1
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	2300      	movs	r3, #0
 8004610:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004612:	79fb      	ldrb	r3, [r7, #7]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2200      	movs	r2, #0
 800461a:	6939      	ldr	r1, [r7, #16]
 800461c:	6978      	ldr	r0, [r7, #20]
 800461e:	f7ff fee5 	bl	80043ec <xQueueGenericCreateStatic>
 8004622:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f7ff ffb8 	bl	800459a <prvInitialiseMutex>

		return xNewQueue;
 800462a:	68fb      	ldr	r3, [r7, #12]
	}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}

08004634 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08e      	sub	sp, #56	@ 0x38
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004642:	2300      	movs	r3, #0
 8004644:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800464a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <xQueueGenericSend+0x34>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004662:	bf00      	nop
 8004664:	bf00      	nop
 8004666:	e7fd      	b.n	8004664 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d103      	bne.n	8004676 <xQueueGenericSend+0x42>
 800466e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <xQueueGenericSend+0x46>
 8004676:	2301      	movs	r3, #1
 8004678:	e000      	b.n	800467c <xQueueGenericSend+0x48>
 800467a:	2300      	movs	r3, #0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10b      	bne.n	8004698 <xQueueGenericSend+0x64>
	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004692:	bf00      	nop
 8004694:	bf00      	nop
 8004696:	e7fd      	b.n	8004694 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b02      	cmp	r3, #2
 800469c:	d103      	bne.n	80046a6 <xQueueGenericSend+0x72>
 800469e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d101      	bne.n	80046aa <xQueueGenericSend+0x76>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <xQueueGenericSend+0x78>
 80046aa:	2300      	movs	r3, #0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10b      	bne.n	80046c8 <xQueueGenericSend+0x94>
	__asm volatile
 80046b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b4:	f383 8811 	msr	BASEPRI, r3
 80046b8:	f3bf 8f6f 	isb	sy
 80046bc:	f3bf 8f4f 	dsb	sy
 80046c0:	623b      	str	r3, [r7, #32]
}
 80046c2:	bf00      	nop
 80046c4:	bf00      	nop
 80046c6:	e7fd      	b.n	80046c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046c8:	f001 fb86 	bl	8005dd8 <xTaskGetSchedulerState>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d102      	bne.n	80046d8 <xQueueGenericSend+0xa4>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <xQueueGenericSend+0xa8>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <xQueueGenericSend+0xaa>
 80046dc:	2300      	movs	r3, #0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10b      	bne.n	80046fa <xQueueGenericSend+0xc6>
	__asm volatile
 80046e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e6:	f383 8811 	msr	BASEPRI, r3
 80046ea:	f3bf 8f6f 	isb	sy
 80046ee:	f3bf 8f4f 	dsb	sy
 80046f2:	61fb      	str	r3, [r7, #28]
}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop
 80046f8:	e7fd      	b.n	80046f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80046fa:	f001 fec5 	bl	8006488 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004700:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004706:	429a      	cmp	r2, r3
 8004708:	d302      	bcc.n	8004710 <xQueueGenericSend+0xdc>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b02      	cmp	r3, #2
 800470e:	d129      	bne.n	8004764 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	68b9      	ldr	r1, [r7, #8]
 8004714:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004716:	f000 fc49 	bl	8004fac <prvCopyDataToQueue>
 800471a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800471c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004720:	2b00      	cmp	r3, #0
 8004722:	d010      	beq.n	8004746 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	3324      	adds	r3, #36	@ 0x24
 8004728:	4618      	mov	r0, r3
 800472a:	f001 f98f 	bl	8005a4c <xTaskRemoveFromEventList>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d013      	beq.n	800475c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004734:	4b3f      	ldr	r3, [pc, #252]	@ (8004834 <xQueueGenericSend+0x200>)
 8004736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	f3bf 8f4f 	dsb	sy
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	e00a      	b.n	800475c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800474c:	4b39      	ldr	r3, [pc, #228]	@ (8004834 <xQueueGenericSend+0x200>)
 800474e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	f3bf 8f4f 	dsb	sy
 8004758:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800475c:	f001 fec6 	bl	80064ec <vPortExitCritical>
				return pdPASS;
 8004760:	2301      	movs	r3, #1
 8004762:	e063      	b.n	800482c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d103      	bne.n	8004772 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800476a:	f001 febf 	bl	80064ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800476e:	2300      	movs	r3, #0
 8004770:	e05c      	b.n	800482c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004774:	2b00      	cmp	r3, #0
 8004776:	d106      	bne.n	8004786 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004778:	f107 0314 	add.w	r3, r7, #20
 800477c:	4618      	mov	r0, r3
 800477e:	f001 f9c9 	bl	8005b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004782:	2301      	movs	r3, #1
 8004784:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004786:	f001 feb1 	bl	80064ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800478a:	f000 ff6f 	bl	800566c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800478e:	f001 fe7b 	bl	8006488 <vPortEnterCritical>
 8004792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004794:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004798:	b25b      	sxtb	r3, r3
 800479a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479e:	d103      	bne.n	80047a8 <xQueueGenericSend+0x174>
 80047a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a2:	2200      	movs	r2, #0
 80047a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047ae:	b25b      	sxtb	r3, r3
 80047b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b4:	d103      	bne.n	80047be <xQueueGenericSend+0x18a>
 80047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047be:	f001 fe95 	bl	80064ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047c2:	1d3a      	adds	r2, r7, #4
 80047c4:	f107 0314 	add.w	r3, r7, #20
 80047c8:	4611      	mov	r1, r2
 80047ca:	4618      	mov	r0, r3
 80047cc:	f001 f9b8 	bl	8005b40 <xTaskCheckForTimeOut>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d124      	bne.n	8004820 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80047d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047d8:	f000 fce0 	bl	800519c <prvIsQueueFull>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d018      	beq.n	8004814 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80047e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e4:	3310      	adds	r3, #16
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	4611      	mov	r1, r2
 80047ea:	4618      	mov	r0, r3
 80047ec:	f001 f908 	bl	8005a00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80047f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047f2:	f000 fc6b 	bl	80050cc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80047f6:	f000 ff47 	bl	8005688 <xTaskResumeAll>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f47f af7c 	bne.w	80046fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004802:	4b0c      	ldr	r3, [pc, #48]	@ (8004834 <xQueueGenericSend+0x200>)
 8004804:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	f3bf 8f4f 	dsb	sy
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	e772      	b.n	80046fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004814:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004816:	f000 fc59 	bl	80050cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800481a:	f000 ff35 	bl	8005688 <xTaskResumeAll>
 800481e:	e76c      	b.n	80046fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004822:	f000 fc53 	bl	80050cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004826:	f000 ff2f 	bl	8005688 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800482a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800482c:	4618      	mov	r0, r3
 800482e:	3738      	adds	r7, #56	@ 0x38
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	e000ed04 	.word	0xe000ed04

08004838 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b090      	sub	sp, #64	@ 0x40
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800484a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10b      	bne.n	8004868 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004854:	f383 8811 	msr	BASEPRI, r3
 8004858:	f3bf 8f6f 	isb	sy
 800485c:	f3bf 8f4f 	dsb	sy
 8004860:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004862:	bf00      	nop
 8004864:	bf00      	nop
 8004866:	e7fd      	b.n	8004864 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d103      	bne.n	8004876 <xQueueGenericSendFromISR+0x3e>
 800486e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <xQueueGenericSendFromISR+0x42>
 8004876:	2301      	movs	r3, #1
 8004878:	e000      	b.n	800487c <xQueueGenericSendFromISR+0x44>
 800487a:	2300      	movs	r3, #0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10b      	bne.n	8004898 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004884:	f383 8811 	msr	BASEPRI, r3
 8004888:	f3bf 8f6f 	isb	sy
 800488c:	f3bf 8f4f 	dsb	sy
 8004890:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004892:	bf00      	nop
 8004894:	bf00      	nop
 8004896:	e7fd      	b.n	8004894 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d103      	bne.n	80048a6 <xQueueGenericSendFromISR+0x6e>
 800489e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <xQueueGenericSendFromISR+0x72>
 80048a6:	2301      	movs	r3, #1
 80048a8:	e000      	b.n	80048ac <xQueueGenericSendFromISR+0x74>
 80048aa:	2300      	movs	r3, #0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10b      	bne.n	80048c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80048b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b4:	f383 8811 	msr	BASEPRI, r3
 80048b8:	f3bf 8f6f 	isb	sy
 80048bc:	f3bf 8f4f 	dsb	sy
 80048c0:	623b      	str	r3, [r7, #32]
}
 80048c2:	bf00      	nop
 80048c4:	bf00      	nop
 80048c6:	e7fd      	b.n	80048c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048c8:	f001 febe 	bl	8006648 <vPortValidateInterruptPriority>
	__asm volatile
 80048cc:	f3ef 8211 	mrs	r2, BASEPRI
 80048d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d4:	f383 8811 	msr	BASEPRI, r3
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	f3bf 8f4f 	dsb	sy
 80048e0:	61fa      	str	r2, [r7, #28]
 80048e2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80048e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80048e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d302      	bcc.n	80048fa <xQueueGenericSendFromISR+0xc2>
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d12f      	bne.n	800495a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80048fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004900:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004908:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	68b9      	ldr	r1, [r7, #8]
 800490e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004910:	f000 fb4c 	bl	8004fac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004914:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800491c:	d112      	bne.n	8004944 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800491e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004922:	2b00      	cmp	r3, #0
 8004924:	d016      	beq.n	8004954 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004928:	3324      	adds	r3, #36	@ 0x24
 800492a:	4618      	mov	r0, r3
 800492c:	f001 f88e 	bl	8005a4c <xTaskRemoveFromEventList>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d00e      	beq.n	8004954 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00b      	beq.n	8004954 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	e007      	b.n	8004954 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004944:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004948:	3301      	adds	r3, #1
 800494a:	b2db      	uxtb	r3, r3
 800494c:	b25a      	sxtb	r2, r3
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004954:	2301      	movs	r3, #1
 8004956:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004958:	e001      	b.n	800495e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800495a:	2300      	movs	r3, #0
 800495c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800495e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004960:	617b      	str	r3, [r7, #20]
	__asm volatile
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f383 8811 	msr	BASEPRI, r3
}
 8004968:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800496a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800496c:	4618      	mov	r0, r3
 800496e:	3740      	adds	r7, #64	@ 0x40
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b08e      	sub	sp, #56	@ 0x38
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	2b00      	cmp	r3, #0
 8004986:	d10b      	bne.n	80049a0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8004988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498c:	f383 8811 	msr	BASEPRI, r3
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	f3bf 8f4f 	dsb	sy
 8004998:	623b      	str	r3, [r7, #32]
}
 800499a:	bf00      	nop
 800499c:	bf00      	nop
 800499e:	e7fd      	b.n	800499c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00b      	beq.n	80049c0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80049a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61fb      	str	r3, [r7, #28]
}
 80049ba:	bf00      	nop
 80049bc:	bf00      	nop
 80049be:	e7fd      	b.n	80049bc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80049c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d103      	bne.n	80049d0 <xQueueGiveFromISR+0x5c>
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <xQueueGiveFromISR+0x60>
 80049d0:	2301      	movs	r3, #1
 80049d2:	e000      	b.n	80049d6 <xQueueGiveFromISR+0x62>
 80049d4:	2300      	movs	r3, #0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10b      	bne.n	80049f2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80049da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049de:	f383 8811 	msr	BASEPRI, r3
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	61bb      	str	r3, [r7, #24]
}
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	e7fd      	b.n	80049ee <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049f2:	f001 fe29 	bl	8006648 <vPortValidateInterruptPriority>
	__asm volatile
 80049f6:	f3ef 8211 	mrs	r2, BASEPRI
 80049fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049fe:	f383 8811 	msr	BASEPRI, r3
 8004a02:	f3bf 8f6f 	isb	sy
 8004a06:	f3bf 8f4f 	dsb	sy
 8004a0a:	617a      	str	r2, [r7, #20]
 8004a0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8004a0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d22b      	bcs.n	8004a7a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a3c:	d112      	bne.n	8004a64 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d016      	beq.n	8004a74 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a48:	3324      	adds	r3, #36	@ 0x24
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fffe 	bl	8005a4c <xTaskRemoveFromEventList>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00e      	beq.n	8004a74 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00b      	beq.n	8004a74 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	601a      	str	r2, [r3, #0]
 8004a62:	e007      	b.n	8004a74 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a68:	3301      	adds	r3, #1
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	b25a      	sxtb	r2, r3
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004a74:	2301      	movs	r3, #1
 8004a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a78:	e001      	b.n	8004a7e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f383 8811 	msr	BASEPRI, r3
}
 8004a88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3738      	adds	r7, #56	@ 0x38
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08c      	sub	sp, #48	@ 0x30
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10b      	bne.n	8004ac6 <xQueueReceive+0x32>
	__asm volatile
 8004aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab2:	f383 8811 	msr	BASEPRI, r3
 8004ab6:	f3bf 8f6f 	isb	sy
 8004aba:	f3bf 8f4f 	dsb	sy
 8004abe:	623b      	str	r3, [r7, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	bf00      	nop
 8004ac4:	e7fd      	b.n	8004ac2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d103      	bne.n	8004ad4 <xQueueReceive+0x40>
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <xQueueReceive+0x44>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <xQueueReceive+0x46>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10b      	bne.n	8004af6 <xQueueReceive+0x62>
	__asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	61fb      	str	r3, [r7, #28]
}
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	e7fd      	b.n	8004af2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004af6:	f001 f96f 	bl	8005dd8 <xTaskGetSchedulerState>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d102      	bne.n	8004b06 <xQueueReceive+0x72>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <xQueueReceive+0x76>
 8004b06:	2301      	movs	r3, #1
 8004b08:	e000      	b.n	8004b0c <xQueueReceive+0x78>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10b      	bne.n	8004b28 <xQueueReceive+0x94>
	__asm volatile
 8004b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b14:	f383 8811 	msr	BASEPRI, r3
 8004b18:	f3bf 8f6f 	isb	sy
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	61bb      	str	r3, [r7, #24]
}
 8004b22:	bf00      	nop
 8004b24:	bf00      	nop
 8004b26:	e7fd      	b.n	8004b24 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b28:	f001 fcae 	bl	8006488 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b30:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d01f      	beq.n	8004b78 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004b38:	68b9      	ldr	r1, [r7, #8]
 8004b3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b3c:	f000 faa0 	bl	8005080 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	1e5a      	subs	r2, r3, #1
 8004b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b46:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00f      	beq.n	8004b70 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b52:	3310      	adds	r3, #16
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 ff79 	bl	8005a4c <xTaskRemoveFromEventList>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d007      	beq.n	8004b70 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b60:	4b3c      	ldr	r3, [pc, #240]	@ (8004c54 <xQueueReceive+0x1c0>)
 8004b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b66:	601a      	str	r2, [r3, #0]
 8004b68:	f3bf 8f4f 	dsb	sy
 8004b6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b70:	f001 fcbc 	bl	80064ec <vPortExitCritical>
				return pdPASS;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e069      	b.n	8004c4c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d103      	bne.n	8004b86 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b7e:	f001 fcb5 	bl	80064ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b82:	2300      	movs	r3, #0
 8004b84:	e062      	b.n	8004c4c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d106      	bne.n	8004b9a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b8c:	f107 0310 	add.w	r3, r7, #16
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 ffbf 	bl	8005b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b96:	2301      	movs	r3, #1
 8004b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b9a:	f001 fca7 	bl	80064ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b9e:	f000 fd65 	bl	800566c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004ba2:	f001 fc71 	bl	8006488 <vPortEnterCritical>
 8004ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004bac:	b25b      	sxtb	r3, r3
 8004bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb2:	d103      	bne.n	8004bbc <xQueueReceive+0x128>
 8004bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bc2:	b25b      	sxtb	r3, r3
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc8:	d103      	bne.n	8004bd2 <xQueueReceive+0x13e>
 8004bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bd2:	f001 fc8b 	bl	80064ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bd6:	1d3a      	adds	r2, r7, #4
 8004bd8:	f107 0310 	add.w	r3, r7, #16
 8004bdc:	4611      	mov	r1, r2
 8004bde:	4618      	mov	r0, r3
 8004be0:	f000 ffae 	bl	8005b40 <xTaskCheckForTimeOut>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d123      	bne.n	8004c32 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bec:	f000 fac0 	bl	8005170 <prvIsQueueEmpty>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d017      	beq.n	8004c26 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bf8:	3324      	adds	r3, #36	@ 0x24
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fefe 	bl	8005a00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c06:	f000 fa61 	bl	80050cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c0a:	f000 fd3d 	bl	8005688 <xTaskResumeAll>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d189      	bne.n	8004b28 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004c14:	4b0f      	ldr	r3, [pc, #60]	@ (8004c54 <xQueueReceive+0x1c0>)
 8004c16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	f3bf 8f4f 	dsb	sy
 8004c20:	f3bf 8f6f 	isb	sy
 8004c24:	e780      	b.n	8004b28 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004c26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c28:	f000 fa50 	bl	80050cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c2c:	f000 fd2c 	bl	8005688 <xTaskResumeAll>
 8004c30:	e77a      	b.n	8004b28 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004c32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c34:	f000 fa4a 	bl	80050cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c38:	f000 fd26 	bl	8005688 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c3e:	f000 fa97 	bl	8005170 <prvIsQueueEmpty>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f43f af6f 	beq.w	8004b28 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c4a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3730      	adds	r7, #48	@ 0x30
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	e000ed04 	.word	0xe000ed04

08004c58 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b08e      	sub	sp, #56	@ 0x38
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c62:	2300      	movs	r3, #0
 8004c64:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10b      	bne.n	8004c8c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c78:	f383 8811 	msr	BASEPRI, r3
 8004c7c:	f3bf 8f6f 	isb	sy
 8004c80:	f3bf 8f4f 	dsb	sy
 8004c84:	623b      	str	r3, [r7, #32]
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	e7fd      	b.n	8004c88 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00b      	beq.n	8004cac <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c98:	f383 8811 	msr	BASEPRI, r3
 8004c9c:	f3bf 8f6f 	isb	sy
 8004ca0:	f3bf 8f4f 	dsb	sy
 8004ca4:	61fb      	str	r3, [r7, #28]
}
 8004ca6:	bf00      	nop
 8004ca8:	bf00      	nop
 8004caa:	e7fd      	b.n	8004ca8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004cac:	f001 f894 	bl	8005dd8 <xTaskGetSchedulerState>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d102      	bne.n	8004cbc <xQueueSemaphoreTake+0x64>
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <xQueueSemaphoreTake+0x68>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <xQueueSemaphoreTake+0x6a>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10b      	bne.n	8004cde <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cca:	f383 8811 	msr	BASEPRI, r3
 8004cce:	f3bf 8f6f 	isb	sy
 8004cd2:	f3bf 8f4f 	dsb	sy
 8004cd6:	61bb      	str	r3, [r7, #24]
}
 8004cd8:	bf00      	nop
 8004cda:	bf00      	nop
 8004cdc:	e7fd      	b.n	8004cda <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004cde:	f001 fbd3 	bl	8006488 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004ce2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d024      	beq.n	8004d38 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cf0:	1e5a      	subs	r2, r3, #1
 8004cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d104      	bne.n	8004d08 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004cfe:	f001 fa17 	bl	8006130 <pvTaskIncrementMutexHeldCount>
 8004d02:	4602      	mov	r2, r0
 8004d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d06:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00f      	beq.n	8004d30 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d12:	3310      	adds	r3, #16
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 fe99 	bl	8005a4c <xTaskRemoveFromEventList>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d007      	beq.n	8004d30 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004d20:	4b54      	ldr	r3, [pc, #336]	@ (8004e74 <xQueueSemaphoreTake+0x21c>)
 8004d22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004d30:	f001 fbdc 	bl	80064ec <vPortExitCritical>
				return pdPASS;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e098      	b.n	8004e6a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d112      	bne.n	8004d64 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00b      	beq.n	8004d5c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d48:	f383 8811 	msr	BASEPRI, r3
 8004d4c:	f3bf 8f6f 	isb	sy
 8004d50:	f3bf 8f4f 	dsb	sy
 8004d54:	617b      	str	r3, [r7, #20]
}
 8004d56:	bf00      	nop
 8004d58:	bf00      	nop
 8004d5a:	e7fd      	b.n	8004d58 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004d5c:	f001 fbc6 	bl	80064ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004d60:	2300      	movs	r3, #0
 8004d62:	e082      	b.n	8004e6a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d106      	bne.n	8004d78 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d6a:	f107 030c 	add.w	r3, r7, #12
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fed0 	bl	8005b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d74:	2301      	movs	r3, #1
 8004d76:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d78:	f001 fbb8 	bl	80064ec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d7c:	f000 fc76 	bl	800566c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d80:	f001 fb82 	bl	8006488 <vPortEnterCritical>
 8004d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d86:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d8a:	b25b      	sxtb	r3, r3
 8004d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d90:	d103      	bne.n	8004d9a <xQueueSemaphoreTake+0x142>
 8004d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004da0:	b25b      	sxtb	r3, r3
 8004da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da6:	d103      	bne.n	8004db0 <xQueueSemaphoreTake+0x158>
 8004da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004daa:	2200      	movs	r2, #0
 8004dac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004db0:	f001 fb9c 	bl	80064ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004db4:	463a      	mov	r2, r7
 8004db6:	f107 030c 	add.w	r3, r7, #12
 8004dba:	4611      	mov	r1, r2
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 febf 	bl	8005b40 <xTaskCheckForTimeOut>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d132      	bne.n	8004e2e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dc8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004dca:	f000 f9d1 	bl	8005170 <prvIsQueueEmpty>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d026      	beq.n	8004e22 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d109      	bne.n	8004df0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004ddc:	f001 fb54 	bl	8006488 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	4618      	mov	r0, r3
 8004de6:	f001 f815 	bl	8005e14 <xTaskPriorityInherit>
 8004dea:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004dec:	f001 fb7e 	bl	80064ec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004df0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004df2:	3324      	adds	r3, #36	@ 0x24
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	4611      	mov	r1, r2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f000 fe01 	bl	8005a00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004dfe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e00:	f000 f964 	bl	80050cc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004e04:	f000 fc40 	bl	8005688 <xTaskResumeAll>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	f47f af67 	bne.w	8004cde <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004e10:	4b18      	ldr	r3, [pc, #96]	@ (8004e74 <xQueueSemaphoreTake+0x21c>)
 8004e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e16:	601a      	str	r2, [r3, #0]
 8004e18:	f3bf 8f4f 	dsb	sy
 8004e1c:	f3bf 8f6f 	isb	sy
 8004e20:	e75d      	b.n	8004cde <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004e22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e24:	f000 f952 	bl	80050cc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e28:	f000 fc2e 	bl	8005688 <xTaskResumeAll>
 8004e2c:	e757      	b.n	8004cde <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004e2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e30:	f000 f94c 	bl	80050cc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e34:	f000 fc28 	bl	8005688 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e3a:	f000 f999 	bl	8005170 <prvIsQueueEmpty>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f43f af4c 	beq.w	8004cde <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00d      	beq.n	8004e68 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004e4c:	f001 fb1c 	bl	8006488 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004e50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004e52:	f000 f893 	bl	8004f7c <prvGetDisinheritPriorityAfterTimeout>
 8004e56:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f001 f8d6 	bl	8006010 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004e64:	f001 fb42 	bl	80064ec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004e68:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3738      	adds	r7, #56	@ 0x38
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	e000ed04 	.word	0xe000ed04

08004e78 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08e      	sub	sp, #56	@ 0x38
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d10b      	bne.n	8004ea6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e92:	f383 8811 	msr	BASEPRI, r3
 8004e96:	f3bf 8f6f 	isb	sy
 8004e9a:	f3bf 8f4f 	dsb	sy
 8004e9e:	623b      	str	r3, [r7, #32]
}
 8004ea0:	bf00      	nop
 8004ea2:	bf00      	nop
 8004ea4:	e7fd      	b.n	8004ea2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d103      	bne.n	8004eb4 <xQueueReceiveFromISR+0x3c>
 8004eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <xQueueReceiveFromISR+0x40>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e000      	b.n	8004eba <xQueueReceiveFromISR+0x42>
 8004eb8:	2300      	movs	r3, #0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10b      	bne.n	8004ed6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004ebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec2:	f383 8811 	msr	BASEPRI, r3
 8004ec6:	f3bf 8f6f 	isb	sy
 8004eca:	f3bf 8f4f 	dsb	sy
 8004ece:	61fb      	str	r3, [r7, #28]
}
 8004ed0:	bf00      	nop
 8004ed2:	bf00      	nop
 8004ed4:	e7fd      	b.n	8004ed2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ed6:	f001 fbb7 	bl	8006648 <vPortValidateInterruptPriority>
	__asm volatile
 8004eda:	f3ef 8211 	mrs	r2, BASEPRI
 8004ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ee2:	f383 8811 	msr	BASEPRI, r3
 8004ee6:	f3bf 8f6f 	isb	sy
 8004eea:	f3bf 8f4f 	dsb	sy
 8004eee:	61ba      	str	r2, [r7, #24]
 8004ef0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004ef2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d02f      	beq.n	8004f62 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004f0c:	68b9      	ldr	r1, [r7, #8]
 8004f0e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f10:	f000 f8b6 	bl	8005080 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f16:	1e5a      	subs	r2, r3, #1
 8004f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004f1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f24:	d112      	bne.n	8004f4c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d016      	beq.n	8004f5c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	3310      	adds	r3, #16
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 fd8a 	bl	8005a4c <xTaskRemoveFromEventList>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00e      	beq.n	8004f5c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00b      	beq.n	8004f5c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	601a      	str	r2, [r3, #0]
 8004f4a:	e007      	b.n	8004f5c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004f4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f50:	3301      	adds	r3, #1
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	b25a      	sxtb	r2, r3
 8004f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f60:	e001      	b.n	8004f66 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004f62:	2300      	movs	r3, #0
 8004f64:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f68:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f383 8811 	msr	BASEPRI, r3
}
 8004f70:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3738      	adds	r7, #56	@ 0x38
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d006      	beq.n	8004f9a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f1c3 0307 	rsb	r3, r3, #7
 8004f96:	60fb      	str	r3, [r7, #12]
 8004f98:	e001      	b.n	8004f9e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
	}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10d      	bne.n	8004fe6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d14d      	bne.n	800506e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 ff92 	bl	8005f00 <xTaskPriorityDisinherit>
 8004fdc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	609a      	str	r2, [r3, #8]
 8004fe4:	e043      	b.n	800506e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d119      	bne.n	8005020 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6858      	ldr	r0, [r3, #4]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	68b9      	ldr	r1, [r7, #8]
 8004ff8:	f001 fed0 	bl	8006d9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005004:	441a      	add	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	d32b      	bcc.n	800506e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	605a      	str	r2, [r3, #4]
 800501e:	e026      	b.n	800506e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	68d8      	ldr	r0, [r3, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005028:	461a      	mov	r2, r3
 800502a:	68b9      	ldr	r1, [r7, #8]
 800502c:	f001 feb6 	bl	8006d9c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005038:	425b      	negs	r3, r3
 800503a:	441a      	add	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	68da      	ldr	r2, [r3, #12]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d207      	bcs.n	800505c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689a      	ldr	r2, [r3, #8]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005054:	425b      	negs	r3, r3
 8005056:	441a      	add	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b02      	cmp	r3, #2
 8005060:	d105      	bne.n	800506e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d002      	beq.n	800506e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	3b01      	subs	r3, #1
 800506c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005076:	697b      	ldr	r3, [r7, #20]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d018      	beq.n	80050c4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	441a      	add	r2, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	68da      	ldr	r2, [r3, #12]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d303      	bcc.n	80050b4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68d9      	ldr	r1, [r3, #12]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	461a      	mov	r2, r3
 80050be:	6838      	ldr	r0, [r7, #0]
 80050c0:	f001 fe6c 	bl	8006d9c <memcpy>
	}
}
 80050c4:	bf00      	nop
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80050d4:	f001 f9d8 	bl	8006488 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050de:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80050e0:	e011      	b.n	8005106 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d012      	beq.n	8005110 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	3324      	adds	r3, #36	@ 0x24
 80050ee:	4618      	mov	r0, r3
 80050f0:	f000 fcac 	bl	8005a4c <xTaskRemoveFromEventList>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80050fa:	f000 fd85 	bl	8005c08 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	3b01      	subs	r3, #1
 8005102:	b2db      	uxtb	r3, r3
 8005104:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800510a:	2b00      	cmp	r3, #0
 800510c:	dce9      	bgt.n	80050e2 <prvUnlockQueue+0x16>
 800510e:	e000      	b.n	8005112 <prvUnlockQueue+0x46>
					break;
 8005110:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	22ff      	movs	r2, #255	@ 0xff
 8005116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800511a:	f001 f9e7 	bl	80064ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800511e:	f001 f9b3 	bl	8006488 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005128:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800512a:	e011      	b.n	8005150 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d012      	beq.n	800515a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3310      	adds	r3, #16
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fc87 	bl	8005a4c <xTaskRemoveFromEventList>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d001      	beq.n	8005148 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005144:	f000 fd60 	bl	8005c08 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005148:	7bbb      	ldrb	r3, [r7, #14]
 800514a:	3b01      	subs	r3, #1
 800514c:	b2db      	uxtb	r3, r3
 800514e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005150:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005154:	2b00      	cmp	r3, #0
 8005156:	dce9      	bgt.n	800512c <prvUnlockQueue+0x60>
 8005158:	e000      	b.n	800515c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800515a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	22ff      	movs	r2, #255	@ 0xff
 8005160:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005164:	f001 f9c2 	bl	80064ec <vPortExitCritical>
}
 8005168:	bf00      	nop
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b084      	sub	sp, #16
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005178:	f001 f986 	bl	8006488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	2b00      	cmp	r3, #0
 8005182:	d102      	bne.n	800518a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005184:	2301      	movs	r3, #1
 8005186:	60fb      	str	r3, [r7, #12]
 8005188:	e001      	b.n	800518e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800518e:	f001 f9ad 	bl	80064ec <vPortExitCritical>

	return xReturn;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80051a4:	f001 f970 	bl	8006488 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d102      	bne.n	80051ba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80051b4:	2301      	movs	r3, #1
 80051b6:	60fb      	str	r3, [r7, #12]
 80051b8:	e001      	b.n	80051be <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80051be:	f001 f995 	bl	80064ec <vPortExitCritical>

	return xReturn;
 80051c2:	68fb      	ldr	r3, [r7, #12]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08e      	sub	sp, #56	@ 0x38
 80051d0:	af04      	add	r7, sp, #16
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80051da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10b      	bne.n	80051f8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80051e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e4:	f383 8811 	msr	BASEPRI, r3
 80051e8:	f3bf 8f6f 	isb	sy
 80051ec:	f3bf 8f4f 	dsb	sy
 80051f0:	623b      	str	r3, [r7, #32]
}
 80051f2:	bf00      	nop
 80051f4:	bf00      	nop
 80051f6:	e7fd      	b.n	80051f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80051f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10b      	bne.n	8005216 <xTaskCreateStatic+0x4a>
	__asm volatile
 80051fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005202:	f383 8811 	msr	BASEPRI, r3
 8005206:	f3bf 8f6f 	isb	sy
 800520a:	f3bf 8f4f 	dsb	sy
 800520e:	61fb      	str	r3, [r7, #28]
}
 8005210:	bf00      	nop
 8005212:	bf00      	nop
 8005214:	e7fd      	b.n	8005212 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005216:	23a0      	movs	r3, #160	@ 0xa0
 8005218:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	2ba0      	cmp	r3, #160	@ 0xa0
 800521e:	d00b      	beq.n	8005238 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	61bb      	str	r3, [r7, #24]
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005238:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800523a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800523c:	2b00      	cmp	r3, #0
 800523e:	d01e      	beq.n	800527e <xTaskCreateStatic+0xb2>
 8005240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005242:	2b00      	cmp	r3, #0
 8005244:	d01b      	beq.n	800527e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005248:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800524e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005252:	2202      	movs	r2, #2
 8005254:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005258:	2300      	movs	r3, #0
 800525a:	9303      	str	r3, [sp, #12]
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	9302      	str	r3, [sp, #8]
 8005260:	f107 0314 	add.w	r3, r7, #20
 8005264:	9301      	str	r3, [sp, #4]
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	9300      	str	r3, [sp, #0]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	68b9      	ldr	r1, [r7, #8]
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f000 f851 	bl	8005318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005276:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005278:	f000 f8ee 	bl	8005458 <prvAddNewTaskToReadyList>
 800527c:	e001      	b.n	8005282 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800527e:	2300      	movs	r3, #0
 8005280:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005282:	697b      	ldr	r3, [r7, #20]
	}
 8005284:	4618      	mov	r0, r3
 8005286:	3728      	adds	r7, #40	@ 0x28
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08c      	sub	sp, #48	@ 0x30
 8005290:	af04      	add	r7, sp, #16
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	603b      	str	r3, [r7, #0]
 8005298:	4613      	mov	r3, r2
 800529a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800529c:	88fb      	ldrh	r3, [r7, #6]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4618      	mov	r0, r3
 80052a2:	f001 fa13 	bl	80066cc <pvPortMalloc>
 80052a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00e      	beq.n	80052cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052ae:	20a0      	movs	r0, #160	@ 0xa0
 80052b0:	f001 fa0c 	bl	80066cc <pvPortMalloc>
 80052b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d003      	beq.n	80052c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80052c2:	e005      	b.n	80052d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80052c4:	6978      	ldr	r0, [r7, #20]
 80052c6:	f001 facf 	bl	8006868 <vPortFree>
 80052ca:	e001      	b.n	80052d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d017      	beq.n	8005306 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	2200      	movs	r2, #0
 80052da:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80052de:	88fa      	ldrh	r2, [r7, #6]
 80052e0:	2300      	movs	r3, #0
 80052e2:	9303      	str	r3, [sp, #12]
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	9302      	str	r3, [sp, #8]
 80052e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ea:	9301      	str	r3, [sp, #4]
 80052ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	68b9      	ldr	r1, [r7, #8]
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f80f 	bl	8005318 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80052fa:	69f8      	ldr	r0, [r7, #28]
 80052fc:	f000 f8ac 	bl	8005458 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005300:	2301      	movs	r3, #1
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	e002      	b.n	800530c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005306:	f04f 33ff 	mov.w	r3, #4294967295
 800530a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800530c:	69bb      	ldr	r3, [r7, #24]
	}
 800530e:	4618      	mov	r0, r3
 8005310:	3720      	adds	r7, #32
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
	...

08005318 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b088      	sub	sp, #32
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
 8005324:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005330:	3b01      	subs	r3, #1
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4413      	add	r3, r2
 8005336:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	f023 0307 	bic.w	r3, r3, #7
 800533e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00b      	beq.n	8005362 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800534a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800534e:	f383 8811 	msr	BASEPRI, r3
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	f3bf 8f4f 	dsb	sy
 800535a:	617b      	str	r3, [r7, #20]
}
 800535c:	bf00      	nop
 800535e:	bf00      	nop
 8005360:	e7fd      	b.n	800535e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01f      	beq.n	80053a8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005368:	2300      	movs	r3, #0
 800536a:	61fb      	str	r3, [r7, #28]
 800536c:	e012      	b.n	8005394 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800536e:	68ba      	ldr	r2, [r7, #8]
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	4413      	add	r3, r2
 8005374:	7819      	ldrb	r1, [r3, #0]
 8005376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	4413      	add	r3, r2
 800537c:	3334      	adds	r3, #52	@ 0x34
 800537e:	460a      	mov	r2, r1
 8005380:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	4413      	add	r3, r2
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d006      	beq.n	800539c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	3301      	adds	r3, #1
 8005392:	61fb      	str	r3, [r7, #28]
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	2b0f      	cmp	r3, #15
 8005398:	d9e9      	bls.n	800536e <prvInitialiseNewTask+0x56>
 800539a:	e000      	b.n	800539e <prvInitialiseNewTask+0x86>
			{
				break;
 800539c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800539e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053a6:	e003      	b.n	80053b0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80053a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80053b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b2:	2b06      	cmp	r3, #6
 80053b4:	d901      	bls.n	80053ba <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80053b6:	2306      	movs	r3, #6
 80053b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80053ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80053c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053c4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80053c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c8:	2200      	movs	r2, #0
 80053ca:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80053cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ce:	3304      	adds	r3, #4
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fe ff0c 	bl	80041ee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	3318      	adds	r3, #24
 80053da:	4618      	mov	r0, r3
 80053dc:	f7fe ff07 	bl	80041ee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e8:	f1c3 0207 	rsb	r2, r3, #7
 80053ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80053f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	2200      	movs	r2, #0
 80053fa:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	2200      	movs	r2, #0
 8005402:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005408:	334c      	adds	r3, #76	@ 0x4c
 800540a:	224c      	movs	r2, #76	@ 0x4c
 800540c:	2100      	movs	r1, #0
 800540e:	4618      	mov	r0, r3
 8005410:	f001 fc22 	bl	8006c58 <memset>
 8005414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005416:	4a0d      	ldr	r2, [pc, #52]	@ (800544c <prvInitialiseNewTask+0x134>)
 8005418:	651a      	str	r2, [r3, #80]	@ 0x50
 800541a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541c:	4a0c      	ldr	r2, [pc, #48]	@ (8005450 <prvInitialiseNewTask+0x138>)
 800541e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005422:	4a0c      	ldr	r2, [pc, #48]	@ (8005454 <prvInitialiseNewTask+0x13c>)
 8005424:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	68f9      	ldr	r1, [r7, #12]
 800542a:	69b8      	ldr	r0, [r7, #24]
 800542c:	f000 fefa 	bl	8006224 <pxPortInitialiseStack>
 8005430:	4602      	mov	r2, r0
 8005432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005434:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800543c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005440:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005442:	bf00      	nop
 8005444:	3720      	adds	r7, #32
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	2000427c 	.word	0x2000427c
 8005450:	200042e4 	.word	0x200042e4
 8005454:	2000434c 	.word	0x2000434c

08005458 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005460:	f001 f812 	bl	8006488 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005464:	4b2a      	ldr	r3, [pc, #168]	@ (8005510 <prvAddNewTaskToReadyList+0xb8>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3301      	adds	r3, #1
 800546a:	4a29      	ldr	r2, [pc, #164]	@ (8005510 <prvAddNewTaskToReadyList+0xb8>)
 800546c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800546e:	4b29      	ldr	r3, [pc, #164]	@ (8005514 <prvAddNewTaskToReadyList+0xbc>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d109      	bne.n	800548a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005476:	4a27      	ldr	r2, [pc, #156]	@ (8005514 <prvAddNewTaskToReadyList+0xbc>)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800547c:	4b24      	ldr	r3, [pc, #144]	@ (8005510 <prvAddNewTaskToReadyList+0xb8>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d110      	bne.n	80054a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005484:	f000 fbe4 	bl	8005c50 <prvInitialiseTaskLists>
 8005488:	e00d      	b.n	80054a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800548a:	4b23      	ldr	r3, [pc, #140]	@ (8005518 <prvAddNewTaskToReadyList+0xc0>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d109      	bne.n	80054a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005492:	4b20      	ldr	r3, [pc, #128]	@ (8005514 <prvAddNewTaskToReadyList+0xbc>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800549c:	429a      	cmp	r2, r3
 800549e:	d802      	bhi.n	80054a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80054a0:	4a1c      	ldr	r2, [pc, #112]	@ (8005514 <prvAddNewTaskToReadyList+0xbc>)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80054a6:	4b1d      	ldr	r3, [pc, #116]	@ (800551c <prvAddNewTaskToReadyList+0xc4>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3301      	adds	r3, #1
 80054ac:	4a1b      	ldr	r2, [pc, #108]	@ (800551c <prvAddNewTaskToReadyList+0xc4>)
 80054ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b4:	2201      	movs	r2, #1
 80054b6:	409a      	lsls	r2, r3
 80054b8:	4b19      	ldr	r3, [pc, #100]	@ (8005520 <prvAddNewTaskToReadyList+0xc8>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4313      	orrs	r3, r2
 80054be:	4a18      	ldr	r2, [pc, #96]	@ (8005520 <prvAddNewTaskToReadyList+0xc8>)
 80054c0:	6013      	str	r3, [r2, #0]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c6:	4613      	mov	r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	4413      	add	r3, r2
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	4a15      	ldr	r2, [pc, #84]	@ (8005524 <prvAddNewTaskToReadyList+0xcc>)
 80054d0:	441a      	add	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	3304      	adds	r3, #4
 80054d6:	4619      	mov	r1, r3
 80054d8:	4610      	mov	r0, r2
 80054da:	f7fe fe95 	bl	8004208 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80054de:	f001 f805 	bl	80064ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80054e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005518 <prvAddNewTaskToReadyList+0xc0>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00e      	beq.n	8005508 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80054ea:	4b0a      	ldr	r3, [pc, #40]	@ (8005514 <prvAddNewTaskToReadyList+0xbc>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d207      	bcs.n	8005508 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80054f8:	4b0b      	ldr	r3, [pc, #44]	@ (8005528 <prvAddNewTaskToReadyList+0xd0>)
 80054fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005508:	bf00      	nop
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	20000620 	.word	0x20000620
 8005514:	20000520 	.word	0x20000520
 8005518:	2000062c 	.word	0x2000062c
 800551c:	2000063c 	.word	0x2000063c
 8005520:	20000628 	.word	0x20000628
 8005524:	20000524 	.word	0x20000524
 8005528:	e000ed04 	.word	0xe000ed04

0800552c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005534:	2300      	movs	r3, #0
 8005536:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d018      	beq.n	8005570 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800553e:	4b14      	ldr	r3, [pc, #80]	@ (8005590 <vTaskDelay+0x64>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00b      	beq.n	800555e <vTaskDelay+0x32>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	60bb      	str	r3, [r7, #8]
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800555e:	f000 f885 	bl	800566c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005562:	2100      	movs	r1, #0
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 fdf7 	bl	8006158 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800556a:	f000 f88d 	bl	8005688 <xTaskResumeAll>
 800556e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d107      	bne.n	8005586 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005576:	4b07      	ldr	r3, [pc, #28]	@ (8005594 <vTaskDelay+0x68>)
 8005578:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	f3bf 8f4f 	dsb	sy
 8005582:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005586:	bf00      	nop
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	20000648 	.word	0x20000648
 8005594:	e000ed04 	.word	0xe000ed04

08005598 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b08a      	sub	sp, #40	@ 0x28
 800559c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80055a2:	2300      	movs	r3, #0
 80055a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80055a6:	463a      	mov	r2, r7
 80055a8:	1d39      	adds	r1, r7, #4
 80055aa:	f107 0308 	add.w	r3, r7, #8
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7fa fffc 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80055b4:	6839      	ldr	r1, [r7, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	9202      	str	r2, [sp, #8]
 80055bc:	9301      	str	r3, [sp, #4]
 80055be:	2300      	movs	r3, #0
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	2300      	movs	r3, #0
 80055c4:	460a      	mov	r2, r1
 80055c6:	4921      	ldr	r1, [pc, #132]	@ (800564c <vTaskStartScheduler+0xb4>)
 80055c8:	4821      	ldr	r0, [pc, #132]	@ (8005650 <vTaskStartScheduler+0xb8>)
 80055ca:	f7ff fdff 	bl	80051cc <xTaskCreateStatic>
 80055ce:	4603      	mov	r3, r0
 80055d0:	4a20      	ldr	r2, [pc, #128]	@ (8005654 <vTaskStartScheduler+0xbc>)
 80055d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80055d4:	4b1f      	ldr	r3, [pc, #124]	@ (8005654 <vTaskStartScheduler+0xbc>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d002      	beq.n	80055e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80055dc:	2301      	movs	r3, #1
 80055de:	617b      	str	r3, [r7, #20]
 80055e0:	e001      	b.n	80055e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d11b      	bne.n	8005624 <vTaskStartScheduler+0x8c>
	__asm volatile
 80055ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	613b      	str	r3, [r7, #16]
}
 80055fe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005600:	4b15      	ldr	r3, [pc, #84]	@ (8005658 <vTaskStartScheduler+0xc0>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	334c      	adds	r3, #76	@ 0x4c
 8005606:	4a15      	ldr	r2, [pc, #84]	@ (800565c <vTaskStartScheduler+0xc4>)
 8005608:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800560a:	4b15      	ldr	r3, [pc, #84]	@ (8005660 <vTaskStartScheduler+0xc8>)
 800560c:	f04f 32ff 	mov.w	r2, #4294967295
 8005610:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005612:	4b14      	ldr	r3, [pc, #80]	@ (8005664 <vTaskStartScheduler+0xcc>)
 8005614:	2201      	movs	r2, #1
 8005616:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005618:	4b13      	ldr	r3, [pc, #76]	@ (8005668 <vTaskStartScheduler+0xd0>)
 800561a:	2200      	movs	r2, #0
 800561c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800561e:	f000 fe8f 	bl	8006340 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005622:	e00f      	b.n	8005644 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562a:	d10b      	bne.n	8005644 <vTaskStartScheduler+0xac>
	__asm volatile
 800562c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005630:	f383 8811 	msr	BASEPRI, r3
 8005634:	f3bf 8f6f 	isb	sy
 8005638:	f3bf 8f4f 	dsb	sy
 800563c:	60fb      	str	r3, [r7, #12]
}
 800563e:	bf00      	nop
 8005640:	bf00      	nop
 8005642:	e7fd      	b.n	8005640 <vTaskStartScheduler+0xa8>
}
 8005644:	bf00      	nop
 8005646:	3718      	adds	r7, #24
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	080075c8 	.word	0x080075c8
 8005650:	08005c21 	.word	0x08005c21
 8005654:	20000644 	.word	0x20000644
 8005658:	20000520 	.word	0x20000520
 800565c:	200000b0 	.word	0x200000b0
 8005660:	20000640 	.word	0x20000640
 8005664:	2000062c 	.word	0x2000062c
 8005668:	20000624 	.word	0x20000624

0800566c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005670:	4b04      	ldr	r3, [pc, #16]	@ (8005684 <vTaskSuspendAll+0x18>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3301      	adds	r3, #1
 8005676:	4a03      	ldr	r2, [pc, #12]	@ (8005684 <vTaskSuspendAll+0x18>)
 8005678:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800567a:	bf00      	nop
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	20000648 	.word	0x20000648

08005688 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800568e:	2300      	movs	r3, #0
 8005690:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005692:	2300      	movs	r3, #0
 8005694:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005696:	4b42      	ldr	r3, [pc, #264]	@ (80057a0 <xTaskResumeAll+0x118>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10b      	bne.n	80056b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	603b      	str	r3, [r7, #0]
}
 80056b0:	bf00      	nop
 80056b2:	bf00      	nop
 80056b4:	e7fd      	b.n	80056b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80056b6:	f000 fee7 	bl	8006488 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80056ba:	4b39      	ldr	r3, [pc, #228]	@ (80057a0 <xTaskResumeAll+0x118>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3b01      	subs	r3, #1
 80056c0:	4a37      	ldr	r2, [pc, #220]	@ (80057a0 <xTaskResumeAll+0x118>)
 80056c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056c4:	4b36      	ldr	r3, [pc, #216]	@ (80057a0 <xTaskResumeAll+0x118>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d161      	bne.n	8005790 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056cc:	4b35      	ldr	r3, [pc, #212]	@ (80057a4 <xTaskResumeAll+0x11c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d05d      	beq.n	8005790 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056d4:	e02e      	b.n	8005734 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056d6:	4b34      	ldr	r3, [pc, #208]	@ (80057a8 <xTaskResumeAll+0x120>)
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	3318      	adds	r3, #24
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fe fded 	bl	80042c2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	3304      	adds	r3, #4
 80056ec:	4618      	mov	r0, r3
 80056ee:	f7fe fde8 	bl	80042c2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f6:	2201      	movs	r2, #1
 80056f8:	409a      	lsls	r2, r3
 80056fa:	4b2c      	ldr	r3, [pc, #176]	@ (80057ac <xTaskResumeAll+0x124>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4313      	orrs	r3, r2
 8005700:	4a2a      	ldr	r2, [pc, #168]	@ (80057ac <xTaskResumeAll+0x124>)
 8005702:	6013      	str	r3, [r2, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4a27      	ldr	r2, [pc, #156]	@ (80057b0 <xTaskResumeAll+0x128>)
 8005712:	441a      	add	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3304      	adds	r3, #4
 8005718:	4619      	mov	r1, r3
 800571a:	4610      	mov	r0, r2
 800571c:	f7fe fd74 	bl	8004208 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005724:	4b23      	ldr	r3, [pc, #140]	@ (80057b4 <xTaskResumeAll+0x12c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572a:	429a      	cmp	r2, r3
 800572c:	d302      	bcc.n	8005734 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800572e:	4b22      	ldr	r3, [pc, #136]	@ (80057b8 <xTaskResumeAll+0x130>)
 8005730:	2201      	movs	r2, #1
 8005732:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005734:	4b1c      	ldr	r3, [pc, #112]	@ (80057a8 <xTaskResumeAll+0x120>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1cc      	bne.n	80056d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d001      	beq.n	8005746 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005742:	f000 fb29 	bl	8005d98 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005746:	4b1d      	ldr	r3, [pc, #116]	@ (80057bc <xTaskResumeAll+0x134>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d010      	beq.n	8005774 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005752:	f000 f837 	bl	80057c4 <xTaskIncrementTick>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d002      	beq.n	8005762 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800575c:	4b16      	ldr	r3, [pc, #88]	@ (80057b8 <xTaskResumeAll+0x130>)
 800575e:	2201      	movs	r2, #1
 8005760:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	3b01      	subs	r3, #1
 8005766:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1f1      	bne.n	8005752 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800576e:	4b13      	ldr	r3, [pc, #76]	@ (80057bc <xTaskResumeAll+0x134>)
 8005770:	2200      	movs	r2, #0
 8005772:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005774:	4b10      	ldr	r3, [pc, #64]	@ (80057b8 <xTaskResumeAll+0x130>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d009      	beq.n	8005790 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800577c:	2301      	movs	r3, #1
 800577e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005780:	4b0f      	ldr	r3, [pc, #60]	@ (80057c0 <xTaskResumeAll+0x138>)
 8005782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005790:	f000 feac 	bl	80064ec <vPortExitCritical>

	return xAlreadyYielded;
 8005794:	68bb      	ldr	r3, [r7, #8]
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20000648 	.word	0x20000648
 80057a4:	20000620 	.word	0x20000620
 80057a8:	200005e0 	.word	0x200005e0
 80057ac:	20000628 	.word	0x20000628
 80057b0:	20000524 	.word	0x20000524
 80057b4:	20000520 	.word	0x20000520
 80057b8:	20000634 	.word	0x20000634
 80057bc:	20000630 	.word	0x20000630
 80057c0:	e000ed04 	.word	0xe000ed04

080057c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057ce:	4b4f      	ldr	r3, [pc, #316]	@ (800590c <xTaskIncrementTick+0x148>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f040 808f 	bne.w	80058f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80057d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005910 <xTaskIncrementTick+0x14c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3301      	adds	r3, #1
 80057de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80057e0:	4a4b      	ldr	r2, [pc, #300]	@ (8005910 <xTaskIncrementTick+0x14c>)
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d121      	bne.n	8005830 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80057ec:	4b49      	ldr	r3, [pc, #292]	@ (8005914 <xTaskIncrementTick+0x150>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00b      	beq.n	800580e <xTaskIncrementTick+0x4a>
	__asm volatile
 80057f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	603b      	str	r3, [r7, #0]
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	e7fd      	b.n	800580a <xTaskIncrementTick+0x46>
 800580e:	4b41      	ldr	r3, [pc, #260]	@ (8005914 <xTaskIncrementTick+0x150>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	60fb      	str	r3, [r7, #12]
 8005814:	4b40      	ldr	r3, [pc, #256]	@ (8005918 <xTaskIncrementTick+0x154>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a3e      	ldr	r2, [pc, #248]	@ (8005914 <xTaskIncrementTick+0x150>)
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	4a3e      	ldr	r2, [pc, #248]	@ (8005918 <xTaskIncrementTick+0x154>)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6013      	str	r3, [r2, #0]
 8005822:	4b3e      	ldr	r3, [pc, #248]	@ (800591c <xTaskIncrementTick+0x158>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	3301      	adds	r3, #1
 8005828:	4a3c      	ldr	r2, [pc, #240]	@ (800591c <xTaskIncrementTick+0x158>)
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	f000 fab4 	bl	8005d98 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005830:	4b3b      	ldr	r3, [pc, #236]	@ (8005920 <xTaskIncrementTick+0x15c>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	429a      	cmp	r2, r3
 8005838:	d348      	bcc.n	80058cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800583a:	4b36      	ldr	r3, [pc, #216]	@ (8005914 <xTaskIncrementTick+0x150>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d104      	bne.n	800584e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005844:	4b36      	ldr	r3, [pc, #216]	@ (8005920 <xTaskIncrementTick+0x15c>)
 8005846:	f04f 32ff 	mov.w	r2, #4294967295
 800584a:	601a      	str	r2, [r3, #0]
					break;
 800584c:	e03e      	b.n	80058cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584e:	4b31      	ldr	r3, [pc, #196]	@ (8005914 <xTaskIncrementTick+0x150>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	429a      	cmp	r2, r3
 8005864:	d203      	bcs.n	800586e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005866:	4a2e      	ldr	r2, [pc, #184]	@ (8005920 <xTaskIncrementTick+0x15c>)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800586c:	e02e      	b.n	80058cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	3304      	adds	r3, #4
 8005872:	4618      	mov	r0, r3
 8005874:	f7fe fd25 	bl	80042c2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587c:	2b00      	cmp	r3, #0
 800587e:	d004      	beq.n	800588a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	3318      	adds	r3, #24
 8005884:	4618      	mov	r0, r3
 8005886:	f7fe fd1c 	bl	80042c2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588e:	2201      	movs	r2, #1
 8005890:	409a      	lsls	r2, r3
 8005892:	4b24      	ldr	r3, [pc, #144]	@ (8005924 <xTaskIncrementTick+0x160>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4313      	orrs	r3, r2
 8005898:	4a22      	ldr	r2, [pc, #136]	@ (8005924 <xTaskIncrementTick+0x160>)
 800589a:	6013      	str	r3, [r2, #0]
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058a0:	4613      	mov	r3, r2
 80058a2:	009b      	lsls	r3, r3, #2
 80058a4:	4413      	add	r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005928 <xTaskIncrementTick+0x164>)
 80058aa:	441a      	add	r2, r3
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	3304      	adds	r3, #4
 80058b0:	4619      	mov	r1, r3
 80058b2:	4610      	mov	r0, r2
 80058b4:	f7fe fca8 	bl	8004208 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058bc:	4b1b      	ldr	r3, [pc, #108]	@ (800592c <xTaskIncrementTick+0x168>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d3b9      	bcc.n	800583a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80058c6:	2301      	movs	r3, #1
 80058c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80058ca:	e7b6      	b.n	800583a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80058cc:	4b17      	ldr	r3, [pc, #92]	@ (800592c <xTaskIncrementTick+0x168>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d2:	4915      	ldr	r1, [pc, #84]	@ (8005928 <xTaskIncrementTick+0x164>)
 80058d4:	4613      	mov	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	440b      	add	r3, r1
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d901      	bls.n	80058e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80058e4:	2301      	movs	r3, #1
 80058e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80058e8:	4b11      	ldr	r3, [pc, #68]	@ (8005930 <xTaskIncrementTick+0x16c>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d007      	beq.n	8005900 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80058f0:	2301      	movs	r3, #1
 80058f2:	617b      	str	r3, [r7, #20]
 80058f4:	e004      	b.n	8005900 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80058f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005934 <xTaskIncrementTick+0x170>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	3301      	adds	r3, #1
 80058fc:	4a0d      	ldr	r2, [pc, #52]	@ (8005934 <xTaskIncrementTick+0x170>)
 80058fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005900:	697b      	ldr	r3, [r7, #20]
}
 8005902:	4618      	mov	r0, r3
 8005904:	3718      	adds	r7, #24
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20000648 	.word	0x20000648
 8005910:	20000624 	.word	0x20000624
 8005914:	200005d8 	.word	0x200005d8
 8005918:	200005dc 	.word	0x200005dc
 800591c:	20000638 	.word	0x20000638
 8005920:	20000640 	.word	0x20000640
 8005924:	20000628 	.word	0x20000628
 8005928:	20000524 	.word	0x20000524
 800592c:	20000520 	.word	0x20000520
 8005930:	20000634 	.word	0x20000634
 8005934:	20000630 	.word	0x20000630

08005938 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800593e:	4b2a      	ldr	r3, [pc, #168]	@ (80059e8 <vTaskSwitchContext+0xb0>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005946:	4b29      	ldr	r3, [pc, #164]	@ (80059ec <vTaskSwitchContext+0xb4>)
 8005948:	2201      	movs	r2, #1
 800594a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800594c:	e045      	b.n	80059da <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800594e:	4b27      	ldr	r3, [pc, #156]	@ (80059ec <vTaskSwitchContext+0xb4>)
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005954:	4b26      	ldr	r3, [pc, #152]	@ (80059f0 <vTaskSwitchContext+0xb8>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	fab3 f383 	clz	r3, r3
 8005960:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005962:	7afb      	ldrb	r3, [r7, #11]
 8005964:	f1c3 031f 	rsb	r3, r3, #31
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	4922      	ldr	r1, [pc, #136]	@ (80059f4 <vTaskSwitchContext+0xbc>)
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	440b      	add	r3, r1
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d10b      	bne.n	8005996 <vTaskSwitchContext+0x5e>
	__asm volatile
 800597e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	607b      	str	r3, [r7, #4]
}
 8005990:	bf00      	nop
 8005992:	bf00      	nop
 8005994:	e7fd      	b.n	8005992 <vTaskSwitchContext+0x5a>
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4613      	mov	r3, r2
 800599a:	009b      	lsls	r3, r3, #2
 800599c:	4413      	add	r3, r2
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4a14      	ldr	r2, [pc, #80]	@ (80059f4 <vTaskSwitchContext+0xbc>)
 80059a2:	4413      	add	r3, r2
 80059a4:	613b      	str	r3, [r7, #16]
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	605a      	str	r2, [r3, #4]
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	3308      	adds	r3, #8
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d104      	bne.n	80059c6 <vTaskSwitchContext+0x8e>
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	605a      	str	r2, [r3, #4]
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	4a0a      	ldr	r2, [pc, #40]	@ (80059f8 <vTaskSwitchContext+0xc0>)
 80059ce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80059d0:	4b09      	ldr	r3, [pc, #36]	@ (80059f8 <vTaskSwitchContext+0xc0>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	334c      	adds	r3, #76	@ 0x4c
 80059d6:	4a09      	ldr	r2, [pc, #36]	@ (80059fc <vTaskSwitchContext+0xc4>)
 80059d8:	6013      	str	r3, [r2, #0]
}
 80059da:	bf00      	nop
 80059dc:	371c      	adds	r7, #28
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000648 	.word	0x20000648
 80059ec:	20000634 	.word	0x20000634
 80059f0:	20000628 	.word	0x20000628
 80059f4:	20000524 	.word	0x20000524
 80059f8:	20000520 	.word	0x20000520
 80059fc:	200000b0 	.word	0x200000b0

08005a00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10b      	bne.n	8005a28 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a14:	f383 8811 	msr	BASEPRI, r3
 8005a18:	f3bf 8f6f 	isb	sy
 8005a1c:	f3bf 8f4f 	dsb	sy
 8005a20:	60fb      	str	r3, [r7, #12]
}
 8005a22:	bf00      	nop
 8005a24:	bf00      	nop
 8005a26:	e7fd      	b.n	8005a24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005a28:	4b07      	ldr	r3, [pc, #28]	@ (8005a48 <vTaskPlaceOnEventList+0x48>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	3318      	adds	r3, #24
 8005a2e:	4619      	mov	r1, r3
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f7fe fc0d 	bl	8004250 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005a36:	2101      	movs	r1, #1
 8005a38:	6838      	ldr	r0, [r7, #0]
 8005a3a:	f000 fb8d 	bl	8006158 <prvAddCurrentTaskToDelayedList>
}
 8005a3e:	bf00      	nop
 8005a40:	3710      	adds	r7, #16
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	20000520 	.word	0x20000520

08005a4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d10b      	bne.n	8005a7a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	60fb      	str	r3, [r7, #12]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	3318      	adds	r3, #24
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7fe fc1f 	bl	80042c2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a84:	4b1d      	ldr	r3, [pc, #116]	@ (8005afc <xTaskRemoveFromEventList+0xb0>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d11c      	bne.n	8005ac6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	3304      	adds	r3, #4
 8005a90:	4618      	mov	r0, r3
 8005a92:	f7fe fc16 	bl	80042c2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	409a      	lsls	r2, r3
 8005a9e:	4b18      	ldr	r3, [pc, #96]	@ (8005b00 <xTaskRemoveFromEventList+0xb4>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	4a16      	ldr	r2, [pc, #88]	@ (8005b00 <xTaskRemoveFromEventList+0xb4>)
 8005aa6:	6013      	str	r3, [r2, #0]
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aac:	4613      	mov	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4a13      	ldr	r2, [pc, #76]	@ (8005b04 <xTaskRemoveFromEventList+0xb8>)
 8005ab6:	441a      	add	r2, r3
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	3304      	adds	r3, #4
 8005abc:	4619      	mov	r1, r3
 8005abe:	4610      	mov	r0, r2
 8005ac0:	f7fe fba2 	bl	8004208 <vListInsertEnd>
 8005ac4:	e005      	b.n	8005ad2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	3318      	adds	r3, #24
 8005aca:	4619      	mov	r1, r3
 8005acc:	480e      	ldr	r0, [pc, #56]	@ (8005b08 <xTaskRemoveFromEventList+0xbc>)
 8005ace:	f7fe fb9b 	bl	8004208 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b0c <xTaskRemoveFromEventList+0xc0>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d905      	bls.n	8005aec <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b10 <xTaskRemoveFromEventList+0xc4>)
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	e001      	b.n	8005af0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005aec:	2300      	movs	r3, #0
 8005aee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005af0:	697b      	ldr	r3, [r7, #20]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	20000648 	.word	0x20000648
 8005b00:	20000628 	.word	0x20000628
 8005b04:	20000524 	.word	0x20000524
 8005b08:	200005e0 	.word	0x200005e0
 8005b0c:	20000520 	.word	0x20000520
 8005b10:	20000634 	.word	0x20000634

08005b14 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005b1c:	4b06      	ldr	r3, [pc, #24]	@ (8005b38 <vTaskInternalSetTimeOutState+0x24>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005b24:	4b05      	ldr	r3, [pc, #20]	@ (8005b3c <vTaskInternalSetTimeOutState+0x28>)
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	605a      	str	r2, [r3, #4]
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	20000638 	.word	0x20000638
 8005b3c:	20000624 	.word	0x20000624

08005b40 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d10b      	bne.n	8005b68 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b54:	f383 8811 	msr	BASEPRI, r3
 8005b58:	f3bf 8f6f 	isb	sy
 8005b5c:	f3bf 8f4f 	dsb	sy
 8005b60:	613b      	str	r3, [r7, #16]
}
 8005b62:	bf00      	nop
 8005b64:	bf00      	nop
 8005b66:	e7fd      	b.n	8005b64 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10b      	bne.n	8005b86 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	f383 8811 	msr	BASEPRI, r3
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	60fb      	str	r3, [r7, #12]
}
 8005b80:	bf00      	nop
 8005b82:	bf00      	nop
 8005b84:	e7fd      	b.n	8005b82 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005b86:	f000 fc7f 	bl	8006488 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8005c00 <xTaskCheckForTimeOut+0xc0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	69ba      	ldr	r2, [r7, #24]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba2:	d102      	bne.n	8005baa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	61fb      	str	r3, [r7, #28]
 8005ba8:	e023      	b.n	8005bf2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <xTaskCheckForTimeOut+0xc4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d007      	beq.n	8005bc6 <xTaskCheckForTimeOut+0x86>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d302      	bcc.n	8005bc6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	61fb      	str	r3, [r7, #28]
 8005bc4:	e015      	b.n	8005bf2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	697a      	ldr	r2, [r7, #20]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d20b      	bcs.n	8005be8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	1ad2      	subs	r2, r2, r3
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f7ff ff99 	bl	8005b14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005be2:	2300      	movs	r3, #0
 8005be4:	61fb      	str	r3, [r7, #28]
 8005be6:	e004      	b.n	8005bf2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	2200      	movs	r2, #0
 8005bec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005bf2:	f000 fc7b 	bl	80064ec <vPortExitCritical>

	return xReturn;
 8005bf6:	69fb      	ldr	r3, [r7, #28]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3720      	adds	r7, #32
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	20000624 	.word	0x20000624
 8005c04:	20000638 	.word	0x20000638

08005c08 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005c08:	b480      	push	{r7}
 8005c0a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005c0c:	4b03      	ldr	r3, [pc, #12]	@ (8005c1c <vTaskMissedYield+0x14>)
 8005c0e:	2201      	movs	r2, #1
 8005c10:	601a      	str	r2, [r3, #0]
}
 8005c12:	bf00      	nop
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr
 8005c1c:	20000634 	.word	0x20000634

08005c20 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005c28:	f000 f852 	bl	8005cd0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005c2c:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <prvIdleTask+0x28>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d9f9      	bls.n	8005c28 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005c34:	4b05      	ldr	r3, [pc, #20]	@ (8005c4c <prvIdleTask+0x2c>)
 8005c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	f3bf 8f4f 	dsb	sy
 8005c40:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005c44:	e7f0      	b.n	8005c28 <prvIdleTask+0x8>
 8005c46:	bf00      	nop
 8005c48:	20000524 	.word	0x20000524
 8005c4c:	e000ed04 	.word	0xe000ed04

08005c50 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c56:	2300      	movs	r3, #0
 8005c58:	607b      	str	r3, [r7, #4]
 8005c5a:	e00c      	b.n	8005c76 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	4413      	add	r3, r2
 8005c64:	009b      	lsls	r3, r3, #2
 8005c66:	4a12      	ldr	r2, [pc, #72]	@ (8005cb0 <prvInitialiseTaskLists+0x60>)
 8005c68:	4413      	add	r3, r2
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f7fe fa9f 	bl	80041ae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3301      	adds	r3, #1
 8005c74:	607b      	str	r3, [r7, #4]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b06      	cmp	r3, #6
 8005c7a:	d9ef      	bls.n	8005c5c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c7c:	480d      	ldr	r0, [pc, #52]	@ (8005cb4 <prvInitialiseTaskLists+0x64>)
 8005c7e:	f7fe fa96 	bl	80041ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c82:	480d      	ldr	r0, [pc, #52]	@ (8005cb8 <prvInitialiseTaskLists+0x68>)
 8005c84:	f7fe fa93 	bl	80041ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c88:	480c      	ldr	r0, [pc, #48]	@ (8005cbc <prvInitialiseTaskLists+0x6c>)
 8005c8a:	f7fe fa90 	bl	80041ae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c8e:	480c      	ldr	r0, [pc, #48]	@ (8005cc0 <prvInitialiseTaskLists+0x70>)
 8005c90:	f7fe fa8d 	bl	80041ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c94:	480b      	ldr	r0, [pc, #44]	@ (8005cc4 <prvInitialiseTaskLists+0x74>)
 8005c96:	f7fe fa8a 	bl	80041ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005cc8 <prvInitialiseTaskLists+0x78>)
 8005c9c:	4a05      	ldr	r2, [pc, #20]	@ (8005cb4 <prvInitialiseTaskLists+0x64>)
 8005c9e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8005ccc <prvInitialiseTaskLists+0x7c>)
 8005ca2:	4a05      	ldr	r2, [pc, #20]	@ (8005cb8 <prvInitialiseTaskLists+0x68>)
 8005ca4:	601a      	str	r2, [r3, #0]
}
 8005ca6:	bf00      	nop
 8005ca8:	3708      	adds	r7, #8
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	20000524 	.word	0x20000524
 8005cb4:	200005b0 	.word	0x200005b0
 8005cb8:	200005c4 	.word	0x200005c4
 8005cbc:	200005e0 	.word	0x200005e0
 8005cc0:	200005f4 	.word	0x200005f4
 8005cc4:	2000060c 	.word	0x2000060c
 8005cc8:	200005d8 	.word	0x200005d8
 8005ccc:	200005dc 	.word	0x200005dc

08005cd0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005cd6:	e019      	b.n	8005d0c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005cd8:	f000 fbd6 	bl	8006488 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cdc:	4b10      	ldr	r3, [pc, #64]	@ (8005d20 <prvCheckTasksWaitingTermination+0x50>)
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fe faea 	bl	80042c2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005cee:	4b0d      	ldr	r3, [pc, #52]	@ (8005d24 <prvCheckTasksWaitingTermination+0x54>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8005d24 <prvCheckTasksWaitingTermination+0x54>)
 8005cf6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8005d28 <prvCheckTasksWaitingTermination+0x58>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8005d28 <prvCheckTasksWaitingTermination+0x58>)
 8005d00:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005d02:	f000 fbf3 	bl	80064ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f810 	bl	8005d2c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005d0c:	4b06      	ldr	r3, [pc, #24]	@ (8005d28 <prvCheckTasksWaitingTermination+0x58>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d1e1      	bne.n	8005cd8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005d14:	bf00      	nop
 8005d16:	bf00      	nop
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}
 8005d1e:	bf00      	nop
 8005d20:	200005f4 	.word	0x200005f4
 8005d24:	20000620 	.word	0x20000620
 8005d28:	20000608 	.word	0x20000608

08005d2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b084      	sub	sp, #16
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	334c      	adds	r3, #76	@ 0x4c
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f000 ff95 	bl	8006c68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d108      	bne.n	8005d5a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fd8b 	bl	8006868 <vPortFree>
				vPortFree( pxTCB );
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 fd88 	bl	8006868 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005d58:	e019      	b.n	8005d8e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d103      	bne.n	8005d6c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f000 fd7f 	bl	8006868 <vPortFree>
	}
 8005d6a:	e010      	b.n	8005d8e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d00b      	beq.n	8005d8e <prvDeleteTCB+0x62>
	__asm volatile
 8005d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7a:	f383 8811 	msr	BASEPRI, r3
 8005d7e:	f3bf 8f6f 	isb	sy
 8005d82:	f3bf 8f4f 	dsb	sy
 8005d86:	60fb      	str	r3, [r7, #12]
}
 8005d88:	bf00      	nop
 8005d8a:	bf00      	nop
 8005d8c:	e7fd      	b.n	8005d8a <prvDeleteTCB+0x5e>
	}
 8005d8e:	bf00      	nop
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
	...

08005d98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd0 <prvResetNextTaskUnblockTime+0x38>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d104      	bne.n	8005db2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005da8:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <prvResetNextTaskUnblockTime+0x3c>)
 8005daa:	f04f 32ff 	mov.w	r2, #4294967295
 8005dae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005db0:	e008      	b.n	8005dc4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005db2:	4b07      	ldr	r3, [pc, #28]	@ (8005dd0 <prvResetNextTaskUnblockTime+0x38>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	4a04      	ldr	r2, [pc, #16]	@ (8005dd4 <prvResetNextTaskUnblockTime+0x3c>)
 8005dc2:	6013      	str	r3, [r2, #0]
}
 8005dc4:	bf00      	nop
 8005dc6:	370c      	adds	r7, #12
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr
 8005dd0:	200005d8 	.word	0x200005d8
 8005dd4:	20000640 	.word	0x20000640

08005dd8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005dde:	4b0b      	ldr	r3, [pc, #44]	@ (8005e0c <xTaskGetSchedulerState+0x34>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d102      	bne.n	8005dec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005de6:	2301      	movs	r3, #1
 8005de8:	607b      	str	r3, [r7, #4]
 8005dea:	e008      	b.n	8005dfe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dec:	4b08      	ldr	r3, [pc, #32]	@ (8005e10 <xTaskGetSchedulerState+0x38>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d102      	bne.n	8005dfa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005df4:	2302      	movs	r3, #2
 8005df6:	607b      	str	r3, [r7, #4]
 8005df8:	e001      	b.n	8005dfe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005dfe:	687b      	ldr	r3, [r7, #4]
	}
 8005e00:	4618      	mov	r0, r3
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	2000062c 	.word	0x2000062c
 8005e10:	20000648 	.word	0x20000648

08005e14 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005e20:	2300      	movs	r3, #0
 8005e22:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d05e      	beq.n	8005ee8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e2e:	4b31      	ldr	r3, [pc, #196]	@ (8005ef4 <xTaskPriorityInherit+0xe0>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d24e      	bcs.n	8005ed6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	db06      	blt.n	8005e4e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e40:	4b2c      	ldr	r3, [pc, #176]	@ (8005ef4 <xTaskPriorityInherit+0xe0>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e46:	f1c3 0207 	rsb	r2, r3, #7
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	6959      	ldr	r1, [r3, #20]
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e56:	4613      	mov	r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4413      	add	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4a26      	ldr	r2, [pc, #152]	@ (8005ef8 <xTaskPriorityInherit+0xe4>)
 8005e60:	4413      	add	r3, r2
 8005e62:	4299      	cmp	r1, r3
 8005e64:	d12f      	bne.n	8005ec6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f7fe fa29 	bl	80042c2 <uxListRemove>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d10a      	bne.n	8005e8c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e80:	43da      	mvns	r2, r3
 8005e82:	4b1e      	ldr	r3, [pc, #120]	@ (8005efc <xTaskPriorityInherit+0xe8>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4013      	ands	r3, r2
 8005e88:	4a1c      	ldr	r2, [pc, #112]	@ (8005efc <xTaskPriorityInherit+0xe8>)
 8005e8a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005e8c:	4b19      	ldr	r3, [pc, #100]	@ (8005ef4 <xTaskPriorityInherit+0xe0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	409a      	lsls	r2, r3
 8005e9e:	4b17      	ldr	r3, [pc, #92]	@ (8005efc <xTaskPriorityInherit+0xe8>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	4a15      	ldr	r2, [pc, #84]	@ (8005efc <xTaskPriorityInherit+0xe8>)
 8005ea6:	6013      	str	r3, [r2, #0]
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	4a10      	ldr	r2, [pc, #64]	@ (8005ef8 <xTaskPriorityInherit+0xe4>)
 8005eb6:	441a      	add	r2, r3
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	3304      	adds	r3, #4
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	4610      	mov	r0, r2
 8005ec0:	f7fe f9a2 	bl	8004208 <vListInsertEnd>
 8005ec4:	e004      	b.n	8005ed0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef4 <xTaskPriorityInherit+0xe0>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	e008      	b.n	8005ee8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eda:	4b06      	ldr	r3, [pc, #24]	@ (8005ef4 <xTaskPriorityInherit+0xe0>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d201      	bcs.n	8005ee8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
	}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	20000520 	.word	0x20000520
 8005ef8:	20000524 	.word	0x20000524
 8005efc:	20000628 	.word	0x20000628

08005f00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b086      	sub	sp, #24
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d070      	beq.n	8005ff8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005f16:	4b3b      	ldr	r3, [pc, #236]	@ (8006004 <xTaskPriorityDisinherit+0x104>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d00b      	beq.n	8005f38 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f24:	f383 8811 	msr	BASEPRI, r3
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	60fb      	str	r3, [r7, #12]
}
 8005f32:	bf00      	nop
 8005f34:	bf00      	nop
 8005f36:	e7fd      	b.n	8005f34 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d10b      	bne.n	8005f58 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f44:	f383 8811 	msr	BASEPRI, r3
 8005f48:	f3bf 8f6f 	isb	sy
 8005f4c:	f3bf 8f4f 	dsb	sy
 8005f50:	60bb      	str	r3, [r7, #8]
}
 8005f52:	bf00      	nop
 8005f54:	bf00      	nop
 8005f56:	e7fd      	b.n	8005f54 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f5c:	1e5a      	subs	r2, r3, #1
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d044      	beq.n	8005ff8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d140      	bne.n	8005ff8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	f7fe f9a1 	bl	80042c2 <uxListRemove>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d115      	bne.n	8005fb2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f8a:	491f      	ldr	r1, [pc, #124]	@ (8006008 <xTaskPriorityDisinherit+0x108>)
 8005f8c:	4613      	mov	r3, r2
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	440b      	add	r3, r1
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d10a      	bne.n	8005fb2 <xTaskPriorityDisinherit+0xb2>
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa6:	43da      	mvns	r2, r3
 8005fa8:	4b18      	ldr	r3, [pc, #96]	@ (800600c <xTaskPriorityDisinherit+0x10c>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4013      	ands	r3, r2
 8005fae:	4a17      	ldr	r2, [pc, #92]	@ (800600c <xTaskPriorityDisinherit+0x10c>)
 8005fb0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbe:	f1c3 0207 	rsb	r2, r3, #7
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fca:	2201      	movs	r2, #1
 8005fcc:	409a      	lsls	r2, r3
 8005fce:	4b0f      	ldr	r3, [pc, #60]	@ (800600c <xTaskPriorityDisinherit+0x10c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800600c <xTaskPriorityDisinherit+0x10c>)
 8005fd6:	6013      	str	r3, [r2, #0]
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fdc:	4613      	mov	r3, r2
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	4a08      	ldr	r2, [pc, #32]	@ (8006008 <xTaskPriorityDisinherit+0x108>)
 8005fe6:	441a      	add	r2, r3
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	3304      	adds	r3, #4
 8005fec:	4619      	mov	r1, r3
 8005fee:	4610      	mov	r0, r2
 8005ff0:	f7fe f90a 	bl	8004208 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005ff8:	697b      	ldr	r3, [r7, #20]
	}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3718      	adds	r7, #24
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}
 8006002:	bf00      	nop
 8006004:	20000520 	.word	0x20000520
 8006008:	20000524 	.word	0x20000524
 800600c:	20000628 	.word	0x20000628

08006010 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006010:	b580      	push	{r7, lr}
 8006012:	b088      	sub	sp, #32
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800601e:	2301      	movs	r3, #1
 8006020:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d079      	beq.n	800611c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10b      	bne.n	8006048 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	60fb      	str	r3, [r7, #12]
}
 8006042:	bf00      	nop
 8006044:	bf00      	nop
 8006046:	e7fd      	b.n	8006044 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800604c:	683a      	ldr	r2, [r7, #0]
 800604e:	429a      	cmp	r2, r3
 8006050:	d902      	bls.n	8006058 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	61fb      	str	r3, [r7, #28]
 8006056:	e002      	b.n	800605e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800605c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006062:	69fa      	ldr	r2, [r7, #28]
 8006064:	429a      	cmp	r2, r3
 8006066:	d059      	beq.n	800611c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	429a      	cmp	r2, r3
 8006070:	d154      	bne.n	800611c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006072:	4b2c      	ldr	r3, [pc, #176]	@ (8006124 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	69ba      	ldr	r2, [r7, #24]
 8006078:	429a      	cmp	r2, r3
 800607a:	d10b      	bne.n	8006094 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006080:	f383 8811 	msr	BASEPRI, r3
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	f3bf 8f4f 	dsb	sy
 800608c:	60bb      	str	r3, [r7, #8]
}
 800608e:	bf00      	nop
 8006090:	bf00      	nop
 8006092:	e7fd      	b.n	8006090 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	69fa      	ldr	r2, [r7, #28]
 800609e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	699b      	ldr	r3, [r3, #24]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	db04      	blt.n	80060b2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	f1c3 0207 	rsb	r2, r3, #7
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	6959      	ldr	r1, [r3, #20]
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	4613      	mov	r3, r2
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	4413      	add	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4a19      	ldr	r2, [pc, #100]	@ (8006128 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80060c2:	4413      	add	r3, r2
 80060c4:	4299      	cmp	r1, r3
 80060c6:	d129      	bne.n	800611c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	3304      	adds	r3, #4
 80060cc:	4618      	mov	r0, r3
 80060ce:	f7fe f8f8 	bl	80042c2 <uxListRemove>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d10a      	bne.n	80060ee <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060dc:	2201      	movs	r2, #1
 80060de:	fa02 f303 	lsl.w	r3, r2, r3
 80060e2:	43da      	mvns	r2, r3
 80060e4:	4b11      	ldr	r3, [pc, #68]	@ (800612c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4013      	ands	r3, r2
 80060ea:	4a10      	ldr	r2, [pc, #64]	@ (800612c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80060ec:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f2:	2201      	movs	r2, #1
 80060f4:	409a      	lsls	r2, r3
 80060f6:	4b0d      	ldr	r3, [pc, #52]	@ (800612c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	4a0b      	ldr	r2, [pc, #44]	@ (800612c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	4a06      	ldr	r2, [pc, #24]	@ (8006128 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800610e:	441a      	add	r2, r3
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	3304      	adds	r3, #4
 8006114:	4619      	mov	r1, r3
 8006116:	4610      	mov	r0, r2
 8006118:	f7fe f876 	bl	8004208 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800611c:	bf00      	nop
 800611e:	3720      	adds	r7, #32
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	20000520 	.word	0x20000520
 8006128:	20000524 	.word	0x20000524
 800612c:	20000628 	.word	0x20000628

08006130 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006130:	b480      	push	{r7}
 8006132:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006134:	4b07      	ldr	r3, [pc, #28]	@ (8006154 <pvTaskIncrementMutexHeldCount+0x24>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d004      	beq.n	8006146 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800613c:	4b05      	ldr	r3, [pc, #20]	@ (8006154 <pvTaskIncrementMutexHeldCount+0x24>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006142:	3201      	adds	r2, #1
 8006144:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8006146:	4b03      	ldr	r3, [pc, #12]	@ (8006154 <pvTaskIncrementMutexHeldCount+0x24>)
 8006148:	681b      	ldr	r3, [r3, #0]
	}
 800614a:	4618      	mov	r0, r3
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr
 8006154:	20000520 	.word	0x20000520

08006158 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b084      	sub	sp, #16
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006162:	4b29      	ldr	r3, [pc, #164]	@ (8006208 <prvAddCurrentTaskToDelayedList+0xb0>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006168:	4b28      	ldr	r3, [pc, #160]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	3304      	adds	r3, #4
 800616e:	4618      	mov	r0, r3
 8006170:	f7fe f8a7 	bl	80042c2 <uxListRemove>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800617a:	4b24      	ldr	r3, [pc, #144]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006180:	2201      	movs	r2, #1
 8006182:	fa02 f303 	lsl.w	r3, r2, r3
 8006186:	43da      	mvns	r2, r3
 8006188:	4b21      	ldr	r3, [pc, #132]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb8>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4013      	ands	r3, r2
 800618e:	4a20      	ldr	r2, [pc, #128]	@ (8006210 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006190:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006198:	d10a      	bne.n	80061b0 <prvAddCurrentTaskToDelayedList+0x58>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d007      	beq.n	80061b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061a0:	4b1a      	ldr	r3, [pc, #104]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4619      	mov	r1, r3
 80061a8:	481a      	ldr	r0, [pc, #104]	@ (8006214 <prvAddCurrentTaskToDelayedList+0xbc>)
 80061aa:	f7fe f82d 	bl	8004208 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061ae:	e026      	b.n	80061fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4413      	add	r3, r2
 80061b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80061b8:	4b14      	ldr	r3, [pc, #80]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68ba      	ldr	r2, [r7, #8]
 80061be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d209      	bcs.n	80061dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061c8:	4b13      	ldr	r3, [pc, #76]	@ (8006218 <prvAddCurrentTaskToDelayedList+0xc0>)
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	4b0f      	ldr	r3, [pc, #60]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3304      	adds	r3, #4
 80061d2:	4619      	mov	r1, r3
 80061d4:	4610      	mov	r0, r2
 80061d6:	f7fe f83b 	bl	8004250 <vListInsert>
}
 80061da:	e010      	b.n	80061fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061dc:	4b0f      	ldr	r3, [pc, #60]	@ (800621c <prvAddCurrentTaskToDelayedList+0xc4>)
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	4b0a      	ldr	r3, [pc, #40]	@ (800620c <prvAddCurrentTaskToDelayedList+0xb4>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	3304      	adds	r3, #4
 80061e6:	4619      	mov	r1, r3
 80061e8:	4610      	mov	r0, r2
 80061ea:	f7fe f831 	bl	8004250 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80061ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006220 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68ba      	ldr	r2, [r7, #8]
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d202      	bcs.n	80061fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80061f8:	4a09      	ldr	r2, [pc, #36]	@ (8006220 <prvAddCurrentTaskToDelayedList+0xc8>)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	6013      	str	r3, [r2, #0]
}
 80061fe:	bf00      	nop
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	20000624 	.word	0x20000624
 800620c:	20000520 	.word	0x20000520
 8006210:	20000628 	.word	0x20000628
 8006214:	2000060c 	.word	0x2000060c
 8006218:	200005dc 	.word	0x200005dc
 800621c:	200005d8 	.word	0x200005d8
 8006220:	20000640 	.word	0x20000640

08006224 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	3b04      	subs	r3, #4
 8006234:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800623c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	3b04      	subs	r3, #4
 8006242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	f023 0201 	bic.w	r2, r3, #1
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3b04      	subs	r3, #4
 8006252:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006254:	4a0c      	ldr	r2, [pc, #48]	@ (8006288 <pxPortInitialiseStack+0x64>)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	3b14      	subs	r3, #20
 800625e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3b04      	subs	r3, #4
 800626a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f06f 0202 	mvn.w	r2, #2
 8006272:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	3b20      	subs	r3, #32
 8006278:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800627a:	68fb      	ldr	r3, [r7, #12]
}
 800627c:	4618      	mov	r0, r3
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	0800628d 	.word	0x0800628d

0800628c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006292:	2300      	movs	r3, #0
 8006294:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006296:	4b13      	ldr	r3, [pc, #76]	@ (80062e4 <prvTaskExitError+0x58>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629e:	d00b      	beq.n	80062b8 <prvTaskExitError+0x2c>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	60fb      	str	r3, [r7, #12]
}
 80062b2:	bf00      	nop
 80062b4:	bf00      	nop
 80062b6:	e7fd      	b.n	80062b4 <prvTaskExitError+0x28>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	60bb      	str	r3, [r7, #8]
}
 80062ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80062cc:	bf00      	nop
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0fc      	beq.n	80062ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80062d4:	bf00      	nop
 80062d6:	bf00      	nop
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	200000ac 	.word	0x200000ac
	...

080062f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80062f0:	4b07      	ldr	r3, [pc, #28]	@ (8006310 <pxCurrentTCBConst2>)
 80062f2:	6819      	ldr	r1, [r3, #0]
 80062f4:	6808      	ldr	r0, [r1, #0]
 80062f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062fa:	f380 8809 	msr	PSP, r0
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f04f 0000 	mov.w	r0, #0
 8006306:	f380 8811 	msr	BASEPRI, r0
 800630a:	4770      	bx	lr
 800630c:	f3af 8000 	nop.w

08006310 <pxCurrentTCBConst2>:
 8006310:	20000520 	.word	0x20000520
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006318:	4808      	ldr	r0, [pc, #32]	@ (800633c <prvPortStartFirstTask+0x24>)
 800631a:	6800      	ldr	r0, [r0, #0]
 800631c:	6800      	ldr	r0, [r0, #0]
 800631e:	f380 8808 	msr	MSP, r0
 8006322:	f04f 0000 	mov.w	r0, #0
 8006326:	f380 8814 	msr	CONTROL, r0
 800632a:	b662      	cpsie	i
 800632c:	b661      	cpsie	f
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	df00      	svc	0
 8006338:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800633a:	bf00      	nop
 800633c:	e000ed08 	.word	0xe000ed08

08006340 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006346:	4b47      	ldr	r3, [pc, #284]	@ (8006464 <xPortStartScheduler+0x124>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a47      	ldr	r2, [pc, #284]	@ (8006468 <xPortStartScheduler+0x128>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d10b      	bne.n	8006368 <xPortStartScheduler+0x28>
	__asm volatile
 8006350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006354:	f383 8811 	msr	BASEPRI, r3
 8006358:	f3bf 8f6f 	isb	sy
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	60fb      	str	r3, [r7, #12]
}
 8006362:	bf00      	nop
 8006364:	bf00      	nop
 8006366:	e7fd      	b.n	8006364 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006368:	4b3e      	ldr	r3, [pc, #248]	@ (8006464 <xPortStartScheduler+0x124>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a3f      	ldr	r2, [pc, #252]	@ (800646c <xPortStartScheduler+0x12c>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d10b      	bne.n	800638a <xPortStartScheduler+0x4a>
	__asm volatile
 8006372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006376:	f383 8811 	msr	BASEPRI, r3
 800637a:	f3bf 8f6f 	isb	sy
 800637e:	f3bf 8f4f 	dsb	sy
 8006382:	613b      	str	r3, [r7, #16]
}
 8006384:	bf00      	nop
 8006386:	bf00      	nop
 8006388:	e7fd      	b.n	8006386 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800638a:	4b39      	ldr	r3, [pc, #228]	@ (8006470 <xPortStartScheduler+0x130>)
 800638c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	b2db      	uxtb	r3, r3
 8006394:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	22ff      	movs	r2, #255	@ 0xff
 800639a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80063a4:	78fb      	ldrb	r3, [r7, #3]
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	4b31      	ldr	r3, [pc, #196]	@ (8006474 <xPortStartScheduler+0x134>)
 80063b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80063b2:	4b31      	ldr	r3, [pc, #196]	@ (8006478 <xPortStartScheduler+0x138>)
 80063b4:	2207      	movs	r2, #7
 80063b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80063b8:	e009      	b.n	80063ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80063ba:	4b2f      	ldr	r3, [pc, #188]	@ (8006478 <xPortStartScheduler+0x138>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	3b01      	subs	r3, #1
 80063c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006478 <xPortStartScheduler+0x138>)
 80063c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80063c4:	78fb      	ldrb	r3, [r7, #3]
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	b2db      	uxtb	r3, r3
 80063cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80063ce:	78fb      	ldrb	r3, [r7, #3]
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063d6:	2b80      	cmp	r3, #128	@ 0x80
 80063d8:	d0ef      	beq.n	80063ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80063da:	4b27      	ldr	r3, [pc, #156]	@ (8006478 <xPortStartScheduler+0x138>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f1c3 0307 	rsb	r3, r3, #7
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	d00b      	beq.n	80063fe <xPortStartScheduler+0xbe>
	__asm volatile
 80063e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ea:	f383 8811 	msr	BASEPRI, r3
 80063ee:	f3bf 8f6f 	isb	sy
 80063f2:	f3bf 8f4f 	dsb	sy
 80063f6:	60bb      	str	r3, [r7, #8]
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	e7fd      	b.n	80063fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80063fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006478 <xPortStartScheduler+0x138>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	021b      	lsls	r3, r3, #8
 8006404:	4a1c      	ldr	r2, [pc, #112]	@ (8006478 <xPortStartScheduler+0x138>)
 8006406:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006408:	4b1b      	ldr	r3, [pc, #108]	@ (8006478 <xPortStartScheduler+0x138>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006410:	4a19      	ldr	r2, [pc, #100]	@ (8006478 <xPortStartScheduler+0x138>)
 8006412:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	b2da      	uxtb	r2, r3
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800641c:	4b17      	ldr	r3, [pc, #92]	@ (800647c <xPortStartScheduler+0x13c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a16      	ldr	r2, [pc, #88]	@ (800647c <xPortStartScheduler+0x13c>)
 8006422:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006426:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006428:	4b14      	ldr	r3, [pc, #80]	@ (800647c <xPortStartScheduler+0x13c>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a13      	ldr	r2, [pc, #76]	@ (800647c <xPortStartScheduler+0x13c>)
 800642e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006432:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006434:	f000 f8da 	bl	80065ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006438:	4b11      	ldr	r3, [pc, #68]	@ (8006480 <xPortStartScheduler+0x140>)
 800643a:	2200      	movs	r2, #0
 800643c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800643e:	f000 f8f9 	bl	8006634 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006442:	4b10      	ldr	r3, [pc, #64]	@ (8006484 <xPortStartScheduler+0x144>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a0f      	ldr	r2, [pc, #60]	@ (8006484 <xPortStartScheduler+0x144>)
 8006448:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800644c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800644e:	f7ff ff63 	bl	8006318 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006452:	f7ff fa71 	bl	8005938 <vTaskSwitchContext>
	prvTaskExitError();
 8006456:	f7ff ff19 	bl	800628c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3718      	adds	r7, #24
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	e000ed00 	.word	0xe000ed00
 8006468:	410fc271 	.word	0x410fc271
 800646c:	410fc270 	.word	0x410fc270
 8006470:	e000e400 	.word	0xe000e400
 8006474:	2000064c 	.word	0x2000064c
 8006478:	20000650 	.word	0x20000650
 800647c:	e000ed20 	.word	0xe000ed20
 8006480:	200000ac 	.word	0x200000ac
 8006484:	e000ef34 	.word	0xe000ef34

08006488 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	607b      	str	r3, [r7, #4]
}
 80064a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80064a2:	4b10      	ldr	r3, [pc, #64]	@ (80064e4 <vPortEnterCritical+0x5c>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	3301      	adds	r3, #1
 80064a8:	4a0e      	ldr	r2, [pc, #56]	@ (80064e4 <vPortEnterCritical+0x5c>)
 80064aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80064ac:	4b0d      	ldr	r3, [pc, #52]	@ (80064e4 <vPortEnterCritical+0x5c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d110      	bne.n	80064d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80064b4:	4b0c      	ldr	r3, [pc, #48]	@ (80064e8 <vPortEnterCritical+0x60>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00b      	beq.n	80064d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	603b      	str	r3, [r7, #0]
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop
 80064d4:	e7fd      	b.n	80064d2 <vPortEnterCritical+0x4a>
	}
}
 80064d6:	bf00      	nop
 80064d8:	370c      	adds	r7, #12
 80064da:	46bd      	mov	sp, r7
 80064dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	200000ac 	.word	0x200000ac
 80064e8:	e000ed04 	.word	0xe000ed04

080064ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80064f2:	4b12      	ldr	r3, [pc, #72]	@ (800653c <vPortExitCritical+0x50>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10b      	bne.n	8006512 <vPortExitCritical+0x26>
	__asm volatile
 80064fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064fe:	f383 8811 	msr	BASEPRI, r3
 8006502:	f3bf 8f6f 	isb	sy
 8006506:	f3bf 8f4f 	dsb	sy
 800650a:	607b      	str	r3, [r7, #4]
}
 800650c:	bf00      	nop
 800650e:	bf00      	nop
 8006510:	e7fd      	b.n	800650e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006512:	4b0a      	ldr	r3, [pc, #40]	@ (800653c <vPortExitCritical+0x50>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	3b01      	subs	r3, #1
 8006518:	4a08      	ldr	r2, [pc, #32]	@ (800653c <vPortExitCritical+0x50>)
 800651a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800651c:	4b07      	ldr	r3, [pc, #28]	@ (800653c <vPortExitCritical+0x50>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d105      	bne.n	8006530 <vPortExitCritical+0x44>
 8006524:	2300      	movs	r3, #0
 8006526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	f383 8811 	msr	BASEPRI, r3
}
 800652e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006530:	bf00      	nop
 8006532:	370c      	adds	r7, #12
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr
 800653c:	200000ac 	.word	0x200000ac

08006540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006540:	f3ef 8009 	mrs	r0, PSP
 8006544:	f3bf 8f6f 	isb	sy
 8006548:	4b15      	ldr	r3, [pc, #84]	@ (80065a0 <pxCurrentTCBConst>)
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	f01e 0f10 	tst.w	lr, #16
 8006550:	bf08      	it	eq
 8006552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800655a:	6010      	str	r0, [r2, #0]
 800655c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006560:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006564:	f380 8811 	msr	BASEPRI, r0
 8006568:	f3bf 8f4f 	dsb	sy
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f7ff f9e2 	bl	8005938 <vTaskSwitchContext>
 8006574:	f04f 0000 	mov.w	r0, #0
 8006578:	f380 8811 	msr	BASEPRI, r0
 800657c:	bc09      	pop	{r0, r3}
 800657e:	6819      	ldr	r1, [r3, #0]
 8006580:	6808      	ldr	r0, [r1, #0]
 8006582:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006586:	f01e 0f10 	tst.w	lr, #16
 800658a:	bf08      	it	eq
 800658c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006590:	f380 8809 	msr	PSP, r0
 8006594:	f3bf 8f6f 	isb	sy
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	f3af 8000 	nop.w

080065a0 <pxCurrentTCBConst>:
 80065a0:	20000520 	.word	0x20000520
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80065a4:	bf00      	nop
 80065a6:	bf00      	nop

080065a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	607b      	str	r3, [r7, #4]
}
 80065c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80065c2:	f7ff f8ff 	bl	80057c4 <xTaskIncrementTick>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d003      	beq.n	80065d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80065cc:	4b06      	ldr	r3, [pc, #24]	@ (80065e8 <SysTick_Handler+0x40>)
 80065ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80065d2:	601a      	str	r2, [r3, #0]
 80065d4:	2300      	movs	r3, #0
 80065d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	f383 8811 	msr	BASEPRI, r3
}
 80065de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80065e0:	bf00      	nop
 80065e2:	3708      	adds	r7, #8
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	e000ed04 	.word	0xe000ed04

080065ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80065ec:	b480      	push	{r7}
 80065ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80065f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006620 <vPortSetupTimerInterrupt+0x34>)
 80065f2:	2200      	movs	r2, #0
 80065f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80065f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006624 <vPortSetupTimerInterrupt+0x38>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80065fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006628 <vPortSetupTimerInterrupt+0x3c>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a0a      	ldr	r2, [pc, #40]	@ (800662c <vPortSetupTimerInterrupt+0x40>)
 8006602:	fba2 2303 	umull	r2, r3, r2, r3
 8006606:	099b      	lsrs	r3, r3, #6
 8006608:	4a09      	ldr	r2, [pc, #36]	@ (8006630 <vPortSetupTimerInterrupt+0x44>)
 800660a:	3b01      	subs	r3, #1
 800660c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800660e:	4b04      	ldr	r3, [pc, #16]	@ (8006620 <vPortSetupTimerInterrupt+0x34>)
 8006610:	2207      	movs	r2, #7
 8006612:	601a      	str	r2, [r3, #0]
}
 8006614:	bf00      	nop
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	e000e010 	.word	0xe000e010
 8006624:	e000e018 	.word	0xe000e018
 8006628:	20000000 	.word	0x20000000
 800662c:	10624dd3 	.word	0x10624dd3
 8006630:	e000e014 	.word	0xe000e014

08006634 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006634:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006644 <vPortEnableVFP+0x10>
 8006638:	6801      	ldr	r1, [r0, #0]
 800663a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800663e:	6001      	str	r1, [r0, #0]
 8006640:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006642:	bf00      	nop
 8006644:	e000ed88 	.word	0xe000ed88

08006648 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800664e:	f3ef 8305 	mrs	r3, IPSR
 8006652:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2b0f      	cmp	r3, #15
 8006658:	d915      	bls.n	8006686 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800665a:	4a18      	ldr	r2, [pc, #96]	@ (80066bc <vPortValidateInterruptPriority+0x74>)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4413      	add	r3, r2
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006664:	4b16      	ldr	r3, [pc, #88]	@ (80066c0 <vPortValidateInterruptPriority+0x78>)
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	7afa      	ldrb	r2, [r7, #11]
 800666a:	429a      	cmp	r2, r3
 800666c:	d20b      	bcs.n	8006686 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800666e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006672:	f383 8811 	msr	BASEPRI, r3
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	607b      	str	r3, [r7, #4]
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	e7fd      	b.n	8006682 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006686:	4b0f      	ldr	r3, [pc, #60]	@ (80066c4 <vPortValidateInterruptPriority+0x7c>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800668e:	4b0e      	ldr	r3, [pc, #56]	@ (80066c8 <vPortValidateInterruptPriority+0x80>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	429a      	cmp	r2, r3
 8006694:	d90b      	bls.n	80066ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669a:	f383 8811 	msr	BASEPRI, r3
 800669e:	f3bf 8f6f 	isb	sy
 80066a2:	f3bf 8f4f 	dsb	sy
 80066a6:	603b      	str	r3, [r7, #0]
}
 80066a8:	bf00      	nop
 80066aa:	bf00      	nop
 80066ac:	e7fd      	b.n	80066aa <vPortValidateInterruptPriority+0x62>
	}
 80066ae:	bf00      	nop
 80066b0:	3714      	adds	r7, #20
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	e000e3f0 	.word	0xe000e3f0
 80066c0:	2000064c 	.word	0x2000064c
 80066c4:	e000ed0c 	.word	0xe000ed0c
 80066c8:	20000650 	.word	0x20000650

080066cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b08a      	sub	sp, #40	@ 0x28
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80066d4:	2300      	movs	r3, #0
 80066d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80066d8:	f7fe ffc8 	bl	800566c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80066dc:	4b5c      	ldr	r3, [pc, #368]	@ (8006850 <pvPortMalloc+0x184>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d101      	bne.n	80066e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80066e4:	f000 f924 	bl	8006930 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80066e8:	4b5a      	ldr	r3, [pc, #360]	@ (8006854 <pvPortMalloc+0x188>)
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4013      	ands	r3, r2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f040 8095 	bne.w	8006820 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d01e      	beq.n	800673a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80066fc:	2208      	movs	r2, #8
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4413      	add	r3, r2
 8006702:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	2b00      	cmp	r3, #0
 800670c:	d015      	beq.n	800673a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f023 0307 	bic.w	r3, r3, #7
 8006714:	3308      	adds	r3, #8
 8006716:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f003 0307 	and.w	r3, r3, #7
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00b      	beq.n	800673a <pvPortMalloc+0x6e>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	617b      	str	r3, [r7, #20]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d06f      	beq.n	8006820 <pvPortMalloc+0x154>
 8006740:	4b45      	ldr	r3, [pc, #276]	@ (8006858 <pvPortMalloc+0x18c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	429a      	cmp	r2, r3
 8006748:	d86a      	bhi.n	8006820 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800674a:	4b44      	ldr	r3, [pc, #272]	@ (800685c <pvPortMalloc+0x190>)
 800674c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800674e:	4b43      	ldr	r3, [pc, #268]	@ (800685c <pvPortMalloc+0x190>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006754:	e004      	b.n	8006760 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006758:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800675a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	429a      	cmp	r2, r3
 8006768:	d903      	bls.n	8006772 <pvPortMalloc+0xa6>
 800676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1f1      	bne.n	8006756 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006772:	4b37      	ldr	r3, [pc, #220]	@ (8006850 <pvPortMalloc+0x184>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006778:	429a      	cmp	r2, r3
 800677a:	d051      	beq.n	8006820 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	2208      	movs	r2, #8
 8006782:	4413      	add	r3, r2
 8006784:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	6a3b      	ldr	r3, [r7, #32]
 800678c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	685a      	ldr	r2, [r3, #4]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	1ad2      	subs	r2, r2, r3
 8006796:	2308      	movs	r3, #8
 8006798:	005b      	lsls	r3, r3, #1
 800679a:	429a      	cmp	r2, r3
 800679c:	d920      	bls.n	80067e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800679e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4413      	add	r3, r2
 80067a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	f003 0307 	and.w	r3, r3, #7
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00b      	beq.n	80067c8 <pvPortMalloc+0xfc>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	613b      	str	r3, [r7, #16]
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80067c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ca:	685a      	ldr	r2, [r3, #4]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	1ad2      	subs	r2, r2, r3
 80067d0:	69bb      	ldr	r3, [r7, #24]
 80067d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80067d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80067da:	69b8      	ldr	r0, [r7, #24]
 80067dc:	f000 f90a 	bl	80069f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80067e0:	4b1d      	ldr	r3, [pc, #116]	@ (8006858 <pvPortMalloc+0x18c>)
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006858 <pvPortMalloc+0x18c>)
 80067ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80067ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006858 <pvPortMalloc+0x18c>)
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006860 <pvPortMalloc+0x194>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d203      	bcs.n	8006802 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80067fa:	4b17      	ldr	r3, [pc, #92]	@ (8006858 <pvPortMalloc+0x18c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a18      	ldr	r2, [pc, #96]	@ (8006860 <pvPortMalloc+0x194>)
 8006800:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	4b13      	ldr	r3, [pc, #76]	@ (8006854 <pvPortMalloc+0x188>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	431a      	orrs	r2, r3
 800680c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800680e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006812:	2200      	movs	r2, #0
 8006814:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006816:	4b13      	ldr	r3, [pc, #76]	@ (8006864 <pvPortMalloc+0x198>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	3301      	adds	r3, #1
 800681c:	4a11      	ldr	r2, [pc, #68]	@ (8006864 <pvPortMalloc+0x198>)
 800681e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006820:	f7fe ff32 	bl	8005688 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00b      	beq.n	8006846 <pvPortMalloc+0x17a>
	__asm volatile
 800682e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006832:	f383 8811 	msr	BASEPRI, r3
 8006836:	f3bf 8f6f 	isb	sy
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	60fb      	str	r3, [r7, #12]
}
 8006840:	bf00      	nop
 8006842:	bf00      	nop
 8006844:	e7fd      	b.n	8006842 <pvPortMalloc+0x176>
	return pvReturn;
 8006846:	69fb      	ldr	r3, [r7, #28]
}
 8006848:	4618      	mov	r0, r3
 800684a:	3728      	adds	r7, #40	@ 0x28
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}
 8006850:	2000425c 	.word	0x2000425c
 8006854:	20004270 	.word	0x20004270
 8006858:	20004260 	.word	0x20004260
 800685c:	20004254 	.word	0x20004254
 8006860:	20004264 	.word	0x20004264
 8006864:	20004268 	.word	0x20004268

08006868 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b086      	sub	sp, #24
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d04f      	beq.n	800691a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800687a:	2308      	movs	r3, #8
 800687c:	425b      	negs	r3, r3
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	4413      	add	r3, r2
 8006882:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	685a      	ldr	r2, [r3, #4]
 800688c:	4b25      	ldr	r3, [pc, #148]	@ (8006924 <vPortFree+0xbc>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4013      	ands	r3, r2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10b      	bne.n	80068ae <vPortFree+0x46>
	__asm volatile
 8006896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800689a:	f383 8811 	msr	BASEPRI, r3
 800689e:	f3bf 8f6f 	isb	sy
 80068a2:	f3bf 8f4f 	dsb	sy
 80068a6:	60fb      	str	r3, [r7, #12]
}
 80068a8:	bf00      	nop
 80068aa:	bf00      	nop
 80068ac:	e7fd      	b.n	80068aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <vPortFree+0x66>
	__asm volatile
 80068b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	60bb      	str	r3, [r7, #8]
}
 80068c8:	bf00      	nop
 80068ca:	bf00      	nop
 80068cc:	e7fd      	b.n	80068ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	685a      	ldr	r2, [r3, #4]
 80068d2:	4b14      	ldr	r3, [pc, #80]	@ (8006924 <vPortFree+0xbc>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4013      	ands	r3, r2
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d01e      	beq.n	800691a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d11a      	bne.n	800691a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	685a      	ldr	r2, [r3, #4]
 80068e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006924 <vPortFree+0xbc>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	43db      	mvns	r3, r3
 80068ee:	401a      	ands	r2, r3
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80068f4:	f7fe feba 	bl	800566c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	685a      	ldr	r2, [r3, #4]
 80068fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006928 <vPortFree+0xc0>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4413      	add	r3, r2
 8006902:	4a09      	ldr	r2, [pc, #36]	@ (8006928 <vPortFree+0xc0>)
 8006904:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006906:	6938      	ldr	r0, [r7, #16]
 8006908:	f000 f874 	bl	80069f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800690c:	4b07      	ldr	r3, [pc, #28]	@ (800692c <vPortFree+0xc4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3301      	adds	r3, #1
 8006912:	4a06      	ldr	r2, [pc, #24]	@ (800692c <vPortFree+0xc4>)
 8006914:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006916:	f7fe feb7 	bl	8005688 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800691a:	bf00      	nop
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	20004270 	.word	0x20004270
 8006928:	20004260 	.word	0x20004260
 800692c:	2000426c 	.word	0x2000426c

08006930 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006936:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800693a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800693c:	4b27      	ldr	r3, [pc, #156]	@ (80069dc <prvHeapInit+0xac>)
 800693e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00c      	beq.n	8006964 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	3307      	adds	r3, #7
 800694e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f023 0307 	bic.w	r3, r3, #7
 8006956:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	4a1f      	ldr	r2, [pc, #124]	@ (80069dc <prvHeapInit+0xac>)
 8006960:	4413      	add	r3, r2
 8006962:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006968:	4a1d      	ldr	r2, [pc, #116]	@ (80069e0 <prvHeapInit+0xb0>)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800696e:	4b1c      	ldr	r3, [pc, #112]	@ (80069e0 <prvHeapInit+0xb0>)
 8006970:	2200      	movs	r2, #0
 8006972:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	68ba      	ldr	r2, [r7, #8]
 8006978:	4413      	add	r3, r2
 800697a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800697c:	2208      	movs	r2, #8
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	1a9b      	subs	r3, r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 0307 	bic.w	r3, r3, #7
 800698a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4a15      	ldr	r2, [pc, #84]	@ (80069e4 <prvHeapInit+0xb4>)
 8006990:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006992:	4b14      	ldr	r3, [pc, #80]	@ (80069e4 <prvHeapInit+0xb4>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2200      	movs	r2, #0
 8006998:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800699a:	4b12      	ldr	r3, [pc, #72]	@ (80069e4 <prvHeapInit+0xb4>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2200      	movs	r2, #0
 80069a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	1ad2      	subs	r2, r2, r3
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80069b0:	4b0c      	ldr	r3, [pc, #48]	@ (80069e4 <prvHeapInit+0xb4>)
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	4a0a      	ldr	r2, [pc, #40]	@ (80069e8 <prvHeapInit+0xb8>)
 80069be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	4a09      	ldr	r2, [pc, #36]	@ (80069ec <prvHeapInit+0xbc>)
 80069c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80069c8:	4b09      	ldr	r3, [pc, #36]	@ (80069f0 <prvHeapInit+0xc0>)
 80069ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80069ce:	601a      	str	r2, [r3, #0]
}
 80069d0:	bf00      	nop
 80069d2:	3714      	adds	r7, #20
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	20000654 	.word	0x20000654
 80069e0:	20004254 	.word	0x20004254
 80069e4:	2000425c 	.word	0x2000425c
 80069e8:	20004264 	.word	0x20004264
 80069ec:	20004260 	.word	0x20004260
 80069f0:	20004270 	.word	0x20004270

080069f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80069f4:	b480      	push	{r7}
 80069f6:	b085      	sub	sp, #20
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80069fc:	4b28      	ldr	r3, [pc, #160]	@ (8006aa0 <prvInsertBlockIntoFreeList+0xac>)
 80069fe:	60fb      	str	r3, [r7, #12]
 8006a00:	e002      	b.n	8006a08 <prvInsertBlockIntoFreeList+0x14>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	60fb      	str	r3, [r7, #12]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d8f7      	bhi.n	8006a02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	68ba      	ldr	r2, [r7, #8]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d108      	bne.n	8006a36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	685a      	ldr	r2, [r3, #4]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	441a      	add	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	441a      	add	r2, r3
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d118      	bne.n	8006a7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	4b15      	ldr	r3, [pc, #84]	@ (8006aa4 <prvInsertBlockIntoFreeList+0xb0>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d00d      	beq.n	8006a72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	441a      	add	r2, r3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	601a      	str	r2, [r3, #0]
 8006a70:	e008      	b.n	8006a84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006a72:	4b0c      	ldr	r3, [pc, #48]	@ (8006aa4 <prvInsertBlockIntoFreeList+0xb0>)
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	601a      	str	r2, [r3, #0]
 8006a7a:	e003      	b.n	8006a84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	d002      	beq.n	8006a92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	687a      	ldr	r2, [r7, #4]
 8006a90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a92:	bf00      	nop
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	20004254 	.word	0x20004254
 8006aa4:	2000425c 	.word	0x2000425c

08006aa8 <malloc>:
 8006aa8:	4b02      	ldr	r3, [pc, #8]	@ (8006ab4 <malloc+0xc>)
 8006aaa:	4601      	mov	r1, r0
 8006aac:	6818      	ldr	r0, [r3, #0]
 8006aae:	f000 b825 	b.w	8006afc <_malloc_r>
 8006ab2:	bf00      	nop
 8006ab4:	200000b0 	.word	0x200000b0

08006ab8 <sbrk_aligned>:
 8006ab8:	b570      	push	{r4, r5, r6, lr}
 8006aba:	4e0f      	ldr	r6, [pc, #60]	@ (8006af8 <sbrk_aligned+0x40>)
 8006abc:	460c      	mov	r4, r1
 8006abe:	6831      	ldr	r1, [r6, #0]
 8006ac0:	4605      	mov	r5, r0
 8006ac2:	b911      	cbnz	r1, 8006aca <sbrk_aligned+0x12>
 8006ac4:	f000 f92e 	bl	8006d24 <_sbrk_r>
 8006ac8:	6030      	str	r0, [r6, #0]
 8006aca:	4621      	mov	r1, r4
 8006acc:	4628      	mov	r0, r5
 8006ace:	f000 f929 	bl	8006d24 <_sbrk_r>
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	d103      	bne.n	8006ade <sbrk_aligned+0x26>
 8006ad6:	f04f 34ff 	mov.w	r4, #4294967295
 8006ada:	4620      	mov	r0, r4
 8006adc:	bd70      	pop	{r4, r5, r6, pc}
 8006ade:	1cc4      	adds	r4, r0, #3
 8006ae0:	f024 0403 	bic.w	r4, r4, #3
 8006ae4:	42a0      	cmp	r0, r4
 8006ae6:	d0f8      	beq.n	8006ada <sbrk_aligned+0x22>
 8006ae8:	1a21      	subs	r1, r4, r0
 8006aea:	4628      	mov	r0, r5
 8006aec:	f000 f91a 	bl	8006d24 <_sbrk_r>
 8006af0:	3001      	adds	r0, #1
 8006af2:	d1f2      	bne.n	8006ada <sbrk_aligned+0x22>
 8006af4:	e7ef      	b.n	8006ad6 <sbrk_aligned+0x1e>
 8006af6:	bf00      	nop
 8006af8:	20004274 	.word	0x20004274

08006afc <_malloc_r>:
 8006afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b00:	1ccd      	adds	r5, r1, #3
 8006b02:	f025 0503 	bic.w	r5, r5, #3
 8006b06:	3508      	adds	r5, #8
 8006b08:	2d0c      	cmp	r5, #12
 8006b0a:	bf38      	it	cc
 8006b0c:	250c      	movcc	r5, #12
 8006b0e:	2d00      	cmp	r5, #0
 8006b10:	4606      	mov	r6, r0
 8006b12:	db01      	blt.n	8006b18 <_malloc_r+0x1c>
 8006b14:	42a9      	cmp	r1, r5
 8006b16:	d904      	bls.n	8006b22 <_malloc_r+0x26>
 8006b18:	230c      	movs	r3, #12
 8006b1a:	6033      	str	r3, [r6, #0]
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b22:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bf8 <_malloc_r+0xfc>
 8006b26:	f000 f869 	bl	8006bfc <__malloc_lock>
 8006b2a:	f8d8 3000 	ldr.w	r3, [r8]
 8006b2e:	461c      	mov	r4, r3
 8006b30:	bb44      	cbnz	r4, 8006b84 <_malloc_r+0x88>
 8006b32:	4629      	mov	r1, r5
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7ff ffbf 	bl	8006ab8 <sbrk_aligned>
 8006b3a:	1c43      	adds	r3, r0, #1
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	d158      	bne.n	8006bf2 <_malloc_r+0xf6>
 8006b40:	f8d8 4000 	ldr.w	r4, [r8]
 8006b44:	4627      	mov	r7, r4
 8006b46:	2f00      	cmp	r7, #0
 8006b48:	d143      	bne.n	8006bd2 <_malloc_r+0xd6>
 8006b4a:	2c00      	cmp	r4, #0
 8006b4c:	d04b      	beq.n	8006be6 <_malloc_r+0xea>
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	4639      	mov	r1, r7
 8006b52:	4630      	mov	r0, r6
 8006b54:	eb04 0903 	add.w	r9, r4, r3
 8006b58:	f000 f8e4 	bl	8006d24 <_sbrk_r>
 8006b5c:	4581      	cmp	r9, r0
 8006b5e:	d142      	bne.n	8006be6 <_malloc_r+0xea>
 8006b60:	6821      	ldr	r1, [r4, #0]
 8006b62:	1a6d      	subs	r5, r5, r1
 8006b64:	4629      	mov	r1, r5
 8006b66:	4630      	mov	r0, r6
 8006b68:	f7ff ffa6 	bl	8006ab8 <sbrk_aligned>
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d03a      	beq.n	8006be6 <_malloc_r+0xea>
 8006b70:	6823      	ldr	r3, [r4, #0]
 8006b72:	442b      	add	r3, r5
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	f8d8 3000 	ldr.w	r3, [r8]
 8006b7a:	685a      	ldr	r2, [r3, #4]
 8006b7c:	bb62      	cbnz	r2, 8006bd8 <_malloc_r+0xdc>
 8006b7e:	f8c8 7000 	str.w	r7, [r8]
 8006b82:	e00f      	b.n	8006ba4 <_malloc_r+0xa8>
 8006b84:	6822      	ldr	r2, [r4, #0]
 8006b86:	1b52      	subs	r2, r2, r5
 8006b88:	d420      	bmi.n	8006bcc <_malloc_r+0xd0>
 8006b8a:	2a0b      	cmp	r2, #11
 8006b8c:	d917      	bls.n	8006bbe <_malloc_r+0xc2>
 8006b8e:	1961      	adds	r1, r4, r5
 8006b90:	42a3      	cmp	r3, r4
 8006b92:	6025      	str	r5, [r4, #0]
 8006b94:	bf18      	it	ne
 8006b96:	6059      	strne	r1, [r3, #4]
 8006b98:	6863      	ldr	r3, [r4, #4]
 8006b9a:	bf08      	it	eq
 8006b9c:	f8c8 1000 	streq.w	r1, [r8]
 8006ba0:	5162      	str	r2, [r4, r5]
 8006ba2:	604b      	str	r3, [r1, #4]
 8006ba4:	4630      	mov	r0, r6
 8006ba6:	f000 f82f 	bl	8006c08 <__malloc_unlock>
 8006baa:	f104 000b 	add.w	r0, r4, #11
 8006bae:	1d23      	adds	r3, r4, #4
 8006bb0:	f020 0007 	bic.w	r0, r0, #7
 8006bb4:	1ac2      	subs	r2, r0, r3
 8006bb6:	bf1c      	itt	ne
 8006bb8:	1a1b      	subne	r3, r3, r0
 8006bba:	50a3      	strne	r3, [r4, r2]
 8006bbc:	e7af      	b.n	8006b1e <_malloc_r+0x22>
 8006bbe:	6862      	ldr	r2, [r4, #4]
 8006bc0:	42a3      	cmp	r3, r4
 8006bc2:	bf0c      	ite	eq
 8006bc4:	f8c8 2000 	streq.w	r2, [r8]
 8006bc8:	605a      	strne	r2, [r3, #4]
 8006bca:	e7eb      	b.n	8006ba4 <_malloc_r+0xa8>
 8006bcc:	4623      	mov	r3, r4
 8006bce:	6864      	ldr	r4, [r4, #4]
 8006bd0:	e7ae      	b.n	8006b30 <_malloc_r+0x34>
 8006bd2:	463c      	mov	r4, r7
 8006bd4:	687f      	ldr	r7, [r7, #4]
 8006bd6:	e7b6      	b.n	8006b46 <_malloc_r+0x4a>
 8006bd8:	461a      	mov	r2, r3
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	42a3      	cmp	r3, r4
 8006bde:	d1fb      	bne.n	8006bd8 <_malloc_r+0xdc>
 8006be0:	2300      	movs	r3, #0
 8006be2:	6053      	str	r3, [r2, #4]
 8006be4:	e7de      	b.n	8006ba4 <_malloc_r+0xa8>
 8006be6:	230c      	movs	r3, #12
 8006be8:	6033      	str	r3, [r6, #0]
 8006bea:	4630      	mov	r0, r6
 8006bec:	f000 f80c 	bl	8006c08 <__malloc_unlock>
 8006bf0:	e794      	b.n	8006b1c <_malloc_r+0x20>
 8006bf2:	6005      	str	r5, [r0, #0]
 8006bf4:	e7d6      	b.n	8006ba4 <_malloc_r+0xa8>
 8006bf6:	bf00      	nop
 8006bf8:	20004278 	.word	0x20004278

08006bfc <__malloc_lock>:
 8006bfc:	4801      	ldr	r0, [pc, #4]	@ (8006c04 <__malloc_lock+0x8>)
 8006bfe:	f000 b8cb 	b.w	8006d98 <__retarget_lock_acquire_recursive>
 8006c02:	bf00      	nop
 8006c04:	200043b8 	.word	0x200043b8

08006c08 <__malloc_unlock>:
 8006c08:	4801      	ldr	r0, [pc, #4]	@ (8006c10 <__malloc_unlock+0x8>)
 8006c0a:	f000 b8c6 	b.w	8006d9a <__retarget_lock_release_recursive>
 8006c0e:	bf00      	nop
 8006c10:	200043b8 	.word	0x200043b8

08006c14 <siprintf>:
 8006c14:	b40e      	push	{r1, r2, r3}
 8006c16:	b510      	push	{r4, lr}
 8006c18:	b09d      	sub	sp, #116	@ 0x74
 8006c1a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006c1c:	9002      	str	r0, [sp, #8]
 8006c1e:	9006      	str	r0, [sp, #24]
 8006c20:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006c24:	480a      	ldr	r0, [pc, #40]	@ (8006c50 <siprintf+0x3c>)
 8006c26:	9107      	str	r1, [sp, #28]
 8006c28:	9104      	str	r1, [sp, #16]
 8006c2a:	490a      	ldr	r1, [pc, #40]	@ (8006c54 <siprintf+0x40>)
 8006c2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c30:	9105      	str	r1, [sp, #20]
 8006c32:	2400      	movs	r4, #0
 8006c34:	a902      	add	r1, sp, #8
 8006c36:	6800      	ldr	r0, [r0, #0]
 8006c38:	9301      	str	r3, [sp, #4]
 8006c3a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006c3c:	f000 f962 	bl	8006f04 <_svfiprintf_r>
 8006c40:	9b02      	ldr	r3, [sp, #8]
 8006c42:	701c      	strb	r4, [r3, #0]
 8006c44:	b01d      	add	sp, #116	@ 0x74
 8006c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c4a:	b003      	add	sp, #12
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	200000b0 	.word	0x200000b0
 8006c54:	ffff0208 	.word	0xffff0208

08006c58 <memset>:
 8006c58:	4402      	add	r2, r0
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d100      	bne.n	8006c62 <memset+0xa>
 8006c60:	4770      	bx	lr
 8006c62:	f803 1b01 	strb.w	r1, [r3], #1
 8006c66:	e7f9      	b.n	8006c5c <memset+0x4>

08006c68 <_reclaim_reent>:
 8006c68:	4b2d      	ldr	r3, [pc, #180]	@ (8006d20 <_reclaim_reent+0xb8>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4283      	cmp	r3, r0
 8006c6e:	b570      	push	{r4, r5, r6, lr}
 8006c70:	4604      	mov	r4, r0
 8006c72:	d053      	beq.n	8006d1c <_reclaim_reent+0xb4>
 8006c74:	69c3      	ldr	r3, [r0, #28]
 8006c76:	b31b      	cbz	r3, 8006cc0 <_reclaim_reent+0x58>
 8006c78:	68db      	ldr	r3, [r3, #12]
 8006c7a:	b163      	cbz	r3, 8006c96 <_reclaim_reent+0x2e>
 8006c7c:	2500      	movs	r5, #0
 8006c7e:	69e3      	ldr	r3, [r4, #28]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	5959      	ldr	r1, [r3, r5]
 8006c84:	b9b1      	cbnz	r1, 8006cb4 <_reclaim_reent+0x4c>
 8006c86:	3504      	adds	r5, #4
 8006c88:	2d80      	cmp	r5, #128	@ 0x80
 8006c8a:	d1f8      	bne.n	8006c7e <_reclaim_reent+0x16>
 8006c8c:	69e3      	ldr	r3, [r4, #28]
 8006c8e:	4620      	mov	r0, r4
 8006c90:	68d9      	ldr	r1, [r3, #12]
 8006c92:	f000 f891 	bl	8006db8 <_free_r>
 8006c96:	69e3      	ldr	r3, [r4, #28]
 8006c98:	6819      	ldr	r1, [r3, #0]
 8006c9a:	b111      	cbz	r1, 8006ca2 <_reclaim_reent+0x3a>
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f000 f88b 	bl	8006db8 <_free_r>
 8006ca2:	69e3      	ldr	r3, [r4, #28]
 8006ca4:	689d      	ldr	r5, [r3, #8]
 8006ca6:	b15d      	cbz	r5, 8006cc0 <_reclaim_reent+0x58>
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4620      	mov	r0, r4
 8006cac:	682d      	ldr	r5, [r5, #0]
 8006cae:	f000 f883 	bl	8006db8 <_free_r>
 8006cb2:	e7f8      	b.n	8006ca6 <_reclaim_reent+0x3e>
 8006cb4:	680e      	ldr	r6, [r1, #0]
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 f87e 	bl	8006db8 <_free_r>
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	e7e1      	b.n	8006c84 <_reclaim_reent+0x1c>
 8006cc0:	6961      	ldr	r1, [r4, #20]
 8006cc2:	b111      	cbz	r1, 8006cca <_reclaim_reent+0x62>
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	f000 f877 	bl	8006db8 <_free_r>
 8006cca:	69e1      	ldr	r1, [r4, #28]
 8006ccc:	b111      	cbz	r1, 8006cd4 <_reclaim_reent+0x6c>
 8006cce:	4620      	mov	r0, r4
 8006cd0:	f000 f872 	bl	8006db8 <_free_r>
 8006cd4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006cd6:	b111      	cbz	r1, 8006cde <_reclaim_reent+0x76>
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f000 f86d 	bl	8006db8 <_free_r>
 8006cde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ce0:	b111      	cbz	r1, 8006ce8 <_reclaim_reent+0x80>
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f000 f868 	bl	8006db8 <_free_r>
 8006ce8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006cea:	b111      	cbz	r1, 8006cf2 <_reclaim_reent+0x8a>
 8006cec:	4620      	mov	r0, r4
 8006cee:	f000 f863 	bl	8006db8 <_free_r>
 8006cf2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006cf4:	b111      	cbz	r1, 8006cfc <_reclaim_reent+0x94>
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f000 f85e 	bl	8006db8 <_free_r>
 8006cfc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006cfe:	b111      	cbz	r1, 8006d06 <_reclaim_reent+0x9e>
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 f859 	bl	8006db8 <_free_r>
 8006d06:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006d08:	b111      	cbz	r1, 8006d10 <_reclaim_reent+0xa8>
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	f000 f854 	bl	8006db8 <_free_r>
 8006d10:	6a23      	ldr	r3, [r4, #32]
 8006d12:	b11b      	cbz	r3, 8006d1c <_reclaim_reent+0xb4>
 8006d14:	4620      	mov	r0, r4
 8006d16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006d1a:	4718      	bx	r3
 8006d1c:	bd70      	pop	{r4, r5, r6, pc}
 8006d1e:	bf00      	nop
 8006d20:	200000b0 	.word	0x200000b0

08006d24 <_sbrk_r>:
 8006d24:	b538      	push	{r3, r4, r5, lr}
 8006d26:	4d06      	ldr	r5, [pc, #24]	@ (8006d40 <_sbrk_r+0x1c>)
 8006d28:	2300      	movs	r3, #0
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	4608      	mov	r0, r1
 8006d2e:	602b      	str	r3, [r5, #0]
 8006d30:	f7fa f9ae 	bl	8001090 <_sbrk>
 8006d34:	1c43      	adds	r3, r0, #1
 8006d36:	d102      	bne.n	8006d3e <_sbrk_r+0x1a>
 8006d38:	682b      	ldr	r3, [r5, #0]
 8006d3a:	b103      	cbz	r3, 8006d3e <_sbrk_r+0x1a>
 8006d3c:	6023      	str	r3, [r4, #0]
 8006d3e:	bd38      	pop	{r3, r4, r5, pc}
 8006d40:	200043b4 	.word	0x200043b4

08006d44 <__errno>:
 8006d44:	4b01      	ldr	r3, [pc, #4]	@ (8006d4c <__errno+0x8>)
 8006d46:	6818      	ldr	r0, [r3, #0]
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	200000b0 	.word	0x200000b0

08006d50 <__libc_init_array>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	4d0d      	ldr	r5, [pc, #52]	@ (8006d88 <__libc_init_array+0x38>)
 8006d54:	4c0d      	ldr	r4, [pc, #52]	@ (8006d8c <__libc_init_array+0x3c>)
 8006d56:	1b64      	subs	r4, r4, r5
 8006d58:	10a4      	asrs	r4, r4, #2
 8006d5a:	2600      	movs	r6, #0
 8006d5c:	42a6      	cmp	r6, r4
 8006d5e:	d109      	bne.n	8006d74 <__libc_init_array+0x24>
 8006d60:	4d0b      	ldr	r5, [pc, #44]	@ (8006d90 <__libc_init_array+0x40>)
 8006d62:	4c0c      	ldr	r4, [pc, #48]	@ (8006d94 <__libc_init_array+0x44>)
 8006d64:	f000 fba6 	bl	80074b4 <_init>
 8006d68:	1b64      	subs	r4, r4, r5
 8006d6a:	10a4      	asrs	r4, r4, #2
 8006d6c:	2600      	movs	r6, #0
 8006d6e:	42a6      	cmp	r6, r4
 8006d70:	d105      	bne.n	8006d7e <__libc_init_array+0x2e>
 8006d72:	bd70      	pop	{r4, r5, r6, pc}
 8006d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d78:	4798      	blx	r3
 8006d7a:	3601      	adds	r6, #1
 8006d7c:	e7ee      	b.n	8006d5c <__libc_init_array+0xc>
 8006d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d82:	4798      	blx	r3
 8006d84:	3601      	adds	r6, #1
 8006d86:	e7f2      	b.n	8006d6e <__libc_init_array+0x1e>
 8006d88:	0800763c 	.word	0x0800763c
 8006d8c:	0800763c 	.word	0x0800763c
 8006d90:	0800763c 	.word	0x0800763c
 8006d94:	08007640 	.word	0x08007640

08006d98 <__retarget_lock_acquire_recursive>:
 8006d98:	4770      	bx	lr

08006d9a <__retarget_lock_release_recursive>:
 8006d9a:	4770      	bx	lr

08006d9c <memcpy>:
 8006d9c:	440a      	add	r2, r1
 8006d9e:	4291      	cmp	r1, r2
 8006da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8006da4:	d100      	bne.n	8006da8 <memcpy+0xc>
 8006da6:	4770      	bx	lr
 8006da8:	b510      	push	{r4, lr}
 8006daa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006db2:	4291      	cmp	r1, r2
 8006db4:	d1f9      	bne.n	8006daa <memcpy+0xe>
 8006db6:	bd10      	pop	{r4, pc}

08006db8 <_free_r>:
 8006db8:	b538      	push	{r3, r4, r5, lr}
 8006dba:	4605      	mov	r5, r0
 8006dbc:	2900      	cmp	r1, #0
 8006dbe:	d041      	beq.n	8006e44 <_free_r+0x8c>
 8006dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006dc4:	1f0c      	subs	r4, r1, #4
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	bfb8      	it	lt
 8006dca:	18e4      	addlt	r4, r4, r3
 8006dcc:	f7ff ff16 	bl	8006bfc <__malloc_lock>
 8006dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006e48 <_free_r+0x90>)
 8006dd2:	6813      	ldr	r3, [r2, #0]
 8006dd4:	b933      	cbnz	r3, 8006de4 <_free_r+0x2c>
 8006dd6:	6063      	str	r3, [r4, #4]
 8006dd8:	6014      	str	r4, [r2, #0]
 8006dda:	4628      	mov	r0, r5
 8006ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006de0:	f7ff bf12 	b.w	8006c08 <__malloc_unlock>
 8006de4:	42a3      	cmp	r3, r4
 8006de6:	d908      	bls.n	8006dfa <_free_r+0x42>
 8006de8:	6820      	ldr	r0, [r4, #0]
 8006dea:	1821      	adds	r1, r4, r0
 8006dec:	428b      	cmp	r3, r1
 8006dee:	bf01      	itttt	eq
 8006df0:	6819      	ldreq	r1, [r3, #0]
 8006df2:	685b      	ldreq	r3, [r3, #4]
 8006df4:	1809      	addeq	r1, r1, r0
 8006df6:	6021      	streq	r1, [r4, #0]
 8006df8:	e7ed      	b.n	8006dd6 <_free_r+0x1e>
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	b10b      	cbz	r3, 8006e04 <_free_r+0x4c>
 8006e00:	42a3      	cmp	r3, r4
 8006e02:	d9fa      	bls.n	8006dfa <_free_r+0x42>
 8006e04:	6811      	ldr	r1, [r2, #0]
 8006e06:	1850      	adds	r0, r2, r1
 8006e08:	42a0      	cmp	r0, r4
 8006e0a:	d10b      	bne.n	8006e24 <_free_r+0x6c>
 8006e0c:	6820      	ldr	r0, [r4, #0]
 8006e0e:	4401      	add	r1, r0
 8006e10:	1850      	adds	r0, r2, r1
 8006e12:	4283      	cmp	r3, r0
 8006e14:	6011      	str	r1, [r2, #0]
 8006e16:	d1e0      	bne.n	8006dda <_free_r+0x22>
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	6053      	str	r3, [r2, #4]
 8006e1e:	4408      	add	r0, r1
 8006e20:	6010      	str	r0, [r2, #0]
 8006e22:	e7da      	b.n	8006dda <_free_r+0x22>
 8006e24:	d902      	bls.n	8006e2c <_free_r+0x74>
 8006e26:	230c      	movs	r3, #12
 8006e28:	602b      	str	r3, [r5, #0]
 8006e2a:	e7d6      	b.n	8006dda <_free_r+0x22>
 8006e2c:	6820      	ldr	r0, [r4, #0]
 8006e2e:	1821      	adds	r1, r4, r0
 8006e30:	428b      	cmp	r3, r1
 8006e32:	bf04      	itt	eq
 8006e34:	6819      	ldreq	r1, [r3, #0]
 8006e36:	685b      	ldreq	r3, [r3, #4]
 8006e38:	6063      	str	r3, [r4, #4]
 8006e3a:	bf04      	itt	eq
 8006e3c:	1809      	addeq	r1, r1, r0
 8006e3e:	6021      	streq	r1, [r4, #0]
 8006e40:	6054      	str	r4, [r2, #4]
 8006e42:	e7ca      	b.n	8006dda <_free_r+0x22>
 8006e44:	bd38      	pop	{r3, r4, r5, pc}
 8006e46:	bf00      	nop
 8006e48:	20004278 	.word	0x20004278

08006e4c <__ssputs_r>:
 8006e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e50:	688e      	ldr	r6, [r1, #8]
 8006e52:	461f      	mov	r7, r3
 8006e54:	42be      	cmp	r6, r7
 8006e56:	680b      	ldr	r3, [r1, #0]
 8006e58:	4682      	mov	sl, r0
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	4690      	mov	r8, r2
 8006e5e:	d82d      	bhi.n	8006ebc <__ssputs_r+0x70>
 8006e60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e68:	d026      	beq.n	8006eb8 <__ssputs_r+0x6c>
 8006e6a:	6965      	ldr	r5, [r4, #20]
 8006e6c:	6909      	ldr	r1, [r1, #16]
 8006e6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e72:	eba3 0901 	sub.w	r9, r3, r1
 8006e76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e7a:	1c7b      	adds	r3, r7, #1
 8006e7c:	444b      	add	r3, r9
 8006e7e:	106d      	asrs	r5, r5, #1
 8006e80:	429d      	cmp	r5, r3
 8006e82:	bf38      	it	cc
 8006e84:	461d      	movcc	r5, r3
 8006e86:	0553      	lsls	r3, r2, #21
 8006e88:	d527      	bpl.n	8006eda <__ssputs_r+0x8e>
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	f7ff fe36 	bl	8006afc <_malloc_r>
 8006e90:	4606      	mov	r6, r0
 8006e92:	b360      	cbz	r0, 8006eee <__ssputs_r+0xa2>
 8006e94:	6921      	ldr	r1, [r4, #16]
 8006e96:	464a      	mov	r2, r9
 8006e98:	f7ff ff80 	bl	8006d9c <memcpy>
 8006e9c:	89a3      	ldrh	r3, [r4, #12]
 8006e9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ea6:	81a3      	strh	r3, [r4, #12]
 8006ea8:	6126      	str	r6, [r4, #16]
 8006eaa:	6165      	str	r5, [r4, #20]
 8006eac:	444e      	add	r6, r9
 8006eae:	eba5 0509 	sub.w	r5, r5, r9
 8006eb2:	6026      	str	r6, [r4, #0]
 8006eb4:	60a5      	str	r5, [r4, #8]
 8006eb6:	463e      	mov	r6, r7
 8006eb8:	42be      	cmp	r6, r7
 8006eba:	d900      	bls.n	8006ebe <__ssputs_r+0x72>
 8006ebc:	463e      	mov	r6, r7
 8006ebe:	6820      	ldr	r0, [r4, #0]
 8006ec0:	4632      	mov	r2, r6
 8006ec2:	4641      	mov	r1, r8
 8006ec4:	f000 faa6 	bl	8007414 <memmove>
 8006ec8:	68a3      	ldr	r3, [r4, #8]
 8006eca:	1b9b      	subs	r3, r3, r6
 8006ecc:	60a3      	str	r3, [r4, #8]
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	4433      	add	r3, r6
 8006ed2:	6023      	str	r3, [r4, #0]
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006eda:	462a      	mov	r2, r5
 8006edc:	f000 fab4 	bl	8007448 <_realloc_r>
 8006ee0:	4606      	mov	r6, r0
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	d1e0      	bne.n	8006ea8 <__ssputs_r+0x5c>
 8006ee6:	6921      	ldr	r1, [r4, #16]
 8006ee8:	4650      	mov	r0, sl
 8006eea:	f7ff ff65 	bl	8006db8 <_free_r>
 8006eee:	230c      	movs	r3, #12
 8006ef0:	f8ca 3000 	str.w	r3, [sl]
 8006ef4:	89a3      	ldrh	r3, [r4, #12]
 8006ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	f04f 30ff 	mov.w	r0, #4294967295
 8006f00:	e7e9      	b.n	8006ed6 <__ssputs_r+0x8a>
	...

08006f04 <_svfiprintf_r>:
 8006f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f08:	4698      	mov	r8, r3
 8006f0a:	898b      	ldrh	r3, [r1, #12]
 8006f0c:	061b      	lsls	r3, r3, #24
 8006f0e:	b09d      	sub	sp, #116	@ 0x74
 8006f10:	4607      	mov	r7, r0
 8006f12:	460d      	mov	r5, r1
 8006f14:	4614      	mov	r4, r2
 8006f16:	d510      	bpl.n	8006f3a <_svfiprintf_r+0x36>
 8006f18:	690b      	ldr	r3, [r1, #16]
 8006f1a:	b973      	cbnz	r3, 8006f3a <_svfiprintf_r+0x36>
 8006f1c:	2140      	movs	r1, #64	@ 0x40
 8006f1e:	f7ff fded 	bl	8006afc <_malloc_r>
 8006f22:	6028      	str	r0, [r5, #0]
 8006f24:	6128      	str	r0, [r5, #16]
 8006f26:	b930      	cbnz	r0, 8006f36 <_svfiprintf_r+0x32>
 8006f28:	230c      	movs	r3, #12
 8006f2a:	603b      	str	r3, [r7, #0]
 8006f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f30:	b01d      	add	sp, #116	@ 0x74
 8006f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f36:	2340      	movs	r3, #64	@ 0x40
 8006f38:	616b      	str	r3, [r5, #20]
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f3e:	2320      	movs	r3, #32
 8006f40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f44:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f48:	2330      	movs	r3, #48	@ 0x30
 8006f4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80070e8 <_svfiprintf_r+0x1e4>
 8006f4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f52:	f04f 0901 	mov.w	r9, #1
 8006f56:	4623      	mov	r3, r4
 8006f58:	469a      	mov	sl, r3
 8006f5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f5e:	b10a      	cbz	r2, 8006f64 <_svfiprintf_r+0x60>
 8006f60:	2a25      	cmp	r2, #37	@ 0x25
 8006f62:	d1f9      	bne.n	8006f58 <_svfiprintf_r+0x54>
 8006f64:	ebba 0b04 	subs.w	fp, sl, r4
 8006f68:	d00b      	beq.n	8006f82 <_svfiprintf_r+0x7e>
 8006f6a:	465b      	mov	r3, fp
 8006f6c:	4622      	mov	r2, r4
 8006f6e:	4629      	mov	r1, r5
 8006f70:	4638      	mov	r0, r7
 8006f72:	f7ff ff6b 	bl	8006e4c <__ssputs_r>
 8006f76:	3001      	adds	r0, #1
 8006f78:	f000 80a7 	beq.w	80070ca <_svfiprintf_r+0x1c6>
 8006f7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f7e:	445a      	add	r2, fp
 8006f80:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f82:	f89a 3000 	ldrb.w	r3, [sl]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f000 809f 	beq.w	80070ca <_svfiprintf_r+0x1c6>
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f96:	f10a 0a01 	add.w	sl, sl, #1
 8006f9a:	9304      	str	r3, [sp, #16]
 8006f9c:	9307      	str	r3, [sp, #28]
 8006f9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fa2:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fa4:	4654      	mov	r4, sl
 8006fa6:	2205      	movs	r2, #5
 8006fa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fac:	484e      	ldr	r0, [pc, #312]	@ (80070e8 <_svfiprintf_r+0x1e4>)
 8006fae:	f7f9 f917 	bl	80001e0 <memchr>
 8006fb2:	9a04      	ldr	r2, [sp, #16]
 8006fb4:	b9d8      	cbnz	r0, 8006fee <_svfiprintf_r+0xea>
 8006fb6:	06d0      	lsls	r0, r2, #27
 8006fb8:	bf44      	itt	mi
 8006fba:	2320      	movmi	r3, #32
 8006fbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fc0:	0711      	lsls	r1, r2, #28
 8006fc2:	bf44      	itt	mi
 8006fc4:	232b      	movmi	r3, #43	@ 0x2b
 8006fc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fca:	f89a 3000 	ldrb.w	r3, [sl]
 8006fce:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fd0:	d015      	beq.n	8006ffe <_svfiprintf_r+0xfa>
 8006fd2:	9a07      	ldr	r2, [sp, #28]
 8006fd4:	4654      	mov	r4, sl
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	f04f 0c0a 	mov.w	ip, #10
 8006fdc:	4621      	mov	r1, r4
 8006fde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006fe2:	3b30      	subs	r3, #48	@ 0x30
 8006fe4:	2b09      	cmp	r3, #9
 8006fe6:	d94b      	bls.n	8007080 <_svfiprintf_r+0x17c>
 8006fe8:	b1b0      	cbz	r0, 8007018 <_svfiprintf_r+0x114>
 8006fea:	9207      	str	r2, [sp, #28]
 8006fec:	e014      	b.n	8007018 <_svfiprintf_r+0x114>
 8006fee:	eba0 0308 	sub.w	r3, r0, r8
 8006ff2:	fa09 f303 	lsl.w	r3, r9, r3
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	9304      	str	r3, [sp, #16]
 8006ffa:	46a2      	mov	sl, r4
 8006ffc:	e7d2      	b.n	8006fa4 <_svfiprintf_r+0xa0>
 8006ffe:	9b03      	ldr	r3, [sp, #12]
 8007000:	1d19      	adds	r1, r3, #4
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	9103      	str	r1, [sp, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	bfbb      	ittet	lt
 800700a:	425b      	neglt	r3, r3
 800700c:	f042 0202 	orrlt.w	r2, r2, #2
 8007010:	9307      	strge	r3, [sp, #28]
 8007012:	9307      	strlt	r3, [sp, #28]
 8007014:	bfb8      	it	lt
 8007016:	9204      	strlt	r2, [sp, #16]
 8007018:	7823      	ldrb	r3, [r4, #0]
 800701a:	2b2e      	cmp	r3, #46	@ 0x2e
 800701c:	d10a      	bne.n	8007034 <_svfiprintf_r+0x130>
 800701e:	7863      	ldrb	r3, [r4, #1]
 8007020:	2b2a      	cmp	r3, #42	@ 0x2a
 8007022:	d132      	bne.n	800708a <_svfiprintf_r+0x186>
 8007024:	9b03      	ldr	r3, [sp, #12]
 8007026:	1d1a      	adds	r2, r3, #4
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	9203      	str	r2, [sp, #12]
 800702c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007030:	3402      	adds	r4, #2
 8007032:	9305      	str	r3, [sp, #20]
 8007034:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80070f8 <_svfiprintf_r+0x1f4>
 8007038:	7821      	ldrb	r1, [r4, #0]
 800703a:	2203      	movs	r2, #3
 800703c:	4650      	mov	r0, sl
 800703e:	f7f9 f8cf 	bl	80001e0 <memchr>
 8007042:	b138      	cbz	r0, 8007054 <_svfiprintf_r+0x150>
 8007044:	9b04      	ldr	r3, [sp, #16]
 8007046:	eba0 000a 	sub.w	r0, r0, sl
 800704a:	2240      	movs	r2, #64	@ 0x40
 800704c:	4082      	lsls	r2, r0
 800704e:	4313      	orrs	r3, r2
 8007050:	3401      	adds	r4, #1
 8007052:	9304      	str	r3, [sp, #16]
 8007054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007058:	4824      	ldr	r0, [pc, #144]	@ (80070ec <_svfiprintf_r+0x1e8>)
 800705a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800705e:	2206      	movs	r2, #6
 8007060:	f7f9 f8be 	bl	80001e0 <memchr>
 8007064:	2800      	cmp	r0, #0
 8007066:	d036      	beq.n	80070d6 <_svfiprintf_r+0x1d2>
 8007068:	4b21      	ldr	r3, [pc, #132]	@ (80070f0 <_svfiprintf_r+0x1ec>)
 800706a:	bb1b      	cbnz	r3, 80070b4 <_svfiprintf_r+0x1b0>
 800706c:	9b03      	ldr	r3, [sp, #12]
 800706e:	3307      	adds	r3, #7
 8007070:	f023 0307 	bic.w	r3, r3, #7
 8007074:	3308      	adds	r3, #8
 8007076:	9303      	str	r3, [sp, #12]
 8007078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707a:	4433      	add	r3, r6
 800707c:	9309      	str	r3, [sp, #36]	@ 0x24
 800707e:	e76a      	b.n	8006f56 <_svfiprintf_r+0x52>
 8007080:	fb0c 3202 	mla	r2, ip, r2, r3
 8007084:	460c      	mov	r4, r1
 8007086:	2001      	movs	r0, #1
 8007088:	e7a8      	b.n	8006fdc <_svfiprintf_r+0xd8>
 800708a:	2300      	movs	r3, #0
 800708c:	3401      	adds	r4, #1
 800708e:	9305      	str	r3, [sp, #20]
 8007090:	4619      	mov	r1, r3
 8007092:	f04f 0c0a 	mov.w	ip, #10
 8007096:	4620      	mov	r0, r4
 8007098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800709c:	3a30      	subs	r2, #48	@ 0x30
 800709e:	2a09      	cmp	r2, #9
 80070a0:	d903      	bls.n	80070aa <_svfiprintf_r+0x1a6>
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0c6      	beq.n	8007034 <_svfiprintf_r+0x130>
 80070a6:	9105      	str	r1, [sp, #20]
 80070a8:	e7c4      	b.n	8007034 <_svfiprintf_r+0x130>
 80070aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80070ae:	4604      	mov	r4, r0
 80070b0:	2301      	movs	r3, #1
 80070b2:	e7f0      	b.n	8007096 <_svfiprintf_r+0x192>
 80070b4:	ab03      	add	r3, sp, #12
 80070b6:	9300      	str	r3, [sp, #0]
 80070b8:	462a      	mov	r2, r5
 80070ba:	4b0e      	ldr	r3, [pc, #56]	@ (80070f4 <_svfiprintf_r+0x1f0>)
 80070bc:	a904      	add	r1, sp, #16
 80070be:	4638      	mov	r0, r7
 80070c0:	f3af 8000 	nop.w
 80070c4:	1c42      	adds	r2, r0, #1
 80070c6:	4606      	mov	r6, r0
 80070c8:	d1d6      	bne.n	8007078 <_svfiprintf_r+0x174>
 80070ca:	89ab      	ldrh	r3, [r5, #12]
 80070cc:	065b      	lsls	r3, r3, #25
 80070ce:	f53f af2d 	bmi.w	8006f2c <_svfiprintf_r+0x28>
 80070d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070d4:	e72c      	b.n	8006f30 <_svfiprintf_r+0x2c>
 80070d6:	ab03      	add	r3, sp, #12
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	462a      	mov	r2, r5
 80070dc:	4b05      	ldr	r3, [pc, #20]	@ (80070f4 <_svfiprintf_r+0x1f0>)
 80070de:	a904      	add	r1, sp, #16
 80070e0:	4638      	mov	r0, r7
 80070e2:	f000 f879 	bl	80071d8 <_printf_i>
 80070e6:	e7ed      	b.n	80070c4 <_svfiprintf_r+0x1c0>
 80070e8:	08007600 	.word	0x08007600
 80070ec:	0800760a 	.word	0x0800760a
 80070f0:	00000000 	.word	0x00000000
 80070f4:	08006e4d 	.word	0x08006e4d
 80070f8:	08007606 	.word	0x08007606

080070fc <_printf_common>:
 80070fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007100:	4616      	mov	r6, r2
 8007102:	4698      	mov	r8, r3
 8007104:	688a      	ldr	r2, [r1, #8]
 8007106:	690b      	ldr	r3, [r1, #16]
 8007108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800710c:	4293      	cmp	r3, r2
 800710e:	bfb8      	it	lt
 8007110:	4613      	movlt	r3, r2
 8007112:	6033      	str	r3, [r6, #0]
 8007114:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007118:	4607      	mov	r7, r0
 800711a:	460c      	mov	r4, r1
 800711c:	b10a      	cbz	r2, 8007122 <_printf_common+0x26>
 800711e:	3301      	adds	r3, #1
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	6823      	ldr	r3, [r4, #0]
 8007124:	0699      	lsls	r1, r3, #26
 8007126:	bf42      	ittt	mi
 8007128:	6833      	ldrmi	r3, [r6, #0]
 800712a:	3302      	addmi	r3, #2
 800712c:	6033      	strmi	r3, [r6, #0]
 800712e:	6825      	ldr	r5, [r4, #0]
 8007130:	f015 0506 	ands.w	r5, r5, #6
 8007134:	d106      	bne.n	8007144 <_printf_common+0x48>
 8007136:	f104 0a19 	add.w	sl, r4, #25
 800713a:	68e3      	ldr	r3, [r4, #12]
 800713c:	6832      	ldr	r2, [r6, #0]
 800713e:	1a9b      	subs	r3, r3, r2
 8007140:	42ab      	cmp	r3, r5
 8007142:	dc26      	bgt.n	8007192 <_printf_common+0x96>
 8007144:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007148:	6822      	ldr	r2, [r4, #0]
 800714a:	3b00      	subs	r3, #0
 800714c:	bf18      	it	ne
 800714e:	2301      	movne	r3, #1
 8007150:	0692      	lsls	r2, r2, #26
 8007152:	d42b      	bmi.n	80071ac <_printf_common+0xb0>
 8007154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007158:	4641      	mov	r1, r8
 800715a:	4638      	mov	r0, r7
 800715c:	47c8      	blx	r9
 800715e:	3001      	adds	r0, #1
 8007160:	d01e      	beq.n	80071a0 <_printf_common+0xa4>
 8007162:	6823      	ldr	r3, [r4, #0]
 8007164:	6922      	ldr	r2, [r4, #16]
 8007166:	f003 0306 	and.w	r3, r3, #6
 800716a:	2b04      	cmp	r3, #4
 800716c:	bf02      	ittt	eq
 800716e:	68e5      	ldreq	r5, [r4, #12]
 8007170:	6833      	ldreq	r3, [r6, #0]
 8007172:	1aed      	subeq	r5, r5, r3
 8007174:	68a3      	ldr	r3, [r4, #8]
 8007176:	bf0c      	ite	eq
 8007178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800717c:	2500      	movne	r5, #0
 800717e:	4293      	cmp	r3, r2
 8007180:	bfc4      	itt	gt
 8007182:	1a9b      	subgt	r3, r3, r2
 8007184:	18ed      	addgt	r5, r5, r3
 8007186:	2600      	movs	r6, #0
 8007188:	341a      	adds	r4, #26
 800718a:	42b5      	cmp	r5, r6
 800718c:	d11a      	bne.n	80071c4 <_printf_common+0xc8>
 800718e:	2000      	movs	r0, #0
 8007190:	e008      	b.n	80071a4 <_printf_common+0xa8>
 8007192:	2301      	movs	r3, #1
 8007194:	4652      	mov	r2, sl
 8007196:	4641      	mov	r1, r8
 8007198:	4638      	mov	r0, r7
 800719a:	47c8      	blx	r9
 800719c:	3001      	adds	r0, #1
 800719e:	d103      	bne.n	80071a8 <_printf_common+0xac>
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295
 80071a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a8:	3501      	adds	r5, #1
 80071aa:	e7c6      	b.n	800713a <_printf_common+0x3e>
 80071ac:	18e1      	adds	r1, r4, r3
 80071ae:	1c5a      	adds	r2, r3, #1
 80071b0:	2030      	movs	r0, #48	@ 0x30
 80071b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80071b6:	4422      	add	r2, r4
 80071b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80071bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80071c0:	3302      	adds	r3, #2
 80071c2:	e7c7      	b.n	8007154 <_printf_common+0x58>
 80071c4:	2301      	movs	r3, #1
 80071c6:	4622      	mov	r2, r4
 80071c8:	4641      	mov	r1, r8
 80071ca:	4638      	mov	r0, r7
 80071cc:	47c8      	blx	r9
 80071ce:	3001      	adds	r0, #1
 80071d0:	d0e6      	beq.n	80071a0 <_printf_common+0xa4>
 80071d2:	3601      	adds	r6, #1
 80071d4:	e7d9      	b.n	800718a <_printf_common+0x8e>
	...

080071d8 <_printf_i>:
 80071d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071dc:	7e0f      	ldrb	r7, [r1, #24]
 80071de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80071e0:	2f78      	cmp	r7, #120	@ 0x78
 80071e2:	4691      	mov	r9, r2
 80071e4:	4680      	mov	r8, r0
 80071e6:	460c      	mov	r4, r1
 80071e8:	469a      	mov	sl, r3
 80071ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80071ee:	d807      	bhi.n	8007200 <_printf_i+0x28>
 80071f0:	2f62      	cmp	r7, #98	@ 0x62
 80071f2:	d80a      	bhi.n	800720a <_printf_i+0x32>
 80071f4:	2f00      	cmp	r7, #0
 80071f6:	f000 80d1 	beq.w	800739c <_printf_i+0x1c4>
 80071fa:	2f58      	cmp	r7, #88	@ 0x58
 80071fc:	f000 80b8 	beq.w	8007370 <_printf_i+0x198>
 8007200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007204:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007208:	e03a      	b.n	8007280 <_printf_i+0xa8>
 800720a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800720e:	2b15      	cmp	r3, #21
 8007210:	d8f6      	bhi.n	8007200 <_printf_i+0x28>
 8007212:	a101      	add	r1, pc, #4	@ (adr r1, 8007218 <_printf_i+0x40>)
 8007214:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007218:	08007271 	.word	0x08007271
 800721c:	08007285 	.word	0x08007285
 8007220:	08007201 	.word	0x08007201
 8007224:	08007201 	.word	0x08007201
 8007228:	08007201 	.word	0x08007201
 800722c:	08007201 	.word	0x08007201
 8007230:	08007285 	.word	0x08007285
 8007234:	08007201 	.word	0x08007201
 8007238:	08007201 	.word	0x08007201
 800723c:	08007201 	.word	0x08007201
 8007240:	08007201 	.word	0x08007201
 8007244:	08007383 	.word	0x08007383
 8007248:	080072af 	.word	0x080072af
 800724c:	0800733d 	.word	0x0800733d
 8007250:	08007201 	.word	0x08007201
 8007254:	08007201 	.word	0x08007201
 8007258:	080073a5 	.word	0x080073a5
 800725c:	08007201 	.word	0x08007201
 8007260:	080072af 	.word	0x080072af
 8007264:	08007201 	.word	0x08007201
 8007268:	08007201 	.word	0x08007201
 800726c:	08007345 	.word	0x08007345
 8007270:	6833      	ldr	r3, [r6, #0]
 8007272:	1d1a      	adds	r2, r3, #4
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	6032      	str	r2, [r6, #0]
 8007278:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800727c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007280:	2301      	movs	r3, #1
 8007282:	e09c      	b.n	80073be <_printf_i+0x1e6>
 8007284:	6833      	ldr	r3, [r6, #0]
 8007286:	6820      	ldr	r0, [r4, #0]
 8007288:	1d19      	adds	r1, r3, #4
 800728a:	6031      	str	r1, [r6, #0]
 800728c:	0606      	lsls	r6, r0, #24
 800728e:	d501      	bpl.n	8007294 <_printf_i+0xbc>
 8007290:	681d      	ldr	r5, [r3, #0]
 8007292:	e003      	b.n	800729c <_printf_i+0xc4>
 8007294:	0645      	lsls	r5, r0, #25
 8007296:	d5fb      	bpl.n	8007290 <_printf_i+0xb8>
 8007298:	f9b3 5000 	ldrsh.w	r5, [r3]
 800729c:	2d00      	cmp	r5, #0
 800729e:	da03      	bge.n	80072a8 <_printf_i+0xd0>
 80072a0:	232d      	movs	r3, #45	@ 0x2d
 80072a2:	426d      	negs	r5, r5
 80072a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80072a8:	4858      	ldr	r0, [pc, #352]	@ (800740c <_printf_i+0x234>)
 80072aa:	230a      	movs	r3, #10
 80072ac:	e011      	b.n	80072d2 <_printf_i+0xfa>
 80072ae:	6821      	ldr	r1, [r4, #0]
 80072b0:	6833      	ldr	r3, [r6, #0]
 80072b2:	0608      	lsls	r0, r1, #24
 80072b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80072b8:	d402      	bmi.n	80072c0 <_printf_i+0xe8>
 80072ba:	0649      	lsls	r1, r1, #25
 80072bc:	bf48      	it	mi
 80072be:	b2ad      	uxthmi	r5, r5
 80072c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80072c2:	4852      	ldr	r0, [pc, #328]	@ (800740c <_printf_i+0x234>)
 80072c4:	6033      	str	r3, [r6, #0]
 80072c6:	bf14      	ite	ne
 80072c8:	230a      	movne	r3, #10
 80072ca:	2308      	moveq	r3, #8
 80072cc:	2100      	movs	r1, #0
 80072ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80072d2:	6866      	ldr	r6, [r4, #4]
 80072d4:	60a6      	str	r6, [r4, #8]
 80072d6:	2e00      	cmp	r6, #0
 80072d8:	db05      	blt.n	80072e6 <_printf_i+0x10e>
 80072da:	6821      	ldr	r1, [r4, #0]
 80072dc:	432e      	orrs	r6, r5
 80072de:	f021 0104 	bic.w	r1, r1, #4
 80072e2:	6021      	str	r1, [r4, #0]
 80072e4:	d04b      	beq.n	800737e <_printf_i+0x1a6>
 80072e6:	4616      	mov	r6, r2
 80072e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80072ec:	fb03 5711 	mls	r7, r3, r1, r5
 80072f0:	5dc7      	ldrb	r7, [r0, r7]
 80072f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80072f6:	462f      	mov	r7, r5
 80072f8:	42bb      	cmp	r3, r7
 80072fa:	460d      	mov	r5, r1
 80072fc:	d9f4      	bls.n	80072e8 <_printf_i+0x110>
 80072fe:	2b08      	cmp	r3, #8
 8007300:	d10b      	bne.n	800731a <_printf_i+0x142>
 8007302:	6823      	ldr	r3, [r4, #0]
 8007304:	07df      	lsls	r7, r3, #31
 8007306:	d508      	bpl.n	800731a <_printf_i+0x142>
 8007308:	6923      	ldr	r3, [r4, #16]
 800730a:	6861      	ldr	r1, [r4, #4]
 800730c:	4299      	cmp	r1, r3
 800730e:	bfde      	ittt	le
 8007310:	2330      	movle	r3, #48	@ 0x30
 8007312:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007316:	f106 36ff 	addle.w	r6, r6, #4294967295
 800731a:	1b92      	subs	r2, r2, r6
 800731c:	6122      	str	r2, [r4, #16]
 800731e:	f8cd a000 	str.w	sl, [sp]
 8007322:	464b      	mov	r3, r9
 8007324:	aa03      	add	r2, sp, #12
 8007326:	4621      	mov	r1, r4
 8007328:	4640      	mov	r0, r8
 800732a:	f7ff fee7 	bl	80070fc <_printf_common>
 800732e:	3001      	adds	r0, #1
 8007330:	d14a      	bne.n	80073c8 <_printf_i+0x1f0>
 8007332:	f04f 30ff 	mov.w	r0, #4294967295
 8007336:	b004      	add	sp, #16
 8007338:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	f043 0320 	orr.w	r3, r3, #32
 8007342:	6023      	str	r3, [r4, #0]
 8007344:	4832      	ldr	r0, [pc, #200]	@ (8007410 <_printf_i+0x238>)
 8007346:	2778      	movs	r7, #120	@ 0x78
 8007348:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800734c:	6823      	ldr	r3, [r4, #0]
 800734e:	6831      	ldr	r1, [r6, #0]
 8007350:	061f      	lsls	r7, r3, #24
 8007352:	f851 5b04 	ldr.w	r5, [r1], #4
 8007356:	d402      	bmi.n	800735e <_printf_i+0x186>
 8007358:	065f      	lsls	r7, r3, #25
 800735a:	bf48      	it	mi
 800735c:	b2ad      	uxthmi	r5, r5
 800735e:	6031      	str	r1, [r6, #0]
 8007360:	07d9      	lsls	r1, r3, #31
 8007362:	bf44      	itt	mi
 8007364:	f043 0320 	orrmi.w	r3, r3, #32
 8007368:	6023      	strmi	r3, [r4, #0]
 800736a:	b11d      	cbz	r5, 8007374 <_printf_i+0x19c>
 800736c:	2310      	movs	r3, #16
 800736e:	e7ad      	b.n	80072cc <_printf_i+0xf4>
 8007370:	4826      	ldr	r0, [pc, #152]	@ (800740c <_printf_i+0x234>)
 8007372:	e7e9      	b.n	8007348 <_printf_i+0x170>
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	f023 0320 	bic.w	r3, r3, #32
 800737a:	6023      	str	r3, [r4, #0]
 800737c:	e7f6      	b.n	800736c <_printf_i+0x194>
 800737e:	4616      	mov	r6, r2
 8007380:	e7bd      	b.n	80072fe <_printf_i+0x126>
 8007382:	6833      	ldr	r3, [r6, #0]
 8007384:	6825      	ldr	r5, [r4, #0]
 8007386:	6961      	ldr	r1, [r4, #20]
 8007388:	1d18      	adds	r0, r3, #4
 800738a:	6030      	str	r0, [r6, #0]
 800738c:	062e      	lsls	r6, r5, #24
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	d501      	bpl.n	8007396 <_printf_i+0x1be>
 8007392:	6019      	str	r1, [r3, #0]
 8007394:	e002      	b.n	800739c <_printf_i+0x1c4>
 8007396:	0668      	lsls	r0, r5, #25
 8007398:	d5fb      	bpl.n	8007392 <_printf_i+0x1ba>
 800739a:	8019      	strh	r1, [r3, #0]
 800739c:	2300      	movs	r3, #0
 800739e:	6123      	str	r3, [r4, #16]
 80073a0:	4616      	mov	r6, r2
 80073a2:	e7bc      	b.n	800731e <_printf_i+0x146>
 80073a4:	6833      	ldr	r3, [r6, #0]
 80073a6:	1d1a      	adds	r2, r3, #4
 80073a8:	6032      	str	r2, [r6, #0]
 80073aa:	681e      	ldr	r6, [r3, #0]
 80073ac:	6862      	ldr	r2, [r4, #4]
 80073ae:	2100      	movs	r1, #0
 80073b0:	4630      	mov	r0, r6
 80073b2:	f7f8 ff15 	bl	80001e0 <memchr>
 80073b6:	b108      	cbz	r0, 80073bc <_printf_i+0x1e4>
 80073b8:	1b80      	subs	r0, r0, r6
 80073ba:	6060      	str	r0, [r4, #4]
 80073bc:	6863      	ldr	r3, [r4, #4]
 80073be:	6123      	str	r3, [r4, #16]
 80073c0:	2300      	movs	r3, #0
 80073c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073c6:	e7aa      	b.n	800731e <_printf_i+0x146>
 80073c8:	6923      	ldr	r3, [r4, #16]
 80073ca:	4632      	mov	r2, r6
 80073cc:	4649      	mov	r1, r9
 80073ce:	4640      	mov	r0, r8
 80073d0:	47d0      	blx	sl
 80073d2:	3001      	adds	r0, #1
 80073d4:	d0ad      	beq.n	8007332 <_printf_i+0x15a>
 80073d6:	6823      	ldr	r3, [r4, #0]
 80073d8:	079b      	lsls	r3, r3, #30
 80073da:	d413      	bmi.n	8007404 <_printf_i+0x22c>
 80073dc:	68e0      	ldr	r0, [r4, #12]
 80073de:	9b03      	ldr	r3, [sp, #12]
 80073e0:	4298      	cmp	r0, r3
 80073e2:	bfb8      	it	lt
 80073e4:	4618      	movlt	r0, r3
 80073e6:	e7a6      	b.n	8007336 <_printf_i+0x15e>
 80073e8:	2301      	movs	r3, #1
 80073ea:	4632      	mov	r2, r6
 80073ec:	4649      	mov	r1, r9
 80073ee:	4640      	mov	r0, r8
 80073f0:	47d0      	blx	sl
 80073f2:	3001      	adds	r0, #1
 80073f4:	d09d      	beq.n	8007332 <_printf_i+0x15a>
 80073f6:	3501      	adds	r5, #1
 80073f8:	68e3      	ldr	r3, [r4, #12]
 80073fa:	9903      	ldr	r1, [sp, #12]
 80073fc:	1a5b      	subs	r3, r3, r1
 80073fe:	42ab      	cmp	r3, r5
 8007400:	dcf2      	bgt.n	80073e8 <_printf_i+0x210>
 8007402:	e7eb      	b.n	80073dc <_printf_i+0x204>
 8007404:	2500      	movs	r5, #0
 8007406:	f104 0619 	add.w	r6, r4, #25
 800740a:	e7f5      	b.n	80073f8 <_printf_i+0x220>
 800740c:	08007611 	.word	0x08007611
 8007410:	08007622 	.word	0x08007622

08007414 <memmove>:
 8007414:	4288      	cmp	r0, r1
 8007416:	b510      	push	{r4, lr}
 8007418:	eb01 0402 	add.w	r4, r1, r2
 800741c:	d902      	bls.n	8007424 <memmove+0x10>
 800741e:	4284      	cmp	r4, r0
 8007420:	4623      	mov	r3, r4
 8007422:	d807      	bhi.n	8007434 <memmove+0x20>
 8007424:	1e43      	subs	r3, r0, #1
 8007426:	42a1      	cmp	r1, r4
 8007428:	d008      	beq.n	800743c <memmove+0x28>
 800742a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800742e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007432:	e7f8      	b.n	8007426 <memmove+0x12>
 8007434:	4402      	add	r2, r0
 8007436:	4601      	mov	r1, r0
 8007438:	428a      	cmp	r2, r1
 800743a:	d100      	bne.n	800743e <memmove+0x2a>
 800743c:	bd10      	pop	{r4, pc}
 800743e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007442:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007446:	e7f7      	b.n	8007438 <memmove+0x24>

08007448 <_realloc_r>:
 8007448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744c:	4607      	mov	r7, r0
 800744e:	4614      	mov	r4, r2
 8007450:	460d      	mov	r5, r1
 8007452:	b921      	cbnz	r1, 800745e <_realloc_r+0x16>
 8007454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007458:	4611      	mov	r1, r2
 800745a:	f7ff bb4f 	b.w	8006afc <_malloc_r>
 800745e:	b92a      	cbnz	r2, 800746c <_realloc_r+0x24>
 8007460:	f7ff fcaa 	bl	8006db8 <_free_r>
 8007464:	4625      	mov	r5, r4
 8007466:	4628      	mov	r0, r5
 8007468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800746c:	f000 f81a 	bl	80074a4 <_malloc_usable_size_r>
 8007470:	4284      	cmp	r4, r0
 8007472:	4606      	mov	r6, r0
 8007474:	d802      	bhi.n	800747c <_realloc_r+0x34>
 8007476:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800747a:	d8f4      	bhi.n	8007466 <_realloc_r+0x1e>
 800747c:	4621      	mov	r1, r4
 800747e:	4638      	mov	r0, r7
 8007480:	f7ff fb3c 	bl	8006afc <_malloc_r>
 8007484:	4680      	mov	r8, r0
 8007486:	b908      	cbnz	r0, 800748c <_realloc_r+0x44>
 8007488:	4645      	mov	r5, r8
 800748a:	e7ec      	b.n	8007466 <_realloc_r+0x1e>
 800748c:	42b4      	cmp	r4, r6
 800748e:	4622      	mov	r2, r4
 8007490:	4629      	mov	r1, r5
 8007492:	bf28      	it	cs
 8007494:	4632      	movcs	r2, r6
 8007496:	f7ff fc81 	bl	8006d9c <memcpy>
 800749a:	4629      	mov	r1, r5
 800749c:	4638      	mov	r0, r7
 800749e:	f7ff fc8b 	bl	8006db8 <_free_r>
 80074a2:	e7f1      	b.n	8007488 <_realloc_r+0x40>

080074a4 <_malloc_usable_size_r>:
 80074a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074a8:	1f18      	subs	r0, r3, #4
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	bfbc      	itt	lt
 80074ae:	580b      	ldrlt	r3, [r1, r0]
 80074b0:	18c0      	addlt	r0, r0, r3
 80074b2:	4770      	bx	lr

080074b4 <_init>:
 80074b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b6:	bf00      	nop
 80074b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ba:	bc08      	pop	{r3}
 80074bc:	469e      	mov	lr, r3
 80074be:	4770      	bx	lr

080074c0 <_fini>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr
